From a5be67483937e77044fe99126e409442bbe5fe39 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?=E2=80=8BLaraib=20Khan?= <​laraib.khan@lampromellon.com> Date: Fri, 22 Jan 2021 16:41:53 +0500 Subject: [PATCH] btb_vbank0_rd_data_f := Mux1H(Seq(!io.ifc_fetch_addr_f(0) -> btb_bank0e_rd_data_f, --- ifu_bp_ctl.anno.json | 21 +- ifu_bp_ctl.fir | 4382 +++++++++-------- ifu_bp_ctl.v | 2358 +++++---- src/main/scala/ifu/ifu_bp_ctl.scala | 9 +- target/scala-2.12/classes/ifu/bp_MAIN$.class | Bin 3861 -> 3861 bytes .../ifu/bp_MAIN$delayedInit$body.class | Bin 731 -> 731 bytes .../scala-2.12/classes/ifu/ifu_bp_ctl.class | Bin 197922 -> 197648 bytes 7 files changed, 3518 insertions(+), 3252 deletions(-) diff --git a/ifu_bp_ctl.anno.json b/ifu_bp_ctl.anno.json index 4a7fcf2d..3c2149e5 100644 --- a/ifu_bp_ctl.anno.json +++ b/ifu_bp_ctl.anno.json @@ -1,11 +1,4 @@ [ - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~ifu_bp_ctl|ifu_bp_ctl>io_ifu_bp_hist1_f", - "sources":[ - "~ifu_bp_ctl|ifu_bp_ctl>io_ifc_fetch_addr_f" - ] - }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~ifu_bp_ctl|ifu_bp_ctl>io_ifu_bp_inst_mask_f", @@ -134,6 +127,20 @@ "~ifu_bp_ctl|ifu_bp_ctl>io_exu_bp_exu_i0_br_index_r" ] }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~ifu_bp_ctl|ifu_bp_ctl>io_ifu_bp_hist1_f", + "sources":[ + "~ifu_bp_ctl|ifu_bp_ctl>io_ifc_fetch_addr_f", + "~ifu_bp_ctl|ifu_bp_ctl>io_ifc_fetch_req_f", + "~ifu_bp_ctl|ifu_bp_ctl>io_dec_bp_dec_tlu_flush_leak_one_wb", + "~ifu_bp_ctl|ifu_bp_ctl>io_dec_tlu_flush_lower_wb", + "~ifu_bp_ctl|ifu_bp_ctl>io_dec_bp_dec_tlu_br0_r_pkt_bits_way", + "~ifu_bp_ctl|ifu_bp_ctl>io_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~ifu_bp_ctl|ifu_bp_ctl>io_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~ifu_bp_ctl|ifu_bp_ctl>io_exu_bp_exu_i0_br_index_r" + ] + }, { "class":"firrtl.EmitCircuitAnnotation", "emitter":"firrtl.VerilogEmitter" diff --git a/ifu_bp_ctl.fir b/ifu_bp_ctl.fir index 9bb8a33f..785740ce 100644 --- a/ifu_bp_ctl.fir +++ b/ifu_bp_ctl.fir @@ -1262,1191 +1262,1191 @@ circuit ifu_bp_ctl : node _T_138 = or(_T_136, _T_137) @[Mux.scala 27:72] wire btb_bank0e_rd_data_p1_f : UInt<22> @[Mux.scala 27:72] btb_bank0e_rd_data_p1_f <= _T_138 @[Mux.scala 27:72] - node _T_139 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 189:60] - node _T_140 = eq(_T_139, UInt<1>("h00")) @[ifu_bp_ctl.scala 189:40] + node _T_139 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 189:57] + node _T_140 = eq(_T_139, UInt<1>("h00")) @[ifu_bp_ctl.scala 189:37] node _T_141 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 190:24] node _T_142 = mux(_T_140, btb_bank0e_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] node _T_143 = mux(_T_141, btb_bank0o_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] node _T_144 = or(_T_142, _T_143) @[Mux.scala 27:72] - wire btb_vbank0_rd_data_f_1 : UInt<22> @[Mux.scala 27:72] - btb_vbank0_rd_data_f_1 <= _T_144 @[Mux.scala 27:72] - node _T_145 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 191:60] - node _T_146 = eq(_T_145, UInt<1>("h00")) @[ifu_bp_ctl.scala 191:40] - node _T_147 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 192:24] - node _T_148 = mux(_T_146, btb_bank0o_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_149 = mux(_T_147, btb_bank0e_rd_data_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_150 = or(_T_148, _T_149) @[Mux.scala 27:72] - wire btb_vbank1_rd_data_f_1 : UInt<22> @[Mux.scala 27:72] - btb_vbank1_rd_data_f_1 <= _T_150 @[Mux.scala 27:72] - node _T_151 = not(vwayhit_f) @[ifu_bp_ctl.scala 194:44] - node _T_152 = and(_T_151, btb_vlru_rd_f) @[ifu_bp_ctl.scala 194:55] - node _T_153 = or(tag_match_vway1_expanded_f, _T_152) @[ifu_bp_ctl.scala 194:41] - way_raw <= _T_153 @[ifu_bp_ctl.scala 194:11] + wire _T_145 : UInt<22> @[Mux.scala 27:72] + _T_145 <= _T_144 @[Mux.scala 27:72] + btb_vbank0_rd_data_f <= _T_145 @[ifu_bp_ctl.scala 189:24] + node _T_146 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 191:57] + node _T_147 = eq(_T_146, UInt<1>("h00")) @[ifu_bp_ctl.scala 191:37] + node _T_148 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 192:24] + node _T_149 = mux(_T_147, btb_bank0o_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_150 = mux(_T_148, btb_bank0e_rd_data_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_151 = or(_T_149, _T_150) @[Mux.scala 27:72] + wire _T_152 : UInt<22> @[Mux.scala 27:72] + _T_152 <= _T_151 @[Mux.scala 27:72] + btb_vbank1_rd_data_f <= _T_152 @[ifu_bp_ctl.scala 191:24] + node _T_153 = not(vwayhit_f) @[ifu_bp_ctl.scala 194:44] + node _T_154 = and(_T_153, btb_vlru_rd_f) @[ifu_bp_ctl.scala 194:55] + node _T_155 = or(tag_match_vway1_expanded_f, _T_154) @[ifu_bp_ctl.scala 194:41] + way_raw <= _T_155 @[ifu_bp_ctl.scala 194:11] node mp_wrindex_dec = dshl(UInt<1>("h01"), io.exu_bp.exu_mp_index) @[ifu_bp_ctl.scala 210:28] node fetch_wrindex_dec = dshl(UInt<1>("h01"), btb_rd_addr_f) @[ifu_bp_ctl.scala 213:31] node fetch_wrindex_p1_dec = dshl(UInt<1>("h01"), btb_rd_addr_p1_f) @[ifu_bp_ctl.scala 216:34] - node _T_154 = bits(exu_mp_valid, 0, 0) @[Bitwise.scala 72:15] - node _T_155 = mux(_T_154, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node mp_wrlru_b0 = and(mp_wrindex_dec, _T_155) @[ifu_bp_ctl.scala 219:36] - node _T_156 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 222:38] - node _T_157 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 222:53] - node _T_158 = or(_T_156, _T_157) @[ifu_bp_ctl.scala 222:42] - node _T_159 = and(_T_158, io.ifc_fetch_req_f) @[ifu_bp_ctl.scala 222:58] - node _T_160 = eq(leak_one_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 222:81] - node lru_update_valid_f = and(_T_159, _T_160) @[ifu_bp_ctl.scala 222:79] - node _T_161 = bits(lru_update_valid_f, 0, 0) @[Bitwise.scala 72:15] - node _T_162 = mux(_T_161, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node fetch_wrlru_b0 = and(fetch_wrindex_dec, _T_162) @[ifu_bp_ctl.scala 224:42] + node _T_156 = bits(exu_mp_valid, 0, 0) @[Bitwise.scala 72:15] + node _T_157 = mux(_T_156, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] + node mp_wrlru_b0 = and(mp_wrindex_dec, _T_157) @[ifu_bp_ctl.scala 219:36] + node _T_158 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 222:38] + node _T_159 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 222:53] + node _T_160 = or(_T_158, _T_159) @[ifu_bp_ctl.scala 222:42] + node _T_161 = and(_T_160, io.ifc_fetch_req_f) @[ifu_bp_ctl.scala 222:58] + node _T_162 = eq(leak_one_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 222:81] + node lru_update_valid_f = and(_T_161, _T_162) @[ifu_bp_ctl.scala 222:79] node _T_163 = bits(lru_update_valid_f, 0, 0) @[Bitwise.scala 72:15] node _T_164 = mux(_T_163, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node fetch_wrlru_p1_b0 = and(fetch_wrindex_p1_dec, _T_164) @[ifu_bp_ctl.scala 225:48] - node _T_165 = not(mp_wrlru_b0) @[ifu_bp_ctl.scala 227:25] - node _T_166 = not(fetch_wrlru_b0) @[ifu_bp_ctl.scala 227:40] - node btb_lru_b0_hold = and(_T_165, _T_166) @[ifu_bp_ctl.scala 227:38] - node _T_167 = bits(io.exu_bp.exu_mp_pkt.bits.way, 0, 0) @[ifu_bp_ctl.scala 234:51] - node _T_168 = eq(_T_167, UInt<1>("h00")) @[ifu_bp_ctl.scala 234:39] - node _T_169 = bits(tag_match_way0_f, 0, 0) @[ifu_bp_ctl.scala 235:22] - node _T_170 = bits(tag_match_way0_p1_f, 0, 0) @[ifu_bp_ctl.scala 236:25] - node _T_171 = mux(_T_168, mp_wrlru_b0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_172 = mux(_T_169, fetch_wrlru_b0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_173 = mux(_T_170, fetch_wrlru_p1_b0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_174 = or(_T_171, _T_172) @[Mux.scala 27:72] - node _T_175 = or(_T_174, _T_173) @[Mux.scala 27:72] - wire _T_176 : UInt<256> @[Mux.scala 27:72] - _T_176 <= _T_175 @[Mux.scala 27:72] - node _T_177 = and(btb_lru_b0_hold, btb_lru_b0_f) @[ifu_bp_ctl.scala 236:73] - node btb_lru_b0_ns = or(_T_176, _T_177) @[ifu_bp_ctl.scala 236:55] - node _T_178 = bits(fetch_mp_collision_f, 0, 0) @[ifu_bp_ctl.scala 239:37] - node _T_179 = and(fetch_wrindex_dec, btb_lru_b0_f) @[ifu_bp_ctl.scala 239:78] - node _T_180 = orr(_T_179) @[ifu_bp_ctl.scala 239:94] - node btb_lru_rd_f = mux(_T_178, exu_mp_way_f, _T_180) @[ifu_bp_ctl.scala 239:25] - node _T_181 = bits(fetch_mp_collision_p1_f, 0, 0) @[ifu_bp_ctl.scala 241:43] - node _T_182 = and(fetch_wrindex_p1_dec, btb_lru_b0_f) @[ifu_bp_ctl.scala 241:87] - node _T_183 = orr(_T_182) @[ifu_bp_ctl.scala 241:103] - node btb_lru_rd_p1_f = mux(_T_181, exu_mp_way_f, _T_183) @[ifu_bp_ctl.scala 241:28] - node _T_184 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 244:50] - node _T_185 = eq(_T_184, UInt<1>("h00")) @[ifu_bp_ctl.scala 244:30] - node _T_186 = cat(btb_lru_rd_f, btb_lru_rd_f) @[Cat.scala 29:58] - node _T_187 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 245:24] - node _T_188 = bits(_T_187, 0, 0) @[ifu_bp_ctl.scala 245:28] - node _T_189 = cat(btb_lru_rd_p1_f, btb_lru_rd_f) @[Cat.scala 29:58] - node _T_190 = mux(_T_185, _T_186, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_191 = mux(_T_188, _T_189, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_192 = or(_T_190, _T_191) @[Mux.scala 27:72] - wire _T_193 : UInt<2> @[Mux.scala 27:72] - _T_193 <= _T_192 @[Mux.scala 27:72] - btb_vlru_rd_f <= _T_193 @[ifu_bp_ctl.scala 244:17] - node _T_194 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 248:63] - node _T_195 = bits(_T_194, 0, 0) @[ifu_bp_ctl.scala 248:67] - node _T_196 = eq(_T_195, UInt<1>("h00")) @[ifu_bp_ctl.scala 248:43] - node _T_197 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 249:24] - node _T_198 = bits(_T_197, 0, 0) @[ifu_bp_ctl.scala 249:28] - node _T_199 = bits(tag_match_way1_expanded_p1_f, 0, 0) @[ifu_bp_ctl.scala 249:70] - node _T_200 = bits(tag_match_way1_expanded_f, 1, 1) @[ifu_bp_ctl.scala 249:100] - node _T_201 = cat(_T_199, _T_200) @[Cat.scala 29:58] - node _T_202 = mux(_T_196, tag_match_way1_expanded_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_203 = mux(_T_198, _T_201, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_204 = or(_T_202, _T_203) @[Mux.scala 27:72] - wire _T_205 : UInt<2> @[Mux.scala 27:72] - _T_205 <= _T_204 @[Mux.scala 27:72] - tag_match_vway1_expanded_f <= _T_205 @[ifu_bp_ctl.scala 248:30] - node _T_206 = or(io.ifc_fetch_req_f, exu_mp_valid) @[ifu_bp_ctl.scala 251:60] - node _T_207 = bits(_T_206, 0, 0) @[ifu_bp_ctl.scala 251:75] + node fetch_wrlru_b0 = and(fetch_wrindex_dec, _T_164) @[ifu_bp_ctl.scala 224:42] + node _T_165 = bits(lru_update_valid_f, 0, 0) @[Bitwise.scala 72:15] + node _T_166 = mux(_T_165, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] + node fetch_wrlru_p1_b0 = and(fetch_wrindex_p1_dec, _T_166) @[ifu_bp_ctl.scala 225:48] + node _T_167 = not(mp_wrlru_b0) @[ifu_bp_ctl.scala 227:25] + node _T_168 = not(fetch_wrlru_b0) @[ifu_bp_ctl.scala 227:40] + node btb_lru_b0_hold = and(_T_167, _T_168) @[ifu_bp_ctl.scala 227:38] + node _T_169 = bits(io.exu_bp.exu_mp_pkt.bits.way, 0, 0) @[ifu_bp_ctl.scala 234:51] + node _T_170 = eq(_T_169, UInt<1>("h00")) @[ifu_bp_ctl.scala 234:39] + node _T_171 = bits(tag_match_way0_f, 0, 0) @[ifu_bp_ctl.scala 235:22] + node _T_172 = bits(tag_match_way0_p1_f, 0, 0) @[ifu_bp_ctl.scala 236:25] + node _T_173 = mux(_T_170, mp_wrlru_b0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_174 = mux(_T_171, fetch_wrlru_b0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_175 = mux(_T_172, fetch_wrlru_p1_b0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_176 = or(_T_173, _T_174) @[Mux.scala 27:72] + node _T_177 = or(_T_176, _T_175) @[Mux.scala 27:72] + wire _T_178 : UInt<256> @[Mux.scala 27:72] + _T_178 <= _T_177 @[Mux.scala 27:72] + node _T_179 = and(btb_lru_b0_hold, btb_lru_b0_f) @[ifu_bp_ctl.scala 236:73] + node btb_lru_b0_ns = or(_T_178, _T_179) @[ifu_bp_ctl.scala 236:55] + node _T_180 = bits(fetch_mp_collision_f, 0, 0) @[ifu_bp_ctl.scala 239:37] + node _T_181 = and(fetch_wrindex_dec, btb_lru_b0_f) @[ifu_bp_ctl.scala 239:78] + node _T_182 = orr(_T_181) @[ifu_bp_ctl.scala 239:94] + node btb_lru_rd_f = mux(_T_180, exu_mp_way_f, _T_182) @[ifu_bp_ctl.scala 239:25] + node _T_183 = bits(fetch_mp_collision_p1_f, 0, 0) @[ifu_bp_ctl.scala 241:43] + node _T_184 = and(fetch_wrindex_p1_dec, btb_lru_b0_f) @[ifu_bp_ctl.scala 241:87] + node _T_185 = orr(_T_184) @[ifu_bp_ctl.scala 241:103] + node btb_lru_rd_p1_f = mux(_T_183, exu_mp_way_f, _T_185) @[ifu_bp_ctl.scala 241:28] + node _T_186 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 244:50] + node _T_187 = eq(_T_186, UInt<1>("h00")) @[ifu_bp_ctl.scala 244:30] + node _T_188 = cat(btb_lru_rd_f, btb_lru_rd_f) @[Cat.scala 29:58] + node _T_189 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 245:24] + node _T_190 = bits(_T_189, 0, 0) @[ifu_bp_ctl.scala 245:28] + node _T_191 = cat(btb_lru_rd_p1_f, btb_lru_rd_f) @[Cat.scala 29:58] + node _T_192 = mux(_T_187, _T_188, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_193 = mux(_T_190, _T_191, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_194 = or(_T_192, _T_193) @[Mux.scala 27:72] + wire _T_195 : UInt<2> @[Mux.scala 27:72] + _T_195 <= _T_194 @[Mux.scala 27:72] + btb_vlru_rd_f <= _T_195 @[ifu_bp_ctl.scala 244:17] + node _T_196 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 248:63] + node _T_197 = bits(_T_196, 0, 0) @[ifu_bp_ctl.scala 248:67] + node _T_198 = eq(_T_197, UInt<1>("h00")) @[ifu_bp_ctl.scala 248:43] + node _T_199 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 249:24] + node _T_200 = bits(_T_199, 0, 0) @[ifu_bp_ctl.scala 249:28] + node _T_201 = bits(tag_match_way1_expanded_p1_f, 0, 0) @[ifu_bp_ctl.scala 249:70] + node _T_202 = bits(tag_match_way1_expanded_f, 1, 1) @[ifu_bp_ctl.scala 249:100] + node _T_203 = cat(_T_201, _T_202) @[Cat.scala 29:58] + node _T_204 = mux(_T_198, tag_match_way1_expanded_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_205 = mux(_T_200, _T_203, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_206 = or(_T_204, _T_205) @[Mux.scala 27:72] + wire _T_207 : UInt<2> @[Mux.scala 27:72] + _T_207 <= _T_206 @[Mux.scala 27:72] + tag_match_vway1_expanded_f <= _T_207 @[ifu_bp_ctl.scala 248:30] + node _T_208 = or(io.ifc_fetch_req_f, exu_mp_valid) @[ifu_bp_ctl.scala 251:60] + node _T_209 = bits(_T_208, 0, 0) @[ifu_bp_ctl.scala 251:75] inst rvclkhdr of rvclkhdr @[lib.scala 399:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset rvclkhdr.io.clk <= clock @[lib.scala 401:18] - rvclkhdr.io.en <= _T_207 @[lib.scala 402:17] + rvclkhdr.io.en <= _T_209 @[lib.scala 402:17] rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] - reg _T_208 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_207 : @[Reg.scala 28:19] - _T_208 <= btb_lru_b0_ns @[Reg.scala 28:23] + reg _T_210 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_209 : @[Reg.scala 28:19] + _T_210 <= btb_lru_b0_ns @[Reg.scala 28:23] skip @[Reg.scala 28:19] - btb_lru_b0_f <= _T_208 @[ifu_bp_ctl.scala 251:16] - io.ifu_bp_way_f <= way_raw @[ifu_bp_ctl.scala 253:19] - node _T_209 = bits(io.ifc_fetch_addr_f, 4, 2) @[ifu_bp_ctl.scala 257:37] - node eoc_near = andr(_T_209) @[ifu_bp_ctl.scala 257:64] - node _T_210 = eq(eoc_near, UInt<1>("h00")) @[ifu_bp_ctl.scala 259:15] - node _T_211 = bits(io.ifc_fetch_addr_f, 1, 0) @[ifu_bp_ctl.scala 259:48] - node _T_212 = not(_T_211) @[ifu_bp_ctl.scala 259:28] - node _T_213 = orr(_T_212) @[ifu_bp_ctl.scala 259:58] - node _T_214 = or(_T_210, _T_213) @[ifu_bp_ctl.scala 259:25] - eoc_mask <= _T_214 @[ifu_bp_ctl.scala 259:12] + btb_lru_b0_f <= _T_210 @[ifu_bp_ctl.scala 251:16] + io.ifu_bp_way_f <= way_raw @[ifu_bp_ctl.scala 254:19] + node _T_211 = bits(io.ifc_fetch_addr_f, 4, 2) @[ifu_bp_ctl.scala 258:37] + node eoc_near = andr(_T_211) @[ifu_bp_ctl.scala 258:64] + node _T_212 = eq(eoc_near, UInt<1>("h00")) @[ifu_bp_ctl.scala 260:15] + node _T_213 = bits(io.ifc_fetch_addr_f, 1, 0) @[ifu_bp_ctl.scala 260:48] + node _T_214 = not(_T_213) @[ifu_bp_ctl.scala 260:28] + node _T_215 = orr(_T_214) @[ifu_bp_ctl.scala 260:58] + node _T_216 = or(_T_212, _T_215) @[ifu_bp_ctl.scala 260:25] + eoc_mask <= _T_216 @[ifu_bp_ctl.scala 260:12] wire btb_sel_data_f : UInt<16> btb_sel_data_f <= UInt<1>("h00") wire hist1_raw : UInt<2> hist1_raw <= UInt<1>("h00") - node btb_rd_tgt_f = bits(btb_sel_data_f, 15, 4) @[ifu_bp_ctl.scala 266:36] - node btb_rd_pc4_f = bits(btb_sel_data_f, 3, 3) @[ifu_bp_ctl.scala 267:36] - node btb_rd_call_f = bits(btb_sel_data_f, 1, 1) @[ifu_bp_ctl.scala 268:37] - node btb_rd_ret_f = bits(btb_sel_data_f, 0, 0) @[ifu_bp_ctl.scala 269:36] - node _T_215 = bits(btb_sel_f, 1, 1) @[ifu_bp_ctl.scala 272:40] - node _T_216 = bits(_T_215, 0, 0) @[ifu_bp_ctl.scala 272:44] - node _T_217 = bits(btb_vbank1_rd_data_f, 16, 1) @[ifu_bp_ctl.scala 272:73] - node _T_218 = bits(btb_sel_f, 0, 0) @[ifu_bp_ctl.scala 273:40] - node _T_219 = bits(_T_218, 0, 0) @[ifu_bp_ctl.scala 273:44] - node _T_220 = bits(btb_vbank0_rd_data_f, 16, 1) @[ifu_bp_ctl.scala 273:73] - node _T_221 = mux(_T_216, _T_217, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_222 = mux(_T_219, _T_220, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_223 = or(_T_221, _T_222) @[Mux.scala 27:72] - wire _T_224 : UInt<16> @[Mux.scala 27:72] - _T_224 <= _T_223 @[Mux.scala 27:72] - btb_sel_data_f <= _T_224 @[ifu_bp_ctl.scala 272:18] - node _T_225 = and(vwayhit_f, hist1_raw) @[ifu_bp_ctl.scala 276:39] - node _T_226 = orr(_T_225) @[ifu_bp_ctl.scala 276:52] - node _T_227 = and(_T_226, io.ifc_fetch_req_f) @[ifu_bp_ctl.scala 276:56] - node _T_228 = eq(leak_one_f_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 276:79] - node _T_229 = and(_T_227, _T_228) @[ifu_bp_ctl.scala 276:77] - node _T_230 = eq(io.dec_bp.dec_tlu_bpred_disable, UInt<1>("h00")) @[ifu_bp_ctl.scala 276:96] - node _T_231 = and(_T_229, _T_230) @[ifu_bp_ctl.scala 276:94] - io.ifu_bp_hit_taken_f <= _T_231 @[ifu_bp_ctl.scala 276:25] - node _T_232 = bits(btb_vbank1_rd_data_f, 2, 2) @[ifu_bp_ctl.scala 279:52] - node _T_233 = bits(btb_vbank1_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 279:81] - node _T_234 = or(_T_232, _T_233) @[ifu_bp_ctl.scala 279:59] - node _T_235 = bits(btb_vbank0_rd_data_f, 2, 2) @[ifu_bp_ctl.scala 280:52] - node _T_236 = bits(btb_vbank0_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 280:81] - node _T_237 = or(_T_235, _T_236) @[ifu_bp_ctl.scala 280:59] - node bht_force_taken_f = cat(_T_234, _T_237) @[Cat.scala 29:58] + node btb_rd_tgt_f = bits(btb_sel_data_f, 15, 4) @[ifu_bp_ctl.scala 267:36] + node btb_rd_pc4_f = bits(btb_sel_data_f, 3, 3) @[ifu_bp_ctl.scala 268:36] + node btb_rd_call_f = bits(btb_sel_data_f, 1, 1) @[ifu_bp_ctl.scala 269:37] + node btb_rd_ret_f = bits(btb_sel_data_f, 0, 0) @[ifu_bp_ctl.scala 270:36] + node _T_217 = bits(btb_sel_f, 1, 1) @[ifu_bp_ctl.scala 273:40] + node _T_218 = bits(_T_217, 0, 0) @[ifu_bp_ctl.scala 273:44] + node _T_219 = bits(btb_vbank1_rd_data_f, 16, 1) @[ifu_bp_ctl.scala 273:73] + node _T_220 = bits(btb_sel_f, 0, 0) @[ifu_bp_ctl.scala 274:40] + node _T_221 = bits(_T_220, 0, 0) @[ifu_bp_ctl.scala 274:44] + node _T_222 = bits(btb_vbank0_rd_data_f, 16, 1) @[ifu_bp_ctl.scala 274:73] + node _T_223 = mux(_T_218, _T_219, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_224 = mux(_T_221, _T_222, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_225 = or(_T_223, _T_224) @[Mux.scala 27:72] + wire _T_226 : UInt<16> @[Mux.scala 27:72] + _T_226 <= _T_225 @[Mux.scala 27:72] + btb_sel_data_f <= _T_226 @[ifu_bp_ctl.scala 273:18] + node _T_227 = and(vwayhit_f, hist1_raw) @[ifu_bp_ctl.scala 277:39] + node _T_228 = orr(_T_227) @[ifu_bp_ctl.scala 277:52] + node _T_229 = and(_T_228, io.ifc_fetch_req_f) @[ifu_bp_ctl.scala 277:56] + node _T_230 = eq(leak_one_f_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 277:79] + node _T_231 = and(_T_229, _T_230) @[ifu_bp_ctl.scala 277:77] + node _T_232 = eq(io.dec_bp.dec_tlu_bpred_disable, UInt<1>("h00")) @[ifu_bp_ctl.scala 277:96] + node _T_233 = and(_T_231, _T_232) @[ifu_bp_ctl.scala 277:94] + io.ifu_bp_hit_taken_f <= _T_233 @[ifu_bp_ctl.scala 277:25] + node _T_234 = bits(btb_vbank1_rd_data_f, 2, 2) @[ifu_bp_ctl.scala 280:52] + node _T_235 = bits(btb_vbank1_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 280:81] + node _T_236 = or(_T_234, _T_235) @[ifu_bp_ctl.scala 280:59] + node _T_237 = bits(btb_vbank0_rd_data_f, 2, 2) @[ifu_bp_ctl.scala 281:52] + node _T_238 = bits(btb_vbank0_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 281:81] + node _T_239 = or(_T_237, _T_238) @[ifu_bp_ctl.scala 281:59] + node bht_force_taken_f = cat(_T_236, _T_239) @[Cat.scala 29:58] wire bht_bank1_rd_data_f : UInt<2> bht_bank1_rd_data_f <= UInt<1>("h00") wire bht_bank0_rd_data_f : UInt<2> bht_bank0_rd_data_f <= UInt<1>("h00") wire bht_bank0_rd_data_p1_f : UInt<2> bht_bank0_rd_data_p1_f <= UInt<1>("h00") - node _T_238 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 289:60] - node _T_239 = bits(_T_238, 0, 0) @[ifu_bp_ctl.scala 289:64] - node _T_240 = eq(_T_239, UInt<1>("h00")) @[ifu_bp_ctl.scala 289:40] - node _T_241 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 290:60] - node _T_242 = bits(_T_241, 0, 0) @[ifu_bp_ctl.scala 290:64] - node _T_243 = mux(_T_240, bht_bank0_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_244 = mux(_T_242, bht_bank1_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_245 = or(_T_243, _T_244) @[Mux.scala 27:72] + node _T_240 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 290:60] + node _T_241 = bits(_T_240, 0, 0) @[ifu_bp_ctl.scala 290:64] + node _T_242 = eq(_T_241, UInt<1>("h00")) @[ifu_bp_ctl.scala 290:40] + node _T_243 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 291:60] + node _T_244 = bits(_T_243, 0, 0) @[ifu_bp_ctl.scala 291:64] + node _T_245 = mux(_T_242, bht_bank0_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_246 = mux(_T_244, bht_bank1_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_247 = or(_T_245, _T_246) @[Mux.scala 27:72] wire bht_vbank0_rd_data_f : UInt<2> @[Mux.scala 27:72] - bht_vbank0_rd_data_f <= _T_245 @[Mux.scala 27:72] - node _T_246 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 292:60] - node _T_247 = bits(_T_246, 0, 0) @[ifu_bp_ctl.scala 292:64] - node _T_248 = eq(_T_247, UInt<1>("h00")) @[ifu_bp_ctl.scala 292:40] - node _T_249 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 293:60] - node _T_250 = bits(_T_249, 0, 0) @[ifu_bp_ctl.scala 293:64] - node _T_251 = mux(_T_248, bht_bank1_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_252 = mux(_T_250, bht_bank0_rd_data_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_253 = or(_T_251, _T_252) @[Mux.scala 27:72] + bht_vbank0_rd_data_f <= _T_247 @[Mux.scala 27:72] + node _T_248 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 293:60] + node _T_249 = bits(_T_248, 0, 0) @[ifu_bp_ctl.scala 293:64] + node _T_250 = eq(_T_249, UInt<1>("h00")) @[ifu_bp_ctl.scala 293:40] + node _T_251 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 294:60] + node _T_252 = bits(_T_251, 0, 0) @[ifu_bp_ctl.scala 294:64] + node _T_253 = mux(_T_250, bht_bank1_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_254 = mux(_T_252, bht_bank0_rd_data_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_255 = or(_T_253, _T_254) @[Mux.scala 27:72] wire bht_vbank1_rd_data_f : UInt<2> @[Mux.scala 27:72] - bht_vbank1_rd_data_f <= _T_253 @[Mux.scala 27:72] - node _T_254 = bits(bht_force_taken_f, 1, 1) @[ifu_bp_ctl.scala 296:38] - node _T_255 = bits(bht_vbank1_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 296:64] - node _T_256 = or(_T_254, _T_255) @[ifu_bp_ctl.scala 296:42] - node _T_257 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 296:82] - node _T_258 = and(_T_256, _T_257) @[ifu_bp_ctl.scala 296:69] - node _T_259 = bits(bht_force_taken_f, 0, 0) @[ifu_bp_ctl.scala 297:41] - node _T_260 = bits(bht_vbank0_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 297:67] - node _T_261 = or(_T_259, _T_260) @[ifu_bp_ctl.scala 297:45] - node _T_262 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 297:85] - node _T_263 = and(_T_261, _T_262) @[ifu_bp_ctl.scala 297:72] - node _T_264 = cat(_T_258, _T_263) @[Cat.scala 29:58] - bht_dir_f <= _T_264 @[ifu_bp_ctl.scala 296:13] - node _T_265 = bits(btb_sel_f, 1, 1) @[ifu_bp_ctl.scala 300:62] - node _T_266 = and(io.ifu_bp_hit_taken_f, _T_265) @[ifu_bp_ctl.scala 300:51] - node _T_267 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 300:69] - node _T_268 = or(_T_266, _T_267) @[ifu_bp_ctl.scala 300:67] - io.ifu_bp_inst_mask_f <= _T_268 @[ifu_bp_ctl.scala 300:25] - node _T_269 = bits(bht_vbank1_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 303:60] - node _T_270 = bits(bht_vbank0_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 303:85] - node _T_271 = cat(_T_269, _T_270) @[Cat.scala 29:58] - node _T_272 = or(bht_force_taken_f, _T_271) @[ifu_bp_ctl.scala 303:34] - hist1_raw <= _T_272 @[ifu_bp_ctl.scala 303:13] - node _T_273 = bits(bht_vbank1_rd_data_f, 0, 0) @[ifu_bp_ctl.scala 306:43] - node _T_274 = bits(bht_vbank0_rd_data_f, 0, 0) @[ifu_bp_ctl.scala 306:68] - node hist0_raw = cat(_T_273, _T_274) @[Cat.scala 29:58] - node _T_275 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 309:30] - node _T_276 = bits(btb_vbank1_rd_data_f, 4, 4) @[ifu_bp_ctl.scala 309:56] - node _T_277 = and(_T_275, _T_276) @[ifu_bp_ctl.scala 309:34] - node _T_278 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 310:30] - node _T_279 = bits(btb_vbank0_rd_data_f, 4, 4) @[ifu_bp_ctl.scala 310:56] - node _T_280 = and(_T_278, _T_279) @[ifu_bp_ctl.scala 310:34] - node pc4_raw = cat(_T_277, _T_280) @[Cat.scala 29:58] - node _T_281 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 313:31] - node _T_282 = bits(btb_vbank1_rd_data_f, 2, 2) @[ifu_bp_ctl.scala 313:58] - node _T_283 = eq(_T_282, UInt<1>("h00")) @[ifu_bp_ctl.scala 313:37] - node _T_284 = and(_T_281, _T_283) @[ifu_bp_ctl.scala 313:35] - node _T_285 = bits(btb_vbank1_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 313:87] - node _T_286 = and(_T_284, _T_285) @[ifu_bp_ctl.scala 313:65] - node _T_287 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 314:31] - node _T_288 = bits(btb_vbank0_rd_data_f, 2, 2) @[ifu_bp_ctl.scala 314:58] - node _T_289 = eq(_T_288, UInt<1>("h00")) @[ifu_bp_ctl.scala 314:37] - node _T_290 = and(_T_287, _T_289) @[ifu_bp_ctl.scala 314:35] - node _T_291 = bits(btb_vbank0_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 314:87] - node _T_292 = and(_T_290, _T_291) @[ifu_bp_ctl.scala 314:65] - node pret_raw = cat(_T_286, _T_292) @[Cat.scala 29:58] - node _T_293 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 317:31] - node _T_294 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 317:49] - node num_valids = add(_T_293, _T_294) @[ifu_bp_ctl.scala 317:35] - node _T_295 = and(btb_sel_f, bht_dir_f) @[ifu_bp_ctl.scala 320:28] - node final_h = orr(_T_295) @[ifu_bp_ctl.scala 320:41] + bht_vbank1_rd_data_f <= _T_255 @[Mux.scala 27:72] + node _T_256 = bits(bht_force_taken_f, 1, 1) @[ifu_bp_ctl.scala 298:38] + node _T_257 = bits(bht_vbank1_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 298:64] + node _T_258 = or(_T_256, _T_257) @[ifu_bp_ctl.scala 298:42] + node _T_259 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 298:82] + node _T_260 = and(_T_258, _T_259) @[ifu_bp_ctl.scala 298:69] + node _T_261 = bits(bht_force_taken_f, 0, 0) @[ifu_bp_ctl.scala 299:41] + node _T_262 = bits(bht_vbank0_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 299:67] + node _T_263 = or(_T_261, _T_262) @[ifu_bp_ctl.scala 299:45] + node _T_264 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 299:85] + node _T_265 = and(_T_263, _T_264) @[ifu_bp_ctl.scala 299:72] + node _T_266 = cat(_T_260, _T_265) @[Cat.scala 29:58] + bht_dir_f <= _T_266 @[ifu_bp_ctl.scala 298:13] + node _T_267 = bits(btb_sel_f, 1, 1) @[ifu_bp_ctl.scala 302:62] + node _T_268 = and(io.ifu_bp_hit_taken_f, _T_267) @[ifu_bp_ctl.scala 302:51] + node _T_269 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 302:69] + node _T_270 = or(_T_268, _T_269) @[ifu_bp_ctl.scala 302:67] + io.ifu_bp_inst_mask_f <= _T_270 @[ifu_bp_ctl.scala 302:25] + node _T_271 = bits(bht_vbank1_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 305:60] + node _T_272 = bits(bht_vbank0_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 305:85] + node _T_273 = cat(_T_271, _T_272) @[Cat.scala 29:58] + node _T_274 = or(bht_force_taken_f, _T_273) @[ifu_bp_ctl.scala 305:34] + hist1_raw <= _T_274 @[ifu_bp_ctl.scala 305:13] + node _T_275 = bits(bht_vbank1_rd_data_f, 0, 0) @[ifu_bp_ctl.scala 308:43] + node _T_276 = bits(bht_vbank0_rd_data_f, 0, 0) @[ifu_bp_ctl.scala 308:68] + node hist0_raw = cat(_T_275, _T_276) @[Cat.scala 29:58] + node _T_277 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 311:30] + node _T_278 = bits(btb_vbank1_rd_data_f, 4, 4) @[ifu_bp_ctl.scala 311:56] + node _T_279 = and(_T_277, _T_278) @[ifu_bp_ctl.scala 311:34] + node _T_280 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 312:30] + node _T_281 = bits(btb_vbank0_rd_data_f, 4, 4) @[ifu_bp_ctl.scala 312:56] + node _T_282 = and(_T_280, _T_281) @[ifu_bp_ctl.scala 312:34] + node pc4_raw = cat(_T_279, _T_282) @[Cat.scala 29:58] + node _T_283 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 315:31] + node _T_284 = bits(btb_vbank1_rd_data_f, 2, 2) @[ifu_bp_ctl.scala 315:58] + node _T_285 = eq(_T_284, UInt<1>("h00")) @[ifu_bp_ctl.scala 315:37] + node _T_286 = and(_T_283, _T_285) @[ifu_bp_ctl.scala 315:35] + node _T_287 = bits(btb_vbank1_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 315:87] + node _T_288 = and(_T_286, _T_287) @[ifu_bp_ctl.scala 315:65] + node _T_289 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 316:31] + node _T_290 = bits(btb_vbank0_rd_data_f, 2, 2) @[ifu_bp_ctl.scala 316:58] + node _T_291 = eq(_T_290, UInt<1>("h00")) @[ifu_bp_ctl.scala 316:37] + node _T_292 = and(_T_289, _T_291) @[ifu_bp_ctl.scala 316:35] + node _T_293 = bits(btb_vbank0_rd_data_f, 1, 1) @[ifu_bp_ctl.scala 316:87] + node _T_294 = and(_T_292, _T_293) @[ifu_bp_ctl.scala 316:65] + node pret_raw = cat(_T_288, _T_294) @[Cat.scala 29:58] + node _T_295 = bits(vwayhit_f, 1, 1) @[ifu_bp_ctl.scala 319:31] + node _T_296 = bits(vwayhit_f, 0, 0) @[ifu_bp_ctl.scala 319:49] + node num_valids = add(_T_295, _T_296) @[ifu_bp_ctl.scala 319:35] + node _T_297 = and(btb_sel_f, bht_dir_f) @[ifu_bp_ctl.scala 322:28] + node final_h = orr(_T_297) @[ifu_bp_ctl.scala 322:41] wire fghr : UInt<8> fghr <= UInt<1>("h00") - node _T_296 = eq(num_valids, UInt<2>("h02")) @[ifu_bp_ctl.scala 324:41] - node _T_297 = bits(_T_296, 0, 0) @[ifu_bp_ctl.scala 324:49] - node _T_298 = bits(fghr, 5, 0) @[ifu_bp_ctl.scala 324:65] - node _T_299 = cat(_T_298, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_300 = cat(_T_299, final_h) @[Cat.scala 29:58] - node _T_301 = eq(num_valids, UInt<1>("h01")) @[ifu_bp_ctl.scala 325:41] - node _T_302 = bits(_T_301, 0, 0) @[ifu_bp_ctl.scala 325:49] - node _T_303 = bits(fghr, 6, 0) @[ifu_bp_ctl.scala 325:65] - node _T_304 = cat(_T_303, final_h) @[Cat.scala 29:58] - node _T_305 = eq(num_valids, UInt<1>("h00")) @[ifu_bp_ctl.scala 326:41] - node _T_306 = bits(_T_305, 0, 0) @[ifu_bp_ctl.scala 326:49] - node _T_307 = bits(fghr, 7, 0) @[ifu_bp_ctl.scala 326:65] - node _T_308 = mux(_T_297, _T_300, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_309 = mux(_T_302, _T_304, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_310 = mux(_T_306, _T_307, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_311 = or(_T_308, _T_309) @[Mux.scala 27:72] - node _T_312 = or(_T_311, _T_310) @[Mux.scala 27:72] + node _T_298 = eq(num_valids, UInt<2>("h02")) @[ifu_bp_ctl.scala 326:41] + node _T_299 = bits(_T_298, 0, 0) @[ifu_bp_ctl.scala 326:49] + node _T_300 = bits(fghr, 5, 0) @[ifu_bp_ctl.scala 326:65] + node _T_301 = cat(_T_300, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_302 = cat(_T_301, final_h) @[Cat.scala 29:58] + node _T_303 = eq(num_valids, UInt<1>("h01")) @[ifu_bp_ctl.scala 327:41] + node _T_304 = bits(_T_303, 0, 0) @[ifu_bp_ctl.scala 327:49] + node _T_305 = bits(fghr, 6, 0) @[ifu_bp_ctl.scala 327:65] + node _T_306 = cat(_T_305, final_h) @[Cat.scala 29:58] + node _T_307 = eq(num_valids, UInt<1>("h00")) @[ifu_bp_ctl.scala 328:41] + node _T_308 = bits(_T_307, 0, 0) @[ifu_bp_ctl.scala 328:49] + node _T_309 = bits(fghr, 7, 0) @[ifu_bp_ctl.scala 328:65] + node _T_310 = mux(_T_299, _T_302, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_311 = mux(_T_304, _T_306, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_312 = mux(_T_308, _T_309, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_313 = or(_T_310, _T_311) @[Mux.scala 27:72] + node _T_314 = or(_T_313, _T_312) @[Mux.scala 27:72] wire merged_ghr : UInt<8> @[Mux.scala 27:72] - merged_ghr <= _T_312 @[Mux.scala 27:72] - wire fghr_ns : UInt<8> @[ifu_bp_ctl.scala 329:21] - node _T_313 = bits(exu_flush_final_d1, 0, 0) @[ifu_bp_ctl.scala 334:43] - node _T_314 = eq(exu_flush_final_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 335:27] - node _T_315 = and(_T_314, io.ifc_fetch_req_f) @[ifu_bp_ctl.scala 335:47] - node _T_316 = and(_T_315, io.ic_hit_f) @[ifu_bp_ctl.scala 335:70] - node _T_317 = eq(leak_one_f_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 335:86] - node _T_318 = and(_T_316, _T_317) @[ifu_bp_ctl.scala 335:84] - node _T_319 = bits(_T_318, 0, 0) @[ifu_bp_ctl.scala 335:102] - node _T_320 = eq(exu_flush_final_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 336:27] - node _T_321 = and(io.ifc_fetch_req_f, io.ic_hit_f) @[ifu_bp_ctl.scala 336:70] - node _T_322 = eq(leak_one_f_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 336:86] - node _T_323 = and(_T_321, _T_322) @[ifu_bp_ctl.scala 336:84] - node _T_324 = eq(_T_323, UInt<1>("h00")) @[ifu_bp_ctl.scala 336:49] - node _T_325 = and(_T_320, _T_324) @[ifu_bp_ctl.scala 336:47] - node _T_326 = bits(_T_325, 0, 0) @[ifu_bp_ctl.scala 336:103] - node _T_327 = mux(_T_313, io.exu_bp.exu_mp_fghr, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_328 = mux(_T_319, merged_ghr, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_329 = mux(_T_326, fghr, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_330 = or(_T_327, _T_328) @[Mux.scala 27:72] - node _T_331 = or(_T_330, _T_329) @[Mux.scala 27:72] - wire _T_332 : UInt<8> @[Mux.scala 27:72] - _T_332 <= _T_331 @[Mux.scala 27:72] - fghr_ns <= _T_332 @[ifu_bp_ctl.scala 334:11] - wire _T_333 : UInt - _T_333 <= UInt<1>("h00") - node _T_334 = xor(leak_one_f, _T_333) @[lib.scala 436:21] - node _T_335 = orr(_T_334) @[lib.scala 436:29] - reg _T_336 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_335 : @[Reg.scala 28:19] - _T_336 <= leak_one_f @[Reg.scala 28:23] + merged_ghr <= _T_314 @[Mux.scala 27:72] + wire fghr_ns : UInt<8> @[ifu_bp_ctl.scala 331:21] + node _T_315 = bits(exu_flush_final_d1, 0, 0) @[ifu_bp_ctl.scala 336:43] + node _T_316 = eq(exu_flush_final_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 337:27] + node _T_317 = and(_T_316, io.ifc_fetch_req_f) @[ifu_bp_ctl.scala 337:47] + node _T_318 = and(_T_317, io.ic_hit_f) @[ifu_bp_ctl.scala 337:70] + node _T_319 = eq(leak_one_f_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 337:86] + node _T_320 = and(_T_318, _T_319) @[ifu_bp_ctl.scala 337:84] + node _T_321 = bits(_T_320, 0, 0) @[ifu_bp_ctl.scala 337:102] + node _T_322 = eq(exu_flush_final_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 338:27] + node _T_323 = and(io.ifc_fetch_req_f, io.ic_hit_f) @[ifu_bp_ctl.scala 338:70] + node _T_324 = eq(leak_one_f_d1, UInt<1>("h00")) @[ifu_bp_ctl.scala 338:86] + node _T_325 = and(_T_323, _T_324) @[ifu_bp_ctl.scala 338:84] + node _T_326 = eq(_T_325, UInt<1>("h00")) @[ifu_bp_ctl.scala 338:49] + node _T_327 = and(_T_322, _T_326) @[ifu_bp_ctl.scala 338:47] + node _T_328 = bits(_T_327, 0, 0) @[ifu_bp_ctl.scala 338:103] + node _T_329 = mux(_T_315, io.exu_bp.exu_mp_fghr, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_330 = mux(_T_321, merged_ghr, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_331 = mux(_T_328, fghr, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_332 = or(_T_329, _T_330) @[Mux.scala 27:72] + node _T_333 = or(_T_332, _T_331) @[Mux.scala 27:72] + wire _T_334 : UInt<8> @[Mux.scala 27:72] + _T_334 <= _T_333 @[Mux.scala 27:72] + fghr_ns <= _T_334 @[ifu_bp_ctl.scala 336:11] + wire _T_335 : UInt + _T_335 <= UInt<1>("h00") + node _T_336 = xor(leak_one_f, _T_335) @[lib.scala 436:21] + node _T_337 = orr(_T_336) @[lib.scala 436:29] + reg _T_338 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_337 : @[Reg.scala 28:19] + _T_338 <= leak_one_f @[Reg.scala 28:23] skip @[Reg.scala 28:19] - _T_333 <= _T_336 @[lib.scala 439:16] - leak_one_f_d1 <= _T_333 @[ifu_bp_ctl.scala 337:17] - wire _T_337 : UInt - _T_337 <= UInt<1>("h00") - node _T_338 = xor(io.exu_bp.exu_mp_pkt.bits.way, _T_337) @[lib.scala 436:21] - node _T_339 = orr(_T_338) @[lib.scala 436:29] - reg _T_340 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_339 : @[Reg.scala 28:19] - _T_340 <= io.exu_bp.exu_mp_pkt.bits.way @[Reg.scala 28:23] + _T_335 <= _T_338 @[lib.scala 439:16] + leak_one_f_d1 <= _T_335 @[ifu_bp_ctl.scala 339:17] + wire _T_339 : UInt + _T_339 <= UInt<1>("h00") + node _T_340 = xor(io.exu_bp.exu_mp_pkt.bits.way, _T_339) @[lib.scala 436:21] + node _T_341 = orr(_T_340) @[lib.scala 436:29] + reg _T_342 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_341 : @[Reg.scala 28:19] + _T_342 <= io.exu_bp.exu_mp_pkt.bits.way @[Reg.scala 28:23] skip @[Reg.scala 28:19] - _T_337 <= _T_340 @[lib.scala 439:16] - exu_mp_way_f <= _T_337 @[ifu_bp_ctl.scala 339:16] - wire _T_341 : UInt<1> - _T_341 <= UInt<1>("h00") - node _T_342 = xor(io.exu_flush_final, _T_341) @[lib.scala 458:21] - node _T_343 = orr(_T_342) @[lib.scala 458:29] - reg _T_344 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_343 : @[Reg.scala 28:19] - _T_344 <= io.exu_flush_final @[Reg.scala 28:23] + _T_339 <= _T_342 @[lib.scala 439:16] + exu_mp_way_f <= _T_339 @[ifu_bp_ctl.scala 341:16] + wire _T_343 : UInt<1> + _T_343 <= UInt<1>("h00") + node _T_344 = xor(io.exu_flush_final, _T_343) @[lib.scala 458:21] + node _T_345 = orr(_T_344) @[lib.scala 458:29] + reg _T_346 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_345 : @[Reg.scala 28:19] + _T_346 <= io.exu_flush_final @[Reg.scala 28:23] skip @[Reg.scala 28:19] - _T_341 <= _T_344 @[lib.scala 461:16] - exu_flush_final_d1 <= _T_341 @[ifu_bp_ctl.scala 340:22] - wire _T_345 : UInt - _T_345 <= UInt<1>("h00") - node _T_346 = xor(fghr_ns, _T_345) @[lib.scala 436:21] - node _T_347 = orr(_T_346) @[lib.scala 436:29] - reg _T_348 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_347 : @[Reg.scala 28:19] - _T_348 <= fghr_ns @[Reg.scala 28:23] + _T_343 <= _T_346 @[lib.scala 461:16] + exu_flush_final_d1 <= _T_343 @[ifu_bp_ctl.scala 342:22] + wire _T_347 : UInt + _T_347 <= UInt<1>("h00") + node _T_348 = xor(fghr_ns, _T_347) @[lib.scala 436:21] + node _T_349 = orr(_T_348) @[lib.scala 436:29] + reg _T_350 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_349 : @[Reg.scala 28:19] + _T_350 <= fghr_ns @[Reg.scala 28:23] skip @[Reg.scala 28:19] - _T_345 <= _T_348 @[lib.scala 439:16] - fghr <= _T_345 @[ifu_bp_ctl.scala 341:8] - io.ifu_bp_fghr_f <= fghr @[ifu_bp_ctl.scala 343:20] - io.ifu_bp_hist1_f <= hist1_raw @[ifu_bp_ctl.scala 344:21] - io.ifu_bp_hist0_f <= hist0_raw @[ifu_bp_ctl.scala 345:21] - io.ifu_bp_pc4_f <= pc4_raw @[ifu_bp_ctl.scala 346:19] - node _T_349 = bits(io.dec_bp.dec_tlu_bpred_disable, 0, 0) @[Bitwise.scala 72:15] - node _T_350 = mux(_T_349, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_351 = not(_T_350) @[ifu_bp_ctl.scala 348:36] - node _T_352 = and(vwayhit_f, _T_351) @[ifu_bp_ctl.scala 348:34] - io.ifu_bp_valid_f <= _T_352 @[ifu_bp_ctl.scala 348:21] - io.ifu_bp_ret_f <= pret_raw @[ifu_bp_ctl.scala 349:19] - node _T_353 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 352:30] - node _T_354 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 352:50] - node _T_355 = eq(_T_354, UInt<1>("h00")) @[ifu_bp_ctl.scala 352:36] - node _T_356 = and(_T_353, _T_355) @[ifu_bp_ctl.scala 352:34] - node _T_357 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 352:68] - node _T_358 = eq(_T_357, UInt<1>("h00")) @[ifu_bp_ctl.scala 352:58] - node _T_359 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 352:87] - node _T_360 = and(_T_358, _T_359) @[ifu_bp_ctl.scala 352:72] - node _T_361 = or(_T_356, _T_360) @[ifu_bp_ctl.scala 352:55] - node _T_362 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 353:30] - node _T_363 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 353:49] - node _T_364 = and(_T_362, _T_363) @[ifu_bp_ctl.scala 353:34] - node _T_365 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 353:67] - node _T_366 = eq(_T_365, UInt<1>("h00")) @[ifu_bp_ctl.scala 353:57] - node _T_367 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 353:87] - node _T_368 = eq(_T_367, UInt<1>("h00")) @[ifu_bp_ctl.scala 353:73] - node _T_369 = and(_T_366, _T_368) @[ifu_bp_ctl.scala 353:71] - node _T_370 = or(_T_364, _T_369) @[ifu_bp_ctl.scala 353:54] - node bloc_f = cat(_T_361, _T_370) @[Cat.scala 29:58] - node _T_371 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 355:31] - node _T_372 = eq(_T_371, UInt<1>("h00")) @[ifu_bp_ctl.scala 355:21] - node _T_373 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 355:56] - node _T_374 = and(_T_372, _T_373) @[ifu_bp_ctl.scala 355:35] - node _T_375 = eq(btb_rd_pc4_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 355:62] - node use_fa_plus = and(_T_374, _T_375) @[ifu_bp_ctl.scala 355:60] - node _T_376 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 357:40] - node _T_377 = bits(btb_sel_f, 0, 0) @[ifu_bp_ctl.scala 357:55] - node _T_378 = and(_T_376, _T_377) @[ifu_bp_ctl.scala 357:44] - node btb_fg_crossing_f = and(_T_378, btb_rd_pc4_f) @[ifu_bp_ctl.scala 357:59] - node _T_379 = bits(bloc_f, 1, 1) @[ifu_bp_ctl.scala 358:40] - node bp_total_branch_offset_f = xor(_T_379, btb_rd_pc4_f) @[ifu_bp_ctl.scala 358:43] - node _T_380 = bits(io.ifc_fetch_addr_f, 30, 1) @[ifu_bp_ctl.scala 359:64] - node _T_381 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 359:119] - node _T_382 = and(io.ifc_fetch_req_f, _T_381) @[ifu_bp_ctl.scala 359:117] - node _T_383 = and(_T_382, io.ic_hit_f) @[ifu_bp_ctl.scala 359:142] - node _T_384 = bits(_T_383, 0, 0) @[ifu_bp_ctl.scala 359:157] - wire _T_385 : UInt<30> @[lib.scala 570:35] - _T_385 <= UInt<1>("h00") @[lib.scala 570:35] - reg ifc_fetch_adder_prior : UInt, clock with : (reset => (reset, _T_385)) @[Reg.scala 27:20] - when _T_384 : @[Reg.scala 28:19] - ifc_fetch_adder_prior <= _T_380 @[Reg.scala 28:23] + _T_347 <= _T_350 @[lib.scala 439:16] + fghr <= _T_347 @[ifu_bp_ctl.scala 343:8] + io.ifu_bp_fghr_f <= fghr @[ifu_bp_ctl.scala 345:20] + io.ifu_bp_hist1_f <= hist1_raw @[ifu_bp_ctl.scala 346:21] + io.ifu_bp_hist0_f <= hist0_raw @[ifu_bp_ctl.scala 347:21] + io.ifu_bp_pc4_f <= pc4_raw @[ifu_bp_ctl.scala 348:19] + node _T_351 = bits(io.dec_bp.dec_tlu_bpred_disable, 0, 0) @[Bitwise.scala 72:15] + node _T_352 = mux(_T_351, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_353 = not(_T_352) @[ifu_bp_ctl.scala 350:36] + node _T_354 = and(vwayhit_f, _T_353) @[ifu_bp_ctl.scala 350:34] + io.ifu_bp_valid_f <= _T_354 @[ifu_bp_ctl.scala 350:21] + io.ifu_bp_ret_f <= pret_raw @[ifu_bp_ctl.scala 351:19] + node _T_355 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 354:30] + node _T_356 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 354:50] + node _T_357 = eq(_T_356, UInt<1>("h00")) @[ifu_bp_ctl.scala 354:36] + node _T_358 = and(_T_355, _T_357) @[ifu_bp_ctl.scala 354:34] + node _T_359 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 354:68] + node _T_360 = eq(_T_359, UInt<1>("h00")) @[ifu_bp_ctl.scala 354:58] + node _T_361 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 354:87] + node _T_362 = and(_T_360, _T_361) @[ifu_bp_ctl.scala 354:72] + node _T_363 = or(_T_358, _T_362) @[ifu_bp_ctl.scala 354:55] + node _T_364 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 355:30] + node _T_365 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 355:49] + node _T_366 = and(_T_364, _T_365) @[ifu_bp_ctl.scala 355:34] + node _T_367 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 355:67] + node _T_368 = eq(_T_367, UInt<1>("h00")) @[ifu_bp_ctl.scala 355:57] + node _T_369 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 355:87] + node _T_370 = eq(_T_369, UInt<1>("h00")) @[ifu_bp_ctl.scala 355:73] + node _T_371 = and(_T_368, _T_370) @[ifu_bp_ctl.scala 355:71] + node _T_372 = or(_T_366, _T_371) @[ifu_bp_ctl.scala 355:54] + node bloc_f = cat(_T_363, _T_372) @[Cat.scala 29:58] + node _T_373 = bits(bht_dir_f, 0, 0) @[ifu_bp_ctl.scala 357:31] + node _T_374 = eq(_T_373, UInt<1>("h00")) @[ifu_bp_ctl.scala 357:21] + node _T_375 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 357:56] + node _T_376 = and(_T_374, _T_375) @[ifu_bp_ctl.scala 357:35] + node _T_377 = eq(btb_rd_pc4_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 357:62] + node use_fa_plus = and(_T_376, _T_377) @[ifu_bp_ctl.scala 357:60] + node _T_378 = bits(fetch_start_f, 0, 0) @[ifu_bp_ctl.scala 359:40] + node _T_379 = bits(btb_sel_f, 0, 0) @[ifu_bp_ctl.scala 359:55] + node _T_380 = and(_T_378, _T_379) @[ifu_bp_ctl.scala 359:44] + node btb_fg_crossing_f = and(_T_380, btb_rd_pc4_f) @[ifu_bp_ctl.scala 359:59] + node _T_381 = bits(bloc_f, 1, 1) @[ifu_bp_ctl.scala 360:40] + node bp_total_branch_offset_f = xor(_T_381, btb_rd_pc4_f) @[ifu_bp_ctl.scala 360:43] + node _T_382 = bits(io.ifc_fetch_addr_f, 30, 1) @[ifu_bp_ctl.scala 361:64] + node _T_383 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 361:119] + node _T_384 = and(io.ifc_fetch_req_f, _T_383) @[ifu_bp_ctl.scala 361:117] + node _T_385 = and(_T_384, io.ic_hit_f) @[ifu_bp_ctl.scala 361:142] + node _T_386 = bits(_T_385, 0, 0) @[ifu_bp_ctl.scala 361:157] + wire _T_387 : UInt<30> @[lib.scala 570:35] + _T_387 <= UInt<1>("h00") @[lib.scala 570:35] + reg ifc_fetch_adder_prior : UInt, clock with : (reset => (reset, _T_387)) @[Reg.scala 27:20] + when _T_386 : @[Reg.scala 28:19] + ifc_fetch_adder_prior <= _T_382 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - io.ifu_bp_poffset_f <= btb_rd_tgt_f @[ifu_bp_ctl.scala 361:23] - node _T_386 = bits(use_fa_plus, 0, 0) @[ifu_bp_ctl.scala 363:45] - node _T_387 = bits(btb_fg_crossing_f, 0, 0) @[ifu_bp_ctl.scala 364:51] - node _T_388 = eq(btb_fg_crossing_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 365:32] - node _T_389 = eq(use_fa_plus, UInt<1>("h00")) @[ifu_bp_ctl.scala 365:53] - node _T_390 = and(_T_388, _T_389) @[ifu_bp_ctl.scala 365:51] - node _T_391 = bits(_T_390, 0, 0) @[ifu_bp_ctl.scala 365:67] - node _T_392 = bits(io.ifc_fetch_addr_f, 30, 1) @[ifu_bp_ctl.scala 365:95] - node _T_393 = mux(_T_386, fetch_addr_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_394 = mux(_T_387, ifc_fetch_adder_prior, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_395 = mux(_T_391, _T_392, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_396 = or(_T_393, _T_394) @[Mux.scala 27:72] - node _T_397 = or(_T_396, _T_395) @[Mux.scala 27:72] + io.ifu_bp_poffset_f <= btb_rd_tgt_f @[ifu_bp_ctl.scala 363:23] + node _T_388 = bits(use_fa_plus, 0, 0) @[ifu_bp_ctl.scala 365:45] + node _T_389 = bits(btb_fg_crossing_f, 0, 0) @[ifu_bp_ctl.scala 366:51] + node _T_390 = eq(btb_fg_crossing_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 367:32] + node _T_391 = eq(use_fa_plus, UInt<1>("h00")) @[ifu_bp_ctl.scala 367:53] + node _T_392 = and(_T_390, _T_391) @[ifu_bp_ctl.scala 367:51] + node _T_393 = bits(_T_392, 0, 0) @[ifu_bp_ctl.scala 367:67] + node _T_394 = bits(io.ifc_fetch_addr_f, 30, 1) @[ifu_bp_ctl.scala 367:95] + node _T_395 = mux(_T_388, fetch_addr_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_396 = mux(_T_389, ifc_fetch_adder_prior, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_397 = mux(_T_393, _T_394, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_398 = or(_T_395, _T_396) @[Mux.scala 27:72] + node _T_399 = or(_T_398, _T_397) @[Mux.scala 27:72] wire adder_pc_in_f : UInt @[Mux.scala 27:72] - adder_pc_in_f <= _T_397 @[Mux.scala 27:72] - node _T_398 = bits(adder_pc_in_f, 29, 0) @[ifu_bp_ctl.scala 368:58] - node _T_399 = cat(_T_398, bp_total_branch_offset_f) @[Cat.scala 29:58] - node _T_400 = cat(_T_399, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_401 = cat(btb_rd_tgt_f, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_402 = bits(_T_400, 12, 1) @[lib.scala 68:24] - node _T_403 = bits(_T_401, 12, 1) @[lib.scala 68:40] - node _T_404 = add(_T_402, _T_403) @[lib.scala 68:31] - node _T_405 = bits(_T_400, 31, 13) @[lib.scala 69:20] - node _T_406 = add(_T_405, UInt<1>("h01")) @[lib.scala 69:27] - node _T_407 = tail(_T_406, 1) @[lib.scala 69:27] - node _T_408 = bits(_T_400, 31, 13) @[lib.scala 70:20] - node _T_409 = sub(_T_408, UInt<1>("h01")) @[lib.scala 70:27] - node _T_410 = tail(_T_409, 1) @[lib.scala 70:27] - node _T_411 = bits(_T_401, 12, 12) @[lib.scala 71:22] - node _T_412 = bits(_T_404, 12, 12) @[lib.scala 72:39] - node _T_413 = eq(_T_412, UInt<1>("h00")) @[lib.scala 72:28] - node _T_414 = xor(_T_411, _T_413) @[lib.scala 72:26] - node _T_415 = bits(_T_414, 0, 0) @[lib.scala 72:64] - node _T_416 = bits(_T_400, 31, 13) @[lib.scala 72:76] - node _T_417 = eq(_T_411, UInt<1>("h00")) @[lib.scala 73:20] - node _T_418 = bits(_T_404, 12, 12) @[lib.scala 73:39] - node _T_419 = and(_T_417, _T_418) @[lib.scala 73:26] - node _T_420 = bits(_T_419, 0, 0) @[lib.scala 73:64] - node _T_421 = bits(_T_404, 12, 12) @[lib.scala 74:39] - node _T_422 = eq(_T_421, UInt<1>("h00")) @[lib.scala 74:28] - node _T_423 = and(_T_411, _T_422) @[lib.scala 74:26] - node _T_424 = bits(_T_423, 0, 0) @[lib.scala 74:64] - node _T_425 = mux(_T_415, _T_416, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_426 = mux(_T_420, _T_407, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_427 = mux(_T_424, _T_410, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_428 = or(_T_425, _T_426) @[Mux.scala 27:72] - node _T_429 = or(_T_428, _T_427) @[Mux.scala 27:72] - wire _T_430 : UInt<19> @[Mux.scala 27:72] - _T_430 <= _T_429 @[Mux.scala 27:72] - node _T_431 = bits(_T_404, 11, 0) @[lib.scala 74:94] - node _T_432 = cat(_T_430, _T_431) @[Cat.scala 29:58] - node bp_btb_target_adder_f = cat(_T_432, UInt<1>("h00")) @[Cat.scala 29:58] - wire rets_out : UInt<32>[8] @[ifu_bp_ctl.scala 370:22] - rets_out[0] <= UInt<1>("h00") @[ifu_bp_ctl.scala 371:12] - rets_out[1] <= UInt<1>("h00") @[ifu_bp_ctl.scala 371:12] - rets_out[2] <= UInt<1>("h00") @[ifu_bp_ctl.scala 371:12] - rets_out[3] <= UInt<1>("h00") @[ifu_bp_ctl.scala 371:12] - rets_out[4] <= UInt<1>("h00") @[ifu_bp_ctl.scala 371:12] - rets_out[5] <= UInt<1>("h00") @[ifu_bp_ctl.scala 371:12] - rets_out[6] <= UInt<1>("h00") @[ifu_bp_ctl.scala 371:12] - rets_out[7] <= UInt<1>("h00") @[ifu_bp_ctl.scala 371:12] - node _T_433 = eq(btb_rd_call_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 373:55] - node _T_434 = and(btb_rd_ret_f, _T_433) @[ifu_bp_ctl.scala 373:53] - node _T_435 = bits(rets_out[0], 0, 0) @[ifu_bp_ctl.scala 373:83] - node _T_436 = and(_T_434, _T_435) @[ifu_bp_ctl.scala 373:70] - node _T_437 = and(_T_436, io.ifu_bp_hit_taken_f) @[ifu_bp_ctl.scala 373:87] - node _T_438 = bits(_T_437, 0, 0) @[Bitwise.scala 72:15] - node _T_439 = mux(_T_438, UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] - node _T_440 = bits(rets_out[0], 31, 1) @[ifu_bp_ctl.scala 373:126] - node _T_441 = and(_T_439, _T_440) @[ifu_bp_ctl.scala 373:113] - node _T_442 = eq(btb_rd_ret_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 374:15] - node _T_443 = eq(btb_rd_call_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 374:31] - node _T_444 = and(_T_442, _T_443) @[ifu_bp_ctl.scala 374:29] - node _T_445 = bits(rets_out[0], 0, 0) @[ifu_bp_ctl.scala 374:59] - node _T_446 = and(_T_444, _T_445) @[ifu_bp_ctl.scala 374:46] - node _T_447 = and(_T_446, io.ifu_bp_hit_taken_f) @[ifu_bp_ctl.scala 374:63] - node _T_448 = bits(_T_447, 0, 0) @[Bitwise.scala 72:15] - node _T_449 = mux(_T_448, UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] - node _T_450 = bits(bp_btb_target_adder_f, 31, 1) @[ifu_bp_ctl.scala 374:112] - node _T_451 = and(_T_449, _T_450) @[ifu_bp_ctl.scala 374:89] - node _T_452 = or(_T_441, _T_451) @[ifu_bp_ctl.scala 373:134] - io.ifu_bp_btb_target_f <= _T_452 @[ifu_bp_ctl.scala 373:26] - node _T_453 = bits(adder_pc_in_f, 29, 0) @[ifu_bp_ctl.scala 377:56] - node _T_454 = cat(_T_453, bp_total_branch_offset_f) @[Cat.scala 29:58] - node _T_455 = cat(_T_454, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_456 = mux(UInt<1>("h00"), UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12] - node _T_457 = not(btb_rd_pc4_f) @[ifu_bp_ctl.scala 377:113] - node _T_458 = cat(_T_456, _T_457) @[Cat.scala 29:58] - node _T_459 = cat(_T_458, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_460 = bits(_T_455, 12, 1) @[lib.scala 68:24] - node _T_461 = bits(_T_459, 12, 1) @[lib.scala 68:40] - node _T_462 = add(_T_460, _T_461) @[lib.scala 68:31] - node _T_463 = bits(_T_455, 31, 13) @[lib.scala 69:20] - node _T_464 = add(_T_463, UInt<1>("h01")) @[lib.scala 69:27] - node _T_465 = tail(_T_464, 1) @[lib.scala 69:27] - node _T_466 = bits(_T_455, 31, 13) @[lib.scala 70:20] - node _T_467 = sub(_T_466, UInt<1>("h01")) @[lib.scala 70:27] - node _T_468 = tail(_T_467, 1) @[lib.scala 70:27] - node _T_469 = bits(_T_459, 12, 12) @[lib.scala 71:22] - node _T_470 = bits(_T_462, 12, 12) @[lib.scala 72:39] - node _T_471 = eq(_T_470, UInt<1>("h00")) @[lib.scala 72:28] - node _T_472 = xor(_T_469, _T_471) @[lib.scala 72:26] - node _T_473 = bits(_T_472, 0, 0) @[lib.scala 72:64] - node _T_474 = bits(_T_455, 31, 13) @[lib.scala 72:76] - node _T_475 = eq(_T_469, UInt<1>("h00")) @[lib.scala 73:20] - node _T_476 = bits(_T_462, 12, 12) @[lib.scala 73:39] - node _T_477 = and(_T_475, _T_476) @[lib.scala 73:26] - node _T_478 = bits(_T_477, 0, 0) @[lib.scala 73:64] - node _T_479 = bits(_T_462, 12, 12) @[lib.scala 74:39] - node _T_480 = eq(_T_479, UInt<1>("h00")) @[lib.scala 74:28] - node _T_481 = and(_T_469, _T_480) @[lib.scala 74:26] - node _T_482 = bits(_T_481, 0, 0) @[lib.scala 74:64] - node _T_483 = mux(_T_473, _T_474, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_484 = mux(_T_478, _T_465, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_485 = mux(_T_482, _T_468, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_486 = or(_T_483, _T_484) @[Mux.scala 27:72] - node _T_487 = or(_T_486, _T_485) @[Mux.scala 27:72] - wire _T_488 : UInt<19> @[Mux.scala 27:72] - _T_488 <= _T_487 @[Mux.scala 27:72] - node _T_489 = bits(_T_462, 11, 0) @[lib.scala 74:94] - node _T_490 = cat(_T_488, _T_489) @[Cat.scala 29:58] - node bp_rs_call_target_f = cat(_T_490, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_491 = eq(btb_rd_ret_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 379:33] - node _T_492 = and(btb_rd_call_f, _T_491) @[ifu_bp_ctl.scala 379:31] - node rs_push = and(_T_492, io.ifu_bp_hit_taken_f) @[ifu_bp_ctl.scala 379:47] - node _T_493 = eq(btb_rd_call_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 380:31] - node _T_494 = and(btb_rd_ret_f, _T_493) @[ifu_bp_ctl.scala 380:29] - node rs_pop = and(_T_494, io.ifu_bp_hit_taken_f) @[ifu_bp_ctl.scala 380:46] - node _T_495 = eq(rs_push, UInt<1>("h00")) @[ifu_bp_ctl.scala 381:17] - node _T_496 = eq(rs_pop, UInt<1>("h00")) @[ifu_bp_ctl.scala 381:28] - node rs_hold = and(_T_495, _T_496) @[ifu_bp_ctl.scala 381:26] - node rsenable_0 = eq(rs_hold, UInt<1>("h00")) @[ifu_bp_ctl.scala 383:60] - node rsenable_1 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 383:119] - node rsenable_2 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 383:119] - node rsenable_3 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 383:119] - node rsenable_4 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 383:119] - node rsenable_5 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 383:119] - node rsenable_6 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 383:119] - node _T_497 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 386:23] - node _T_498 = bits(bp_rs_call_target_f, 31, 1) @[ifu_bp_ctl.scala 386:56] - node _T_499 = cat(_T_498, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_500 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 387:22] - node _T_501 = mux(_T_497, _T_499, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_502 = mux(_T_500, rets_out[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_503 = or(_T_501, _T_502) @[Mux.scala 27:72] + adder_pc_in_f <= _T_399 @[Mux.scala 27:72] + node _T_400 = bits(adder_pc_in_f, 29, 0) @[ifu_bp_ctl.scala 370:58] + node _T_401 = cat(_T_400, bp_total_branch_offset_f) @[Cat.scala 29:58] + node _T_402 = cat(_T_401, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_403 = cat(btb_rd_tgt_f, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_404 = bits(_T_402, 12, 1) @[lib.scala 68:24] + node _T_405 = bits(_T_403, 12, 1) @[lib.scala 68:40] + node _T_406 = add(_T_404, _T_405) @[lib.scala 68:31] + node _T_407 = bits(_T_402, 31, 13) @[lib.scala 69:20] + node _T_408 = add(_T_407, UInt<1>("h01")) @[lib.scala 69:27] + node _T_409 = tail(_T_408, 1) @[lib.scala 69:27] + node _T_410 = bits(_T_402, 31, 13) @[lib.scala 70:20] + node _T_411 = sub(_T_410, UInt<1>("h01")) @[lib.scala 70:27] + node _T_412 = tail(_T_411, 1) @[lib.scala 70:27] + node _T_413 = bits(_T_403, 12, 12) @[lib.scala 71:22] + node _T_414 = bits(_T_406, 12, 12) @[lib.scala 72:39] + node _T_415 = eq(_T_414, UInt<1>("h00")) @[lib.scala 72:28] + node _T_416 = xor(_T_413, _T_415) @[lib.scala 72:26] + node _T_417 = bits(_T_416, 0, 0) @[lib.scala 72:64] + node _T_418 = bits(_T_402, 31, 13) @[lib.scala 72:76] + node _T_419 = eq(_T_413, UInt<1>("h00")) @[lib.scala 73:20] + node _T_420 = bits(_T_406, 12, 12) @[lib.scala 73:39] + node _T_421 = and(_T_419, _T_420) @[lib.scala 73:26] + node _T_422 = bits(_T_421, 0, 0) @[lib.scala 73:64] + node _T_423 = bits(_T_406, 12, 12) @[lib.scala 74:39] + node _T_424 = eq(_T_423, UInt<1>("h00")) @[lib.scala 74:28] + node _T_425 = and(_T_413, _T_424) @[lib.scala 74:26] + node _T_426 = bits(_T_425, 0, 0) @[lib.scala 74:64] + node _T_427 = mux(_T_417, _T_418, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_428 = mux(_T_422, _T_409, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_429 = mux(_T_426, _T_412, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_430 = or(_T_427, _T_428) @[Mux.scala 27:72] + node _T_431 = or(_T_430, _T_429) @[Mux.scala 27:72] + wire _T_432 : UInt<19> @[Mux.scala 27:72] + _T_432 <= _T_431 @[Mux.scala 27:72] + node _T_433 = bits(_T_406, 11, 0) @[lib.scala 74:94] + node _T_434 = cat(_T_432, _T_433) @[Cat.scala 29:58] + node bp_btb_target_adder_f = cat(_T_434, UInt<1>("h00")) @[Cat.scala 29:58] + wire rets_out : UInt<32>[8] @[ifu_bp_ctl.scala 372:22] + rets_out[0] <= UInt<1>("h00") @[ifu_bp_ctl.scala 373:12] + rets_out[1] <= UInt<1>("h00") @[ifu_bp_ctl.scala 373:12] + rets_out[2] <= UInt<1>("h00") @[ifu_bp_ctl.scala 373:12] + rets_out[3] <= UInt<1>("h00") @[ifu_bp_ctl.scala 373:12] + rets_out[4] <= UInt<1>("h00") @[ifu_bp_ctl.scala 373:12] + rets_out[5] <= UInt<1>("h00") @[ifu_bp_ctl.scala 373:12] + rets_out[6] <= UInt<1>("h00") @[ifu_bp_ctl.scala 373:12] + rets_out[7] <= UInt<1>("h00") @[ifu_bp_ctl.scala 373:12] + node _T_435 = eq(btb_rd_call_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 375:55] + node _T_436 = and(btb_rd_ret_f, _T_435) @[ifu_bp_ctl.scala 375:53] + node _T_437 = bits(rets_out[0], 0, 0) @[ifu_bp_ctl.scala 375:83] + node _T_438 = and(_T_436, _T_437) @[ifu_bp_ctl.scala 375:70] + node _T_439 = and(_T_438, io.ifu_bp_hit_taken_f) @[ifu_bp_ctl.scala 375:87] + node _T_440 = bits(_T_439, 0, 0) @[Bitwise.scala 72:15] + node _T_441 = mux(_T_440, UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] + node _T_442 = bits(rets_out[0], 31, 1) @[ifu_bp_ctl.scala 375:126] + node _T_443 = and(_T_441, _T_442) @[ifu_bp_ctl.scala 375:113] + node _T_444 = eq(btb_rd_ret_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 376:15] + node _T_445 = eq(btb_rd_call_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 376:31] + node _T_446 = and(_T_444, _T_445) @[ifu_bp_ctl.scala 376:29] + node _T_447 = bits(rets_out[0], 0, 0) @[ifu_bp_ctl.scala 376:59] + node _T_448 = and(_T_446, _T_447) @[ifu_bp_ctl.scala 376:46] + node _T_449 = and(_T_448, io.ifu_bp_hit_taken_f) @[ifu_bp_ctl.scala 376:63] + node _T_450 = bits(_T_449, 0, 0) @[Bitwise.scala 72:15] + node _T_451 = mux(_T_450, UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] + node _T_452 = bits(bp_btb_target_adder_f, 31, 1) @[ifu_bp_ctl.scala 376:112] + node _T_453 = and(_T_451, _T_452) @[ifu_bp_ctl.scala 376:89] + node _T_454 = or(_T_443, _T_453) @[ifu_bp_ctl.scala 375:134] + io.ifu_bp_btb_target_f <= _T_454 @[ifu_bp_ctl.scala 375:26] + node _T_455 = bits(adder_pc_in_f, 29, 0) @[ifu_bp_ctl.scala 379:56] + node _T_456 = cat(_T_455, bp_total_branch_offset_f) @[Cat.scala 29:58] + node _T_457 = cat(_T_456, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_458 = mux(UInt<1>("h00"), UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12] + node _T_459 = not(btb_rd_pc4_f) @[ifu_bp_ctl.scala 379:113] + node _T_460 = cat(_T_458, _T_459) @[Cat.scala 29:58] + node _T_461 = cat(_T_460, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_462 = bits(_T_457, 12, 1) @[lib.scala 68:24] + node _T_463 = bits(_T_461, 12, 1) @[lib.scala 68:40] + node _T_464 = add(_T_462, _T_463) @[lib.scala 68:31] + node _T_465 = bits(_T_457, 31, 13) @[lib.scala 69:20] + node _T_466 = add(_T_465, UInt<1>("h01")) @[lib.scala 69:27] + node _T_467 = tail(_T_466, 1) @[lib.scala 69:27] + node _T_468 = bits(_T_457, 31, 13) @[lib.scala 70:20] + node _T_469 = sub(_T_468, UInt<1>("h01")) @[lib.scala 70:27] + node _T_470 = tail(_T_469, 1) @[lib.scala 70:27] + node _T_471 = bits(_T_461, 12, 12) @[lib.scala 71:22] + node _T_472 = bits(_T_464, 12, 12) @[lib.scala 72:39] + node _T_473 = eq(_T_472, UInt<1>("h00")) @[lib.scala 72:28] + node _T_474 = xor(_T_471, _T_473) @[lib.scala 72:26] + node _T_475 = bits(_T_474, 0, 0) @[lib.scala 72:64] + node _T_476 = bits(_T_457, 31, 13) @[lib.scala 72:76] + node _T_477 = eq(_T_471, UInt<1>("h00")) @[lib.scala 73:20] + node _T_478 = bits(_T_464, 12, 12) @[lib.scala 73:39] + node _T_479 = and(_T_477, _T_478) @[lib.scala 73:26] + node _T_480 = bits(_T_479, 0, 0) @[lib.scala 73:64] + node _T_481 = bits(_T_464, 12, 12) @[lib.scala 74:39] + node _T_482 = eq(_T_481, UInt<1>("h00")) @[lib.scala 74:28] + node _T_483 = and(_T_471, _T_482) @[lib.scala 74:26] + node _T_484 = bits(_T_483, 0, 0) @[lib.scala 74:64] + node _T_485 = mux(_T_475, _T_476, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_486 = mux(_T_480, _T_467, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_487 = mux(_T_484, _T_470, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_488 = or(_T_485, _T_486) @[Mux.scala 27:72] + node _T_489 = or(_T_488, _T_487) @[Mux.scala 27:72] + wire _T_490 : UInt<19> @[Mux.scala 27:72] + _T_490 <= _T_489 @[Mux.scala 27:72] + node _T_491 = bits(_T_464, 11, 0) @[lib.scala 74:94] + node _T_492 = cat(_T_490, _T_491) @[Cat.scala 29:58] + node bp_rs_call_target_f = cat(_T_492, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_493 = eq(btb_rd_ret_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 381:33] + node _T_494 = and(btb_rd_call_f, _T_493) @[ifu_bp_ctl.scala 381:31] + node rs_push = and(_T_494, io.ifu_bp_hit_taken_f) @[ifu_bp_ctl.scala 381:47] + node _T_495 = eq(btb_rd_call_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 382:31] + node _T_496 = and(btb_rd_ret_f, _T_495) @[ifu_bp_ctl.scala 382:29] + node rs_pop = and(_T_496, io.ifu_bp_hit_taken_f) @[ifu_bp_ctl.scala 382:46] + node _T_497 = eq(rs_push, UInt<1>("h00")) @[ifu_bp_ctl.scala 383:17] + node _T_498 = eq(rs_pop, UInt<1>("h00")) @[ifu_bp_ctl.scala 383:28] + node rs_hold = and(_T_497, _T_498) @[ifu_bp_ctl.scala 383:26] + node rsenable_0 = eq(rs_hold, UInt<1>("h00")) @[ifu_bp_ctl.scala 385:60] + node rsenable_1 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 385:119] + node rsenable_2 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 385:119] + node rsenable_3 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 385:119] + node rsenable_4 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 385:119] + node rsenable_5 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 385:119] + node rsenable_6 = or(rs_push, rs_pop) @[ifu_bp_ctl.scala 385:119] + node _T_499 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 388:23] + node _T_500 = bits(bp_rs_call_target_f, 31, 1) @[ifu_bp_ctl.scala 388:56] + node _T_501 = cat(_T_500, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_502 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 389:22] + node _T_503 = mux(_T_499, _T_501, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_504 = mux(_T_502, rets_out[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_505 = or(_T_503, _T_504) @[Mux.scala 27:72] wire rets_in_0 : UInt<32> @[Mux.scala 27:72] - rets_in_0 <= _T_503 @[Mux.scala 27:72] - node _T_504 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 389:28] - node _T_505 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 390:27] - node _T_506 = mux(_T_504, rets_out[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_507 = mux(_T_505, rets_out[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_508 = or(_T_506, _T_507) @[Mux.scala 27:72] + rets_in_0 <= _T_505 @[Mux.scala 27:72] + node _T_506 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 391:28] + node _T_507 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 392:27] + node _T_508 = mux(_T_506, rets_out[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_509 = mux(_T_507, rets_out[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_510 = or(_T_508, _T_509) @[Mux.scala 27:72] wire rets_in_1 : UInt<32> @[Mux.scala 27:72] - rets_in_1 <= _T_508 @[Mux.scala 27:72] - node _T_509 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 389:28] - node _T_510 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 390:27] - node _T_511 = mux(_T_509, rets_out[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_512 = mux(_T_510, rets_out[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_513 = or(_T_511, _T_512) @[Mux.scala 27:72] + rets_in_1 <= _T_510 @[Mux.scala 27:72] + node _T_511 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 391:28] + node _T_512 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 392:27] + node _T_513 = mux(_T_511, rets_out[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_514 = mux(_T_512, rets_out[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_515 = or(_T_513, _T_514) @[Mux.scala 27:72] wire rets_in_2 : UInt<32> @[Mux.scala 27:72] - rets_in_2 <= _T_513 @[Mux.scala 27:72] - node _T_514 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 389:28] - node _T_515 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 390:27] - node _T_516 = mux(_T_514, rets_out[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_517 = mux(_T_515, rets_out[4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_518 = or(_T_516, _T_517) @[Mux.scala 27:72] + rets_in_2 <= _T_515 @[Mux.scala 27:72] + node _T_516 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 391:28] + node _T_517 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 392:27] + node _T_518 = mux(_T_516, rets_out[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_519 = mux(_T_517, rets_out[4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_520 = or(_T_518, _T_519) @[Mux.scala 27:72] wire rets_in_3 : UInt<32> @[Mux.scala 27:72] - rets_in_3 <= _T_518 @[Mux.scala 27:72] - node _T_519 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 389:28] - node _T_520 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 390:27] - node _T_521 = mux(_T_519, rets_out[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_522 = mux(_T_520, rets_out[5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_523 = or(_T_521, _T_522) @[Mux.scala 27:72] + rets_in_3 <= _T_520 @[Mux.scala 27:72] + node _T_521 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 391:28] + node _T_522 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 392:27] + node _T_523 = mux(_T_521, rets_out[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_524 = mux(_T_522, rets_out[5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_525 = or(_T_523, _T_524) @[Mux.scala 27:72] wire rets_in_4 : UInt<32> @[Mux.scala 27:72] - rets_in_4 <= _T_523 @[Mux.scala 27:72] - node _T_524 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 389:28] - node _T_525 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 390:27] - node _T_526 = mux(_T_524, rets_out[4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_527 = mux(_T_525, rets_out[6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_528 = or(_T_526, _T_527) @[Mux.scala 27:72] + rets_in_4 <= _T_525 @[Mux.scala 27:72] + node _T_526 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 391:28] + node _T_527 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 392:27] + node _T_528 = mux(_T_526, rets_out[4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_529 = mux(_T_527, rets_out[6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_530 = or(_T_528, _T_529) @[Mux.scala 27:72] wire rets_in_5 : UInt<32> @[Mux.scala 27:72] - rets_in_5 <= _T_528 @[Mux.scala 27:72] - node _T_529 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 389:28] - node _T_530 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 390:27] - node _T_531 = mux(_T_529, rets_out[5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_532 = mux(_T_530, rets_out[7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_533 = or(_T_531, _T_532) @[Mux.scala 27:72] + rets_in_5 <= _T_530 @[Mux.scala 27:72] + node _T_531 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 391:28] + node _T_532 = bits(rs_pop, 0, 0) @[ifu_bp_ctl.scala 392:27] + node _T_533 = mux(_T_531, rets_out[5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_534 = mux(_T_532, rets_out[7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_535 = or(_T_533, _T_534) @[Mux.scala 27:72] wire rets_in_6 : UInt<32> @[Mux.scala 27:72] - rets_in_6 <= _T_533 @[Mux.scala 27:72] - node _T_534 = bits(rsenable_0, 0, 0) @[ifu_bp_ctl.scala 393:78] + rets_in_6 <= _T_535 @[Mux.scala 27:72] + node _T_536 = bits(rsenable_0, 0, 0) @[ifu_bp_ctl.scala 395:78] inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 399:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset rvclkhdr_1.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_1.io.en <= _T_534 @[lib.scala 402:17] + rvclkhdr_1.io.en <= _T_536 @[lib.scala 402:17] rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] - reg _T_535 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_534 : @[Reg.scala 28:19] - _T_535 <= rets_in_0 @[Reg.scala 28:23] + reg _T_537 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_536 : @[Reg.scala 28:19] + _T_537 <= rets_in_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_536 = bits(rsenable_1, 0, 0) @[ifu_bp_ctl.scala 393:78] + node _T_538 = bits(rsenable_1, 0, 0) @[ifu_bp_ctl.scala 395:78] inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 399:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset rvclkhdr_2.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_2.io.en <= _T_536 @[lib.scala 402:17] + rvclkhdr_2.io.en <= _T_538 @[lib.scala 402:17] rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] - reg _T_537 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_536 : @[Reg.scala 28:19] - _T_537 <= rets_in_1 @[Reg.scala 28:23] + reg _T_539 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_538 : @[Reg.scala 28:19] + _T_539 <= rets_in_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_538 = bits(rsenable_2, 0, 0) @[ifu_bp_ctl.scala 393:78] + node _T_540 = bits(rsenable_2, 0, 0) @[ifu_bp_ctl.scala 395:78] inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 399:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_3.io.en <= _T_538 @[lib.scala 402:17] + rvclkhdr_3.io.en <= _T_540 @[lib.scala 402:17] rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] - reg _T_539 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_538 : @[Reg.scala 28:19] - _T_539 <= rets_in_2 @[Reg.scala 28:23] + reg _T_541 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_540 : @[Reg.scala 28:19] + _T_541 <= rets_in_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_540 = bits(rsenable_3, 0, 0) @[ifu_bp_ctl.scala 393:78] + node _T_542 = bits(rsenable_3, 0, 0) @[ifu_bp_ctl.scala 395:78] inst rvclkhdr_4 of rvclkhdr_4 @[lib.scala 399:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset rvclkhdr_4.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_4.io.en <= _T_540 @[lib.scala 402:17] + rvclkhdr_4.io.en <= _T_542 @[lib.scala 402:17] rvclkhdr_4.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] - reg _T_541 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_540 : @[Reg.scala 28:19] - _T_541 <= rets_in_3 @[Reg.scala 28:23] + reg _T_543 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_542 : @[Reg.scala 28:19] + _T_543 <= rets_in_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_542 = bits(rsenable_4, 0, 0) @[ifu_bp_ctl.scala 393:78] + node _T_544 = bits(rsenable_4, 0, 0) @[ifu_bp_ctl.scala 395:78] inst rvclkhdr_5 of rvclkhdr_5 @[lib.scala 399:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset rvclkhdr_5.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_5.io.en <= _T_542 @[lib.scala 402:17] + rvclkhdr_5.io.en <= _T_544 @[lib.scala 402:17] rvclkhdr_5.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] - reg _T_543 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_542 : @[Reg.scala 28:19] - _T_543 <= rets_in_4 @[Reg.scala 28:23] + reg _T_545 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_544 : @[Reg.scala 28:19] + _T_545 <= rets_in_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_544 = bits(rsenable_5, 0, 0) @[ifu_bp_ctl.scala 393:78] + node _T_546 = bits(rsenable_5, 0, 0) @[ifu_bp_ctl.scala 395:78] inst rvclkhdr_6 of rvclkhdr_6 @[lib.scala 399:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset rvclkhdr_6.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_6.io.en <= _T_544 @[lib.scala 402:17] + rvclkhdr_6.io.en <= _T_546 @[lib.scala 402:17] rvclkhdr_6.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] - reg _T_545 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_544 : @[Reg.scala 28:19] - _T_545 <= rets_in_5 @[Reg.scala 28:23] + reg _T_547 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_546 : @[Reg.scala 28:19] + _T_547 <= rets_in_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_546 = bits(rsenable_6, 0, 0) @[ifu_bp_ctl.scala 393:78] + node _T_548 = bits(rsenable_6, 0, 0) @[ifu_bp_ctl.scala 395:78] inst rvclkhdr_7 of rvclkhdr_7 @[lib.scala 399:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset rvclkhdr_7.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_7.io.en <= _T_546 @[lib.scala 402:17] + rvclkhdr_7.io.en <= _T_548 @[lib.scala 402:17] rvclkhdr_7.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] - reg _T_547 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_546 : @[Reg.scala 28:19] - _T_547 <= rets_in_6 @[Reg.scala 28:23] + reg _T_549 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_548 : @[Reg.scala 28:19] + _T_549 <= rets_in_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_548 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 393:78] + node _T_550 = bits(rs_push, 0, 0) @[ifu_bp_ctl.scala 395:78] inst rvclkhdr_8 of rvclkhdr_8 @[lib.scala 399:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset rvclkhdr_8.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_8.io.en <= _T_548 @[lib.scala 402:17] + rvclkhdr_8.io.en <= _T_550 @[lib.scala 402:17] rvclkhdr_8.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] - reg _T_549 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_548 : @[Reg.scala 28:19] - _T_549 <= rets_out[6] @[Reg.scala 28:23] + reg _T_551 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_550 : @[Reg.scala 28:19] + _T_551 <= rets_out[6] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - rets_out[0] <= _T_535 @[ifu_bp_ctl.scala 393:12] - rets_out[1] <= _T_537 @[ifu_bp_ctl.scala 393:12] - rets_out[2] <= _T_539 @[ifu_bp_ctl.scala 393:12] - rets_out[3] <= _T_541 @[ifu_bp_ctl.scala 393:12] - rets_out[4] <= _T_543 @[ifu_bp_ctl.scala 393:12] - rets_out[5] <= _T_545 @[ifu_bp_ctl.scala 393:12] - rets_out[6] <= _T_547 @[ifu_bp_ctl.scala 393:12] - rets_out[7] <= _T_549 @[ifu_bp_ctl.scala 393:12] - node _T_550 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[ifu_bp_ctl.scala 395:35] - node btb_valid = and(exu_mp_valid, _T_550) @[ifu_bp_ctl.scala 395:32] - node _T_551 = or(io.exu_bp.exu_mp_pkt.bits.pcall, io.exu_bp.exu_mp_pkt.bits.pja) @[ifu_bp_ctl.scala 409:89] - node _T_552 = or(io.exu_bp.exu_mp_pkt.bits.pret, io.exu_bp.exu_mp_pkt.bits.pja) @[ifu_bp_ctl.scala 409:113] - node _T_553 = cat(_T_551, _T_552) @[Cat.scala 29:58] - node _T_554 = cat(_T_553, btb_valid) @[Cat.scala 29:58] - node _T_555 = cat(io.exu_bp.exu_mp_pkt.bits.pc4, io.exu_bp.exu_mp_pkt.bits.boffset) @[Cat.scala 29:58] - node _T_556 = cat(io.exu_bp.exu_mp_btag, io.exu_bp.exu_mp_pkt.bits.toffset) @[Cat.scala 29:58] - node _T_557 = cat(_T_556, _T_555) @[Cat.scala 29:58] - node btb_wr_data = cat(_T_557, _T_554) @[Cat.scala 29:58] - node _T_558 = and(exu_mp_valid, io.exu_bp.exu_mp_pkt.bits.ataken) @[ifu_bp_ctl.scala 410:41] - node _T_559 = eq(io.exu_bp.exu_mp_pkt.valid, UInt<1>("h00")) @[ifu_bp_ctl.scala 410:59] - node exu_mp_valid_write = and(_T_558, _T_559) @[ifu_bp_ctl.scala 410:57] - node middle_of_bank = xor(io.exu_bp.exu_mp_pkt.bits.pc4, io.exu_bp.exu_mp_pkt.bits.boffset) @[ifu_bp_ctl.scala 411:35] - node _T_560 = eq(io.exu_bp.exu_mp_pkt.bits.pcall, UInt<1>("h00")) @[ifu_bp_ctl.scala 414:43] - node _T_561 = and(exu_mp_valid, _T_560) @[ifu_bp_ctl.scala 414:41] - node _T_562 = eq(io.exu_bp.exu_mp_pkt.bits.pret, UInt<1>("h00")) @[ifu_bp_ctl.scala 414:58] - node _T_563 = and(_T_561, _T_562) @[ifu_bp_ctl.scala 414:56] - node _T_564 = eq(io.exu_bp.exu_mp_pkt.bits.pja, UInt<1>("h00")) @[ifu_bp_ctl.scala 414:72] - node _T_565 = and(_T_563, _T_564) @[ifu_bp_ctl.scala 414:70] - node _T_566 = bits(_T_565, 0, 0) @[Bitwise.scala 72:15] - node _T_567 = mux(_T_566, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_568 = not(middle_of_bank) @[ifu_bp_ctl.scala 414:106] - node _T_569 = cat(middle_of_bank, _T_568) @[Cat.scala 29:58] - node bht_wr_en0 = and(_T_567, _T_569) @[ifu_bp_ctl.scala 414:84] - node _T_570 = bits(io.dec_bp.dec_tlu_br0_r_pkt.valid, 0, 0) @[Bitwise.scala 72:15] - node _T_571 = mux(_T_570, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_572 = not(io.dec_bp.dec_tlu_br0_r_pkt.bits.middle) @[ifu_bp_ctl.scala 415:75] - node _T_573 = cat(io.dec_bp.dec_tlu_br0_r_pkt.bits.middle, _T_572) @[Cat.scala 29:58] - node bht_wr_en2 = and(_T_571, _T_573) @[ifu_bp_ctl.scala 415:46] - node _T_574 = cat(io.exu_bp.exu_mp_index, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_575 = bits(_T_574, 9, 2) @[lib.scala 56:16] - node _T_576 = bits(io.exu_bp.exu_mp_eghr, 7, 0) @[lib.scala 56:40] - node mp_hashed = xor(_T_575, _T_576) @[lib.scala 56:35] - node _T_577 = cat(io.exu_bp.exu_i0_br_index_r, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_578 = bits(_T_577, 9, 2) @[lib.scala 56:16] - node _T_579 = bits(io.exu_bp.exu_i0_br_fghr_r, 7, 0) @[lib.scala 56:40] - node br0_hashed_wb = xor(_T_578, _T_579) @[lib.scala 56:35] - node _T_580 = cat(btb_rd_addr_f, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_581 = bits(_T_580, 9, 2) @[lib.scala 56:16] - node _T_582 = bits(fghr, 7, 0) @[lib.scala 56:40] - node bht_rd_addr_hashed_f = xor(_T_581, _T_582) @[lib.scala 56:35] - node _T_583 = cat(btb_rd_addr_p1_f, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_584 = bits(_T_583, 9, 2) @[lib.scala 56:16] - node _T_585 = bits(fghr, 7, 0) @[lib.scala 56:40] - node bht_rd_addr_hashed_p1_f = xor(_T_584, _T_585) @[lib.scala 56:35] - node _T_586 = eq(io.exu_bp.exu_mp_pkt.bits.way, UInt<1>("h00")) @[ifu_bp_ctl.scala 434:26] - node _T_587 = and(_T_586, exu_mp_valid_write) @[ifu_bp_ctl.scala 434:39] - node _T_588 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[ifu_bp_ctl.scala 434:63] - node _T_589 = and(_T_587, _T_588) @[ifu_bp_ctl.scala 434:60] - node _T_590 = eq(dec_tlu_way_wb, UInt<1>("h00")) @[ifu_bp_ctl.scala 434:87] - node _T_591 = and(_T_590, dec_tlu_error_wb) @[ifu_bp_ctl.scala 434:104] - node btb_wr_en_way0 = or(_T_589, _T_591) @[ifu_bp_ctl.scala 434:83] - node _T_592 = and(io.exu_bp.exu_mp_pkt.bits.way, exu_mp_valid_write) @[ifu_bp_ctl.scala 435:36] - node _T_593 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[ifu_bp_ctl.scala 435:60] - node _T_594 = and(_T_592, _T_593) @[ifu_bp_ctl.scala 435:57] - node _T_595 = and(dec_tlu_way_wb, dec_tlu_error_wb) @[ifu_bp_ctl.scala 435:98] - node btb_wr_en_way1 = or(_T_594, _T_595) @[ifu_bp_ctl.scala 435:80] - node _T_596 = bits(dec_tlu_error_wb, 0, 0) @[ifu_bp_ctl.scala 438:42] - node btb_wr_addr = mux(_T_596, btb_error_addr_wb, io.exu_bp.exu_mp_index) @[ifu_bp_ctl.scala 438:24] - node _T_597 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 440:47] - node _T_598 = bits(_T_597, 0, 0) @[ifu_bp_ctl.scala 440:51] - node _T_599 = eq(_T_598, UInt<1>("h00")) @[ifu_bp_ctl.scala 440:27] - node _T_600 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 441:24] - node _T_601 = bits(_T_600, 0, 0) @[ifu_bp_ctl.scala 441:28] - node _T_602 = bits(wayhit_p1_f, 0, 0) @[ifu_bp_ctl.scala 441:51] - node _T_603 = bits(wayhit_f, 1, 1) @[ifu_bp_ctl.scala 441:64] - node _T_604 = cat(_T_602, _T_603) @[Cat.scala 29:58] - node _T_605 = mux(_T_599, wayhit_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_606 = mux(_T_601, _T_604, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_607 = or(_T_605, _T_606) @[Mux.scala 27:72] - wire _T_608 : UInt<2> @[Mux.scala 27:72] - _T_608 <= _T_607 @[Mux.scala 27:72] - node _T_609 = cat(eoc_mask, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_610 = and(_T_608, _T_609) @[ifu_bp_ctl.scala 441:71] - vwayhit_f <= _T_610 @[ifu_bp_ctl.scala 440:14] - node _T_611 = eq(btb_wr_addr, UInt<1>("h00")) @[ifu_bp_ctl.scala 445:98] - node _T_612 = and(_T_611, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_613 = bits(_T_612, 0, 0) @[ifu_bp_ctl.scala 445:125] + rets_out[0] <= _T_537 @[ifu_bp_ctl.scala 395:12] + rets_out[1] <= _T_539 @[ifu_bp_ctl.scala 395:12] + rets_out[2] <= _T_541 @[ifu_bp_ctl.scala 395:12] + rets_out[3] <= _T_543 @[ifu_bp_ctl.scala 395:12] + rets_out[4] <= _T_545 @[ifu_bp_ctl.scala 395:12] + rets_out[5] <= _T_547 @[ifu_bp_ctl.scala 395:12] + rets_out[6] <= _T_549 @[ifu_bp_ctl.scala 395:12] + rets_out[7] <= _T_551 @[ifu_bp_ctl.scala 395:12] + node _T_552 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[ifu_bp_ctl.scala 397:35] + node btb_valid = and(exu_mp_valid, _T_552) @[ifu_bp_ctl.scala 397:32] + node _T_553 = or(io.exu_bp.exu_mp_pkt.bits.pcall, io.exu_bp.exu_mp_pkt.bits.pja) @[ifu_bp_ctl.scala 411:89] + node _T_554 = or(io.exu_bp.exu_mp_pkt.bits.pret, io.exu_bp.exu_mp_pkt.bits.pja) @[ifu_bp_ctl.scala 411:113] + node _T_555 = cat(_T_553, _T_554) @[Cat.scala 29:58] + node _T_556 = cat(_T_555, btb_valid) @[Cat.scala 29:58] + node _T_557 = cat(io.exu_bp.exu_mp_pkt.bits.pc4, io.exu_bp.exu_mp_pkt.bits.boffset) @[Cat.scala 29:58] + node _T_558 = cat(io.exu_bp.exu_mp_btag, io.exu_bp.exu_mp_pkt.bits.toffset) @[Cat.scala 29:58] + node _T_559 = cat(_T_558, _T_557) @[Cat.scala 29:58] + node btb_wr_data = cat(_T_559, _T_556) @[Cat.scala 29:58] + node _T_560 = and(exu_mp_valid, io.exu_bp.exu_mp_pkt.bits.ataken) @[ifu_bp_ctl.scala 412:41] + node _T_561 = eq(io.exu_bp.exu_mp_pkt.valid, UInt<1>("h00")) @[ifu_bp_ctl.scala 412:59] + node exu_mp_valid_write = and(_T_560, _T_561) @[ifu_bp_ctl.scala 412:57] + node middle_of_bank = xor(io.exu_bp.exu_mp_pkt.bits.pc4, io.exu_bp.exu_mp_pkt.bits.boffset) @[ifu_bp_ctl.scala 413:35] + node _T_562 = eq(io.exu_bp.exu_mp_pkt.bits.pcall, UInt<1>("h00")) @[ifu_bp_ctl.scala 416:43] + node _T_563 = and(exu_mp_valid, _T_562) @[ifu_bp_ctl.scala 416:41] + node _T_564 = eq(io.exu_bp.exu_mp_pkt.bits.pret, UInt<1>("h00")) @[ifu_bp_ctl.scala 416:58] + node _T_565 = and(_T_563, _T_564) @[ifu_bp_ctl.scala 416:56] + node _T_566 = eq(io.exu_bp.exu_mp_pkt.bits.pja, UInt<1>("h00")) @[ifu_bp_ctl.scala 416:72] + node _T_567 = and(_T_565, _T_566) @[ifu_bp_ctl.scala 416:70] + node _T_568 = bits(_T_567, 0, 0) @[Bitwise.scala 72:15] + node _T_569 = mux(_T_568, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_570 = not(middle_of_bank) @[ifu_bp_ctl.scala 416:106] + node _T_571 = cat(middle_of_bank, _T_570) @[Cat.scala 29:58] + node bht_wr_en0 = and(_T_569, _T_571) @[ifu_bp_ctl.scala 416:84] + node _T_572 = bits(io.dec_bp.dec_tlu_br0_r_pkt.valid, 0, 0) @[Bitwise.scala 72:15] + node _T_573 = mux(_T_572, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_574 = not(io.dec_bp.dec_tlu_br0_r_pkt.bits.middle) @[ifu_bp_ctl.scala 417:75] + node _T_575 = cat(io.dec_bp.dec_tlu_br0_r_pkt.bits.middle, _T_574) @[Cat.scala 29:58] + node bht_wr_en2 = and(_T_573, _T_575) @[ifu_bp_ctl.scala 417:46] + node _T_576 = cat(io.exu_bp.exu_mp_index, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_577 = bits(_T_576, 9, 2) @[lib.scala 56:16] + node _T_578 = bits(io.exu_bp.exu_mp_eghr, 7, 0) @[lib.scala 56:40] + node mp_hashed = xor(_T_577, _T_578) @[lib.scala 56:35] + node _T_579 = cat(io.exu_bp.exu_i0_br_index_r, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_580 = bits(_T_579, 9, 2) @[lib.scala 56:16] + node _T_581 = bits(io.exu_bp.exu_i0_br_fghr_r, 7, 0) @[lib.scala 56:40] + node br0_hashed_wb = xor(_T_580, _T_581) @[lib.scala 56:35] + node _T_582 = cat(btb_rd_addr_f, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_583 = bits(_T_582, 9, 2) @[lib.scala 56:16] + node _T_584 = bits(fghr, 7, 0) @[lib.scala 56:40] + node bht_rd_addr_hashed_f = xor(_T_583, _T_584) @[lib.scala 56:35] + node _T_585 = cat(btb_rd_addr_p1_f, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_586 = bits(_T_585, 9, 2) @[lib.scala 56:16] + node _T_587 = bits(fghr, 7, 0) @[lib.scala 56:40] + node bht_rd_addr_hashed_p1_f = xor(_T_586, _T_587) @[lib.scala 56:35] + node _T_588 = eq(io.exu_bp.exu_mp_pkt.bits.way, UInt<1>("h00")) @[ifu_bp_ctl.scala 436:26] + node _T_589 = and(_T_588, exu_mp_valid_write) @[ifu_bp_ctl.scala 436:39] + node _T_590 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[ifu_bp_ctl.scala 436:63] + node _T_591 = and(_T_589, _T_590) @[ifu_bp_ctl.scala 436:60] + node _T_592 = eq(dec_tlu_way_wb, UInt<1>("h00")) @[ifu_bp_ctl.scala 436:87] + node _T_593 = and(_T_592, dec_tlu_error_wb) @[ifu_bp_ctl.scala 436:104] + node btb_wr_en_way0 = or(_T_591, _T_593) @[ifu_bp_ctl.scala 436:83] + node _T_594 = and(io.exu_bp.exu_mp_pkt.bits.way, exu_mp_valid_write) @[ifu_bp_ctl.scala 437:36] + node _T_595 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[ifu_bp_ctl.scala 437:60] + node _T_596 = and(_T_594, _T_595) @[ifu_bp_ctl.scala 437:57] + node _T_597 = and(dec_tlu_way_wb, dec_tlu_error_wb) @[ifu_bp_ctl.scala 437:98] + node btb_wr_en_way1 = or(_T_596, _T_597) @[ifu_bp_ctl.scala 437:80] + node _T_598 = bits(dec_tlu_error_wb, 0, 0) @[ifu_bp_ctl.scala 440:42] + node btb_wr_addr = mux(_T_598, btb_error_addr_wb, io.exu_bp.exu_mp_index) @[ifu_bp_ctl.scala 440:24] + node _T_599 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 442:47] + node _T_600 = bits(_T_599, 0, 0) @[ifu_bp_ctl.scala 442:51] + node _T_601 = eq(_T_600, UInt<1>("h00")) @[ifu_bp_ctl.scala 442:27] + node _T_602 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_bp_ctl.scala 443:24] + node _T_603 = bits(_T_602, 0, 0) @[ifu_bp_ctl.scala 443:28] + node _T_604 = bits(wayhit_p1_f, 0, 0) @[ifu_bp_ctl.scala 443:51] + node _T_605 = bits(wayhit_f, 1, 1) @[ifu_bp_ctl.scala 443:64] + node _T_606 = cat(_T_604, _T_605) @[Cat.scala 29:58] + node _T_607 = mux(_T_601, wayhit_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_608 = mux(_T_603, _T_606, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_609 = or(_T_607, _T_608) @[Mux.scala 27:72] + wire _T_610 : UInt<2> @[Mux.scala 27:72] + _T_610 <= _T_609 @[Mux.scala 27:72] + node _T_611 = cat(eoc_mask, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_612 = and(_T_610, _T_611) @[ifu_bp_ctl.scala 443:71] + vwayhit_f <= _T_612 @[ifu_bp_ctl.scala 442:14] + node _T_613 = eq(btb_wr_addr, UInt<1>("h00")) @[ifu_bp_ctl.scala 444:98] + node _T_614 = and(_T_613, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_615 = bits(_T_614, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_9 of rvclkhdr_9 @[lib.scala 399:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset rvclkhdr_9.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_9.io.en <= _T_613 @[lib.scala 402:17] + rvclkhdr_9.io.en <= _T_615 @[lib.scala 402:17] rvclkhdr_9.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_0 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_613 : @[Reg.scala 28:19] + when _T_615 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_0 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_614 = eq(btb_wr_addr, UInt<1>("h01")) @[ifu_bp_ctl.scala 445:98] - node _T_615 = and(_T_614, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_616 = bits(_T_615, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_616 = eq(btb_wr_addr, UInt<1>("h01")) @[ifu_bp_ctl.scala 444:98] + node _T_617 = and(_T_616, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_618 = bits(_T_617, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_10 of rvclkhdr_10 @[lib.scala 399:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset rvclkhdr_10.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_10.io.en <= _T_616 @[lib.scala 402:17] + rvclkhdr_10.io.en <= _T_618 @[lib.scala 402:17] rvclkhdr_10.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_1 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_616 : @[Reg.scala 28:19] + when _T_618 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_1 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_617 = eq(btb_wr_addr, UInt<2>("h02")) @[ifu_bp_ctl.scala 445:98] - node _T_618 = and(_T_617, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_619 = bits(_T_618, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_619 = eq(btb_wr_addr, UInt<2>("h02")) @[ifu_bp_ctl.scala 444:98] + node _T_620 = and(_T_619, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_621 = bits(_T_620, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_11 of rvclkhdr_11 @[lib.scala 399:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset rvclkhdr_11.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_11.io.en <= _T_619 @[lib.scala 402:17] + rvclkhdr_11.io.en <= _T_621 @[lib.scala 402:17] rvclkhdr_11.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_2 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_619 : @[Reg.scala 28:19] + when _T_621 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_2 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_620 = eq(btb_wr_addr, UInt<2>("h03")) @[ifu_bp_ctl.scala 445:98] - node _T_621 = and(_T_620, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_622 = bits(_T_621, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_622 = eq(btb_wr_addr, UInt<2>("h03")) @[ifu_bp_ctl.scala 444:98] + node _T_623 = and(_T_622, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_624 = bits(_T_623, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_12 of rvclkhdr_12 @[lib.scala 399:23] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset rvclkhdr_12.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_12.io.en <= _T_622 @[lib.scala 402:17] + rvclkhdr_12.io.en <= _T_624 @[lib.scala 402:17] rvclkhdr_12.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_3 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_622 : @[Reg.scala 28:19] + when _T_624 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_3 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_623 = eq(btb_wr_addr, UInt<3>("h04")) @[ifu_bp_ctl.scala 445:98] - node _T_624 = and(_T_623, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_625 = bits(_T_624, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_625 = eq(btb_wr_addr, UInt<3>("h04")) @[ifu_bp_ctl.scala 444:98] + node _T_626 = and(_T_625, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_627 = bits(_T_626, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_13 of rvclkhdr_13 @[lib.scala 399:23] rvclkhdr_13.clock <= clock rvclkhdr_13.reset <= reset rvclkhdr_13.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_13.io.en <= _T_625 @[lib.scala 402:17] + rvclkhdr_13.io.en <= _T_627 @[lib.scala 402:17] rvclkhdr_13.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_4 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_625 : @[Reg.scala 28:19] + when _T_627 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_4 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_626 = eq(btb_wr_addr, UInt<3>("h05")) @[ifu_bp_ctl.scala 445:98] - node _T_627 = and(_T_626, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_628 = bits(_T_627, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_628 = eq(btb_wr_addr, UInt<3>("h05")) @[ifu_bp_ctl.scala 444:98] + node _T_629 = and(_T_628, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_630 = bits(_T_629, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_14 of rvclkhdr_14 @[lib.scala 399:23] rvclkhdr_14.clock <= clock rvclkhdr_14.reset <= reset rvclkhdr_14.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_14.io.en <= _T_628 @[lib.scala 402:17] + rvclkhdr_14.io.en <= _T_630 @[lib.scala 402:17] rvclkhdr_14.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_5 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_628 : @[Reg.scala 28:19] + when _T_630 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_5 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_629 = eq(btb_wr_addr, UInt<3>("h06")) @[ifu_bp_ctl.scala 445:98] - node _T_630 = and(_T_629, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_631 = bits(_T_630, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_631 = eq(btb_wr_addr, UInt<3>("h06")) @[ifu_bp_ctl.scala 444:98] + node _T_632 = and(_T_631, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_633 = bits(_T_632, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_15 of rvclkhdr_15 @[lib.scala 399:23] rvclkhdr_15.clock <= clock rvclkhdr_15.reset <= reset rvclkhdr_15.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_15.io.en <= _T_631 @[lib.scala 402:17] + rvclkhdr_15.io.en <= _T_633 @[lib.scala 402:17] rvclkhdr_15.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_6 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_631 : @[Reg.scala 28:19] + when _T_633 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_6 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_632 = eq(btb_wr_addr, UInt<3>("h07")) @[ifu_bp_ctl.scala 445:98] - node _T_633 = and(_T_632, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_634 = bits(_T_633, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_634 = eq(btb_wr_addr, UInt<3>("h07")) @[ifu_bp_ctl.scala 444:98] + node _T_635 = and(_T_634, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_636 = bits(_T_635, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_16 of rvclkhdr_16 @[lib.scala 399:23] rvclkhdr_16.clock <= clock rvclkhdr_16.reset <= reset rvclkhdr_16.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_16.io.en <= _T_634 @[lib.scala 402:17] + rvclkhdr_16.io.en <= _T_636 @[lib.scala 402:17] rvclkhdr_16.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_7 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_634 : @[Reg.scala 28:19] + when _T_636 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_7 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_635 = eq(btb_wr_addr, UInt<4>("h08")) @[ifu_bp_ctl.scala 445:98] - node _T_636 = and(_T_635, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_637 = bits(_T_636, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_637 = eq(btb_wr_addr, UInt<4>("h08")) @[ifu_bp_ctl.scala 444:98] + node _T_638 = and(_T_637, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_639 = bits(_T_638, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_17 of rvclkhdr_17 @[lib.scala 399:23] rvclkhdr_17.clock <= clock rvclkhdr_17.reset <= reset rvclkhdr_17.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_17.io.en <= _T_637 @[lib.scala 402:17] + rvclkhdr_17.io.en <= _T_639 @[lib.scala 402:17] rvclkhdr_17.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_8 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_637 : @[Reg.scala 28:19] + when _T_639 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_8 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_638 = eq(btb_wr_addr, UInt<4>("h09")) @[ifu_bp_ctl.scala 445:98] - node _T_639 = and(_T_638, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_640 = bits(_T_639, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_640 = eq(btb_wr_addr, UInt<4>("h09")) @[ifu_bp_ctl.scala 444:98] + node _T_641 = and(_T_640, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_642 = bits(_T_641, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_18 of rvclkhdr_18 @[lib.scala 399:23] rvclkhdr_18.clock <= clock rvclkhdr_18.reset <= reset rvclkhdr_18.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_18.io.en <= _T_640 @[lib.scala 402:17] + rvclkhdr_18.io.en <= _T_642 @[lib.scala 402:17] rvclkhdr_18.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_9 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_640 : @[Reg.scala 28:19] + when _T_642 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_9 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_641 = eq(btb_wr_addr, UInt<4>("h0a")) @[ifu_bp_ctl.scala 445:98] - node _T_642 = and(_T_641, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_643 = bits(_T_642, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_643 = eq(btb_wr_addr, UInt<4>("h0a")) @[ifu_bp_ctl.scala 444:98] + node _T_644 = and(_T_643, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_645 = bits(_T_644, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_19 of rvclkhdr_19 @[lib.scala 399:23] rvclkhdr_19.clock <= clock rvclkhdr_19.reset <= reset rvclkhdr_19.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_19.io.en <= _T_643 @[lib.scala 402:17] + rvclkhdr_19.io.en <= _T_645 @[lib.scala 402:17] rvclkhdr_19.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_10 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_643 : @[Reg.scala 28:19] + when _T_645 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_10 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_644 = eq(btb_wr_addr, UInt<4>("h0b")) @[ifu_bp_ctl.scala 445:98] - node _T_645 = and(_T_644, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_646 = bits(_T_645, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_646 = eq(btb_wr_addr, UInt<4>("h0b")) @[ifu_bp_ctl.scala 444:98] + node _T_647 = and(_T_646, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_648 = bits(_T_647, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_20 of rvclkhdr_20 @[lib.scala 399:23] rvclkhdr_20.clock <= clock rvclkhdr_20.reset <= reset rvclkhdr_20.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_20.io.en <= _T_646 @[lib.scala 402:17] + rvclkhdr_20.io.en <= _T_648 @[lib.scala 402:17] rvclkhdr_20.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_11 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_646 : @[Reg.scala 28:19] + when _T_648 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_11 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_647 = eq(btb_wr_addr, UInt<4>("h0c")) @[ifu_bp_ctl.scala 445:98] - node _T_648 = and(_T_647, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_649 = bits(_T_648, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_649 = eq(btb_wr_addr, UInt<4>("h0c")) @[ifu_bp_ctl.scala 444:98] + node _T_650 = and(_T_649, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_651 = bits(_T_650, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_21 of rvclkhdr_21 @[lib.scala 399:23] rvclkhdr_21.clock <= clock rvclkhdr_21.reset <= reset rvclkhdr_21.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_21.io.en <= _T_649 @[lib.scala 402:17] + rvclkhdr_21.io.en <= _T_651 @[lib.scala 402:17] rvclkhdr_21.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_12 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_649 : @[Reg.scala 28:19] + when _T_651 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_12 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_650 = eq(btb_wr_addr, UInt<4>("h0d")) @[ifu_bp_ctl.scala 445:98] - node _T_651 = and(_T_650, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_652 = bits(_T_651, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_652 = eq(btb_wr_addr, UInt<4>("h0d")) @[ifu_bp_ctl.scala 444:98] + node _T_653 = and(_T_652, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_654 = bits(_T_653, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_22 of rvclkhdr_22 @[lib.scala 399:23] rvclkhdr_22.clock <= clock rvclkhdr_22.reset <= reset rvclkhdr_22.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_22.io.en <= _T_652 @[lib.scala 402:17] + rvclkhdr_22.io.en <= _T_654 @[lib.scala 402:17] rvclkhdr_22.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_13 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_652 : @[Reg.scala 28:19] + when _T_654 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_13 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_653 = eq(btb_wr_addr, UInt<4>("h0e")) @[ifu_bp_ctl.scala 445:98] - node _T_654 = and(_T_653, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_655 = bits(_T_654, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_655 = eq(btb_wr_addr, UInt<4>("h0e")) @[ifu_bp_ctl.scala 444:98] + node _T_656 = and(_T_655, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_657 = bits(_T_656, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_23 of rvclkhdr_23 @[lib.scala 399:23] rvclkhdr_23.clock <= clock rvclkhdr_23.reset <= reset rvclkhdr_23.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_23.io.en <= _T_655 @[lib.scala 402:17] + rvclkhdr_23.io.en <= _T_657 @[lib.scala 402:17] rvclkhdr_23.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_14 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_655 : @[Reg.scala 28:19] + when _T_657 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_14 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_656 = eq(btb_wr_addr, UInt<4>("h0f")) @[ifu_bp_ctl.scala 445:98] - node _T_657 = and(_T_656, btb_wr_en_way0) @[ifu_bp_ctl.scala 445:107] - node _T_658 = bits(_T_657, 0, 0) @[ifu_bp_ctl.scala 445:125] + node _T_658 = eq(btb_wr_addr, UInt<4>("h0f")) @[ifu_bp_ctl.scala 444:98] + node _T_659 = and(_T_658, btb_wr_en_way0) @[ifu_bp_ctl.scala 444:107] + node _T_660 = bits(_T_659, 0, 0) @[ifu_bp_ctl.scala 444:125] inst rvclkhdr_24 of rvclkhdr_24 @[lib.scala 399:23] rvclkhdr_24.clock <= clock rvclkhdr_24.reset <= reset rvclkhdr_24.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_24.io.en <= _T_658 @[lib.scala 402:17] + rvclkhdr_24.io.en <= _T_660 @[lib.scala 402:17] rvclkhdr_24.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way0_out_15 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_658 : @[Reg.scala 28:19] + when _T_660 : @[Reg.scala 28:19] btb_bank0_rd_data_way0_out_15 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_659 = eq(btb_wr_addr, UInt<1>("h00")) @[ifu_bp_ctl.scala 446:98] - node _T_660 = and(_T_659, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_661 = bits(_T_660, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_661 = eq(btb_wr_addr, UInt<1>("h00")) @[ifu_bp_ctl.scala 445:98] + node _T_662 = and(_T_661, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_663 = bits(_T_662, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_25 of rvclkhdr_25 @[lib.scala 399:23] rvclkhdr_25.clock <= clock rvclkhdr_25.reset <= reset rvclkhdr_25.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_25.io.en <= _T_661 @[lib.scala 402:17] + rvclkhdr_25.io.en <= _T_663 @[lib.scala 402:17] rvclkhdr_25.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_0 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_661 : @[Reg.scala 28:19] + when _T_663 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_0 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_662 = eq(btb_wr_addr, UInt<1>("h01")) @[ifu_bp_ctl.scala 446:98] - node _T_663 = and(_T_662, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_664 = bits(_T_663, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_664 = eq(btb_wr_addr, UInt<1>("h01")) @[ifu_bp_ctl.scala 445:98] + node _T_665 = and(_T_664, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_666 = bits(_T_665, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_26 of rvclkhdr_26 @[lib.scala 399:23] rvclkhdr_26.clock <= clock rvclkhdr_26.reset <= reset rvclkhdr_26.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_26.io.en <= _T_664 @[lib.scala 402:17] + rvclkhdr_26.io.en <= _T_666 @[lib.scala 402:17] rvclkhdr_26.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_1 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_664 : @[Reg.scala 28:19] + when _T_666 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_1 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_665 = eq(btb_wr_addr, UInt<2>("h02")) @[ifu_bp_ctl.scala 446:98] - node _T_666 = and(_T_665, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_667 = bits(_T_666, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_667 = eq(btb_wr_addr, UInt<2>("h02")) @[ifu_bp_ctl.scala 445:98] + node _T_668 = and(_T_667, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_669 = bits(_T_668, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_27 of rvclkhdr_27 @[lib.scala 399:23] rvclkhdr_27.clock <= clock rvclkhdr_27.reset <= reset rvclkhdr_27.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_27.io.en <= _T_667 @[lib.scala 402:17] + rvclkhdr_27.io.en <= _T_669 @[lib.scala 402:17] rvclkhdr_27.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_2 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_667 : @[Reg.scala 28:19] + when _T_669 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_2 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_668 = eq(btb_wr_addr, UInt<2>("h03")) @[ifu_bp_ctl.scala 446:98] - node _T_669 = and(_T_668, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_670 = bits(_T_669, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_670 = eq(btb_wr_addr, UInt<2>("h03")) @[ifu_bp_ctl.scala 445:98] + node _T_671 = and(_T_670, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_672 = bits(_T_671, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_28 of rvclkhdr_28 @[lib.scala 399:23] rvclkhdr_28.clock <= clock rvclkhdr_28.reset <= reset rvclkhdr_28.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_28.io.en <= _T_670 @[lib.scala 402:17] + rvclkhdr_28.io.en <= _T_672 @[lib.scala 402:17] rvclkhdr_28.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_3 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_670 : @[Reg.scala 28:19] + when _T_672 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_3 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_671 = eq(btb_wr_addr, UInt<3>("h04")) @[ifu_bp_ctl.scala 446:98] - node _T_672 = and(_T_671, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_673 = bits(_T_672, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_673 = eq(btb_wr_addr, UInt<3>("h04")) @[ifu_bp_ctl.scala 445:98] + node _T_674 = and(_T_673, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_675 = bits(_T_674, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_29 of rvclkhdr_29 @[lib.scala 399:23] rvclkhdr_29.clock <= clock rvclkhdr_29.reset <= reset rvclkhdr_29.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_29.io.en <= _T_673 @[lib.scala 402:17] + rvclkhdr_29.io.en <= _T_675 @[lib.scala 402:17] rvclkhdr_29.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_4 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_673 : @[Reg.scala 28:19] + when _T_675 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_4 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_674 = eq(btb_wr_addr, UInt<3>("h05")) @[ifu_bp_ctl.scala 446:98] - node _T_675 = and(_T_674, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_676 = bits(_T_675, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_676 = eq(btb_wr_addr, UInt<3>("h05")) @[ifu_bp_ctl.scala 445:98] + node _T_677 = and(_T_676, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_678 = bits(_T_677, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_30 of rvclkhdr_30 @[lib.scala 399:23] rvclkhdr_30.clock <= clock rvclkhdr_30.reset <= reset rvclkhdr_30.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_30.io.en <= _T_676 @[lib.scala 402:17] + rvclkhdr_30.io.en <= _T_678 @[lib.scala 402:17] rvclkhdr_30.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_5 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_676 : @[Reg.scala 28:19] + when _T_678 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_5 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_677 = eq(btb_wr_addr, UInt<3>("h06")) @[ifu_bp_ctl.scala 446:98] - node _T_678 = and(_T_677, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_679 = bits(_T_678, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_679 = eq(btb_wr_addr, UInt<3>("h06")) @[ifu_bp_ctl.scala 445:98] + node _T_680 = and(_T_679, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_681 = bits(_T_680, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_31 of rvclkhdr_31 @[lib.scala 399:23] rvclkhdr_31.clock <= clock rvclkhdr_31.reset <= reset rvclkhdr_31.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_31.io.en <= _T_679 @[lib.scala 402:17] + rvclkhdr_31.io.en <= _T_681 @[lib.scala 402:17] rvclkhdr_31.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_6 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_679 : @[Reg.scala 28:19] + when _T_681 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_6 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_680 = eq(btb_wr_addr, UInt<3>("h07")) @[ifu_bp_ctl.scala 446:98] - node _T_681 = and(_T_680, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_682 = bits(_T_681, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_682 = eq(btb_wr_addr, UInt<3>("h07")) @[ifu_bp_ctl.scala 445:98] + node _T_683 = and(_T_682, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_684 = bits(_T_683, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_32 of rvclkhdr_32 @[lib.scala 399:23] rvclkhdr_32.clock <= clock rvclkhdr_32.reset <= reset rvclkhdr_32.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_32.io.en <= _T_682 @[lib.scala 402:17] + rvclkhdr_32.io.en <= _T_684 @[lib.scala 402:17] rvclkhdr_32.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_7 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_682 : @[Reg.scala 28:19] + when _T_684 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_7 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_683 = eq(btb_wr_addr, UInt<4>("h08")) @[ifu_bp_ctl.scala 446:98] - node _T_684 = and(_T_683, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_685 = bits(_T_684, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_685 = eq(btb_wr_addr, UInt<4>("h08")) @[ifu_bp_ctl.scala 445:98] + node _T_686 = and(_T_685, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_687 = bits(_T_686, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_33 of rvclkhdr_33 @[lib.scala 399:23] rvclkhdr_33.clock <= clock rvclkhdr_33.reset <= reset rvclkhdr_33.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_33.io.en <= _T_685 @[lib.scala 402:17] + rvclkhdr_33.io.en <= _T_687 @[lib.scala 402:17] rvclkhdr_33.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_8 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_685 : @[Reg.scala 28:19] + when _T_687 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_8 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_686 = eq(btb_wr_addr, UInt<4>("h09")) @[ifu_bp_ctl.scala 446:98] - node _T_687 = and(_T_686, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_688 = bits(_T_687, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_688 = eq(btb_wr_addr, UInt<4>("h09")) @[ifu_bp_ctl.scala 445:98] + node _T_689 = and(_T_688, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_690 = bits(_T_689, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_34 of rvclkhdr_34 @[lib.scala 399:23] rvclkhdr_34.clock <= clock rvclkhdr_34.reset <= reset rvclkhdr_34.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_34.io.en <= _T_688 @[lib.scala 402:17] + rvclkhdr_34.io.en <= _T_690 @[lib.scala 402:17] rvclkhdr_34.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_9 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_688 : @[Reg.scala 28:19] + when _T_690 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_9 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_689 = eq(btb_wr_addr, UInt<4>("h0a")) @[ifu_bp_ctl.scala 446:98] - node _T_690 = and(_T_689, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_691 = bits(_T_690, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_691 = eq(btb_wr_addr, UInt<4>("h0a")) @[ifu_bp_ctl.scala 445:98] + node _T_692 = and(_T_691, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_693 = bits(_T_692, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_35 of rvclkhdr_35 @[lib.scala 399:23] rvclkhdr_35.clock <= clock rvclkhdr_35.reset <= reset rvclkhdr_35.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_35.io.en <= _T_691 @[lib.scala 402:17] + rvclkhdr_35.io.en <= _T_693 @[lib.scala 402:17] rvclkhdr_35.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_10 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_691 : @[Reg.scala 28:19] + when _T_693 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_10 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_692 = eq(btb_wr_addr, UInt<4>("h0b")) @[ifu_bp_ctl.scala 446:98] - node _T_693 = and(_T_692, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_694 = bits(_T_693, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_694 = eq(btb_wr_addr, UInt<4>("h0b")) @[ifu_bp_ctl.scala 445:98] + node _T_695 = and(_T_694, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_696 = bits(_T_695, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_36 of rvclkhdr_36 @[lib.scala 399:23] rvclkhdr_36.clock <= clock rvclkhdr_36.reset <= reset rvclkhdr_36.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_36.io.en <= _T_694 @[lib.scala 402:17] + rvclkhdr_36.io.en <= _T_696 @[lib.scala 402:17] rvclkhdr_36.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_11 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_694 : @[Reg.scala 28:19] + when _T_696 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_11 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_695 = eq(btb_wr_addr, UInt<4>("h0c")) @[ifu_bp_ctl.scala 446:98] - node _T_696 = and(_T_695, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_697 = bits(_T_696, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_697 = eq(btb_wr_addr, UInt<4>("h0c")) @[ifu_bp_ctl.scala 445:98] + node _T_698 = and(_T_697, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_699 = bits(_T_698, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_37 of rvclkhdr_37 @[lib.scala 399:23] rvclkhdr_37.clock <= clock rvclkhdr_37.reset <= reset rvclkhdr_37.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_37.io.en <= _T_697 @[lib.scala 402:17] + rvclkhdr_37.io.en <= _T_699 @[lib.scala 402:17] rvclkhdr_37.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_12 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_697 : @[Reg.scala 28:19] + when _T_699 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_12 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_698 = eq(btb_wr_addr, UInt<4>("h0d")) @[ifu_bp_ctl.scala 446:98] - node _T_699 = and(_T_698, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_700 = bits(_T_699, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_700 = eq(btb_wr_addr, UInt<4>("h0d")) @[ifu_bp_ctl.scala 445:98] + node _T_701 = and(_T_700, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_702 = bits(_T_701, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_38 of rvclkhdr_38 @[lib.scala 399:23] rvclkhdr_38.clock <= clock rvclkhdr_38.reset <= reset rvclkhdr_38.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_38.io.en <= _T_700 @[lib.scala 402:17] + rvclkhdr_38.io.en <= _T_702 @[lib.scala 402:17] rvclkhdr_38.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_13 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_700 : @[Reg.scala 28:19] + when _T_702 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_13 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_701 = eq(btb_wr_addr, UInt<4>("h0e")) @[ifu_bp_ctl.scala 446:98] - node _T_702 = and(_T_701, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_703 = bits(_T_702, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_703 = eq(btb_wr_addr, UInt<4>("h0e")) @[ifu_bp_ctl.scala 445:98] + node _T_704 = and(_T_703, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_705 = bits(_T_704, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_39 of rvclkhdr_39 @[lib.scala 399:23] rvclkhdr_39.clock <= clock rvclkhdr_39.reset <= reset rvclkhdr_39.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_39.io.en <= _T_703 @[lib.scala 402:17] + rvclkhdr_39.io.en <= _T_705 @[lib.scala 402:17] rvclkhdr_39.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_14 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_703 : @[Reg.scala 28:19] + when _T_705 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_14 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_704 = eq(btb_wr_addr, UInt<4>("h0f")) @[ifu_bp_ctl.scala 446:98] - node _T_705 = and(_T_704, btb_wr_en_way1) @[ifu_bp_ctl.scala 446:107] - node _T_706 = bits(_T_705, 0, 0) @[ifu_bp_ctl.scala 446:125] + node _T_706 = eq(btb_wr_addr, UInt<4>("h0f")) @[ifu_bp_ctl.scala 445:98] + node _T_707 = and(_T_706, btb_wr_en_way1) @[ifu_bp_ctl.scala 445:107] + node _T_708 = bits(_T_707, 0, 0) @[ifu_bp_ctl.scala 445:125] inst rvclkhdr_40 of rvclkhdr_40 @[lib.scala 399:23] rvclkhdr_40.clock <= clock rvclkhdr_40.reset <= reset rvclkhdr_40.io.clk <= clock @[lib.scala 401:18] - rvclkhdr_40.io.en <= _T_706 @[lib.scala 402:17] + rvclkhdr_40.io.en <= _T_708 @[lib.scala 402:17] rvclkhdr_40.io.scan_mode <= UInt<1>("h00") @[lib.scala 403:24] reg btb_bank0_rd_data_way1_out_15 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_706 : @[Reg.scala 28:19] + when _T_708 : @[Reg.scala 28:19] btb_bank0_rd_data_way1_out_15 <= btb_wr_data @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_707 = eq(btb_rd_addr_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 448:80] - node _T_708 = bits(_T_707, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_709 = eq(btb_rd_addr_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 448:80] - node _T_710 = bits(_T_709, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_711 = eq(btb_rd_addr_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 448:80] - node _T_712 = bits(_T_711, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_713 = eq(btb_rd_addr_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 448:80] - node _T_714 = bits(_T_713, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_715 = eq(btb_rd_addr_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 448:80] - node _T_716 = bits(_T_715, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_717 = eq(btb_rd_addr_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 448:80] - node _T_718 = bits(_T_717, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_719 = eq(btb_rd_addr_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 448:80] - node _T_720 = bits(_T_719, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_721 = eq(btb_rd_addr_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 448:80] - node _T_722 = bits(_T_721, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_723 = eq(btb_rd_addr_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 448:80] - node _T_724 = bits(_T_723, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_725 = eq(btb_rd_addr_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 448:80] - node _T_726 = bits(_T_725, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_727 = eq(btb_rd_addr_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 448:80] - node _T_728 = bits(_T_727, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_729 = eq(btb_rd_addr_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 448:80] - node _T_730 = bits(_T_729, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_731 = eq(btb_rd_addr_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 448:80] - node _T_732 = bits(_T_731, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_733 = eq(btb_rd_addr_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 448:80] - node _T_734 = bits(_T_733, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_735 = eq(btb_rd_addr_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 448:80] - node _T_736 = bits(_T_735, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_737 = eq(btb_rd_addr_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 448:80] - node _T_738 = bits(_T_737, 0, 0) @[ifu_bp_ctl.scala 448:89] - node _T_739 = mux(_T_708, btb_bank0_rd_data_way0_out_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_740 = mux(_T_710, btb_bank0_rd_data_way0_out_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_741 = mux(_T_712, btb_bank0_rd_data_way0_out_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_742 = mux(_T_714, btb_bank0_rd_data_way0_out_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_743 = mux(_T_716, btb_bank0_rd_data_way0_out_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_744 = mux(_T_718, btb_bank0_rd_data_way0_out_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_745 = mux(_T_720, btb_bank0_rd_data_way0_out_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_746 = mux(_T_722, btb_bank0_rd_data_way0_out_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_747 = mux(_T_724, btb_bank0_rd_data_way0_out_8, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_748 = mux(_T_726, btb_bank0_rd_data_way0_out_9, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_749 = mux(_T_728, btb_bank0_rd_data_way0_out_10, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_750 = mux(_T_730, btb_bank0_rd_data_way0_out_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_751 = mux(_T_732, btb_bank0_rd_data_way0_out_12, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_752 = mux(_T_734, btb_bank0_rd_data_way0_out_13, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_753 = mux(_T_736, btb_bank0_rd_data_way0_out_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_754 = mux(_T_738, btb_bank0_rd_data_way0_out_15, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_755 = or(_T_739, _T_740) @[Mux.scala 27:72] - node _T_756 = or(_T_755, _T_741) @[Mux.scala 27:72] - node _T_757 = or(_T_756, _T_742) @[Mux.scala 27:72] + node _T_709 = eq(btb_rd_addr_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 447:80] + node _T_710 = bits(_T_709, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_711 = eq(btb_rd_addr_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 447:80] + node _T_712 = bits(_T_711, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_713 = eq(btb_rd_addr_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 447:80] + node _T_714 = bits(_T_713, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_715 = eq(btb_rd_addr_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 447:80] + node _T_716 = bits(_T_715, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_717 = eq(btb_rd_addr_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 447:80] + node _T_718 = bits(_T_717, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_719 = eq(btb_rd_addr_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 447:80] + node _T_720 = bits(_T_719, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_721 = eq(btb_rd_addr_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 447:80] + node _T_722 = bits(_T_721, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_723 = eq(btb_rd_addr_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 447:80] + node _T_724 = bits(_T_723, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_725 = eq(btb_rd_addr_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 447:80] + node _T_726 = bits(_T_725, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_727 = eq(btb_rd_addr_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 447:80] + node _T_728 = bits(_T_727, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_729 = eq(btb_rd_addr_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 447:80] + node _T_730 = bits(_T_729, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_731 = eq(btb_rd_addr_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 447:80] + node _T_732 = bits(_T_731, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_733 = eq(btb_rd_addr_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 447:80] + node _T_734 = bits(_T_733, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_735 = eq(btb_rd_addr_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 447:80] + node _T_736 = bits(_T_735, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_737 = eq(btb_rd_addr_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 447:80] + node _T_738 = bits(_T_737, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_739 = eq(btb_rd_addr_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 447:80] + node _T_740 = bits(_T_739, 0, 0) @[ifu_bp_ctl.scala 447:89] + node _T_741 = mux(_T_710, btb_bank0_rd_data_way0_out_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_742 = mux(_T_712, btb_bank0_rd_data_way0_out_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_743 = mux(_T_714, btb_bank0_rd_data_way0_out_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_744 = mux(_T_716, btb_bank0_rd_data_way0_out_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_745 = mux(_T_718, btb_bank0_rd_data_way0_out_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_746 = mux(_T_720, btb_bank0_rd_data_way0_out_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_747 = mux(_T_722, btb_bank0_rd_data_way0_out_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_748 = mux(_T_724, btb_bank0_rd_data_way0_out_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_749 = mux(_T_726, btb_bank0_rd_data_way0_out_8, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_750 = mux(_T_728, btb_bank0_rd_data_way0_out_9, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_751 = mux(_T_730, btb_bank0_rd_data_way0_out_10, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_752 = mux(_T_732, btb_bank0_rd_data_way0_out_11, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_753 = mux(_T_734, btb_bank0_rd_data_way0_out_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_754 = mux(_T_736, btb_bank0_rd_data_way0_out_13, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_755 = mux(_T_738, btb_bank0_rd_data_way0_out_14, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_756 = mux(_T_740, btb_bank0_rd_data_way0_out_15, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_757 = or(_T_741, _T_742) @[Mux.scala 27:72] node _T_758 = or(_T_757, _T_743) @[Mux.scala 27:72] node _T_759 = or(_T_758, _T_744) @[Mux.scala 27:72] node _T_760 = or(_T_759, _T_745) @[Mux.scala 27:72] @@ -2459,60 +2459,60 @@ circuit ifu_bp_ctl : node _T_767 = or(_T_766, _T_752) @[Mux.scala 27:72] node _T_768 = or(_T_767, _T_753) @[Mux.scala 27:72] node _T_769 = or(_T_768, _T_754) @[Mux.scala 27:72] - wire _T_770 : UInt @[Mux.scala 27:72] - _T_770 <= _T_769 @[Mux.scala 27:72] - btb_bank0_rd_data_way0_f <= _T_770 @[ifu_bp_ctl.scala 448:28] - node _T_771 = eq(btb_rd_addr_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 449:80] - node _T_772 = bits(_T_771, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_773 = eq(btb_rd_addr_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 449:80] - node _T_774 = bits(_T_773, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_775 = eq(btb_rd_addr_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 449:80] - node _T_776 = bits(_T_775, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_777 = eq(btb_rd_addr_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 449:80] - node _T_778 = bits(_T_777, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_779 = eq(btb_rd_addr_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 449:80] - node _T_780 = bits(_T_779, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_781 = eq(btb_rd_addr_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 449:80] - node _T_782 = bits(_T_781, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_783 = eq(btb_rd_addr_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 449:80] - node _T_784 = bits(_T_783, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_785 = eq(btb_rd_addr_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 449:80] - node _T_786 = bits(_T_785, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_787 = eq(btb_rd_addr_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 449:80] - node _T_788 = bits(_T_787, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_789 = eq(btb_rd_addr_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 449:80] - node _T_790 = bits(_T_789, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_791 = eq(btb_rd_addr_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 449:80] - node _T_792 = bits(_T_791, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_793 = eq(btb_rd_addr_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 449:80] - node _T_794 = bits(_T_793, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_795 = eq(btb_rd_addr_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 449:80] - node _T_796 = bits(_T_795, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_797 = eq(btb_rd_addr_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 449:80] - node _T_798 = bits(_T_797, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_799 = eq(btb_rd_addr_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 449:80] - node _T_800 = bits(_T_799, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_801 = eq(btb_rd_addr_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 449:80] - node _T_802 = bits(_T_801, 0, 0) @[ifu_bp_ctl.scala 449:89] - node _T_803 = mux(_T_772, btb_bank0_rd_data_way1_out_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_804 = mux(_T_774, btb_bank0_rd_data_way1_out_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_805 = mux(_T_776, btb_bank0_rd_data_way1_out_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_806 = mux(_T_778, btb_bank0_rd_data_way1_out_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_807 = mux(_T_780, btb_bank0_rd_data_way1_out_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_808 = mux(_T_782, btb_bank0_rd_data_way1_out_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_809 = mux(_T_784, btb_bank0_rd_data_way1_out_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_810 = mux(_T_786, btb_bank0_rd_data_way1_out_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_811 = mux(_T_788, btb_bank0_rd_data_way1_out_8, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_812 = mux(_T_790, btb_bank0_rd_data_way1_out_9, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_813 = mux(_T_792, btb_bank0_rd_data_way1_out_10, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_814 = mux(_T_794, btb_bank0_rd_data_way1_out_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_815 = mux(_T_796, btb_bank0_rd_data_way1_out_12, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_816 = mux(_T_798, btb_bank0_rd_data_way1_out_13, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_817 = mux(_T_800, btb_bank0_rd_data_way1_out_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_818 = mux(_T_802, btb_bank0_rd_data_way1_out_15, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_819 = or(_T_803, _T_804) @[Mux.scala 27:72] - node _T_820 = or(_T_819, _T_805) @[Mux.scala 27:72] - node _T_821 = or(_T_820, _T_806) @[Mux.scala 27:72] + node _T_770 = or(_T_769, _T_755) @[Mux.scala 27:72] + node _T_771 = or(_T_770, _T_756) @[Mux.scala 27:72] + wire _T_772 : UInt @[Mux.scala 27:72] + _T_772 <= _T_771 @[Mux.scala 27:72] + btb_bank0_rd_data_way0_f <= _T_772 @[ifu_bp_ctl.scala 447:28] + node _T_773 = eq(btb_rd_addr_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 448:80] + node _T_774 = bits(_T_773, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_775 = eq(btb_rd_addr_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 448:80] + node _T_776 = bits(_T_775, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_777 = eq(btb_rd_addr_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 448:80] + node _T_778 = bits(_T_777, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_779 = eq(btb_rd_addr_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 448:80] + node _T_780 = bits(_T_779, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_781 = eq(btb_rd_addr_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 448:80] + node _T_782 = bits(_T_781, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_783 = eq(btb_rd_addr_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 448:80] + node _T_784 = bits(_T_783, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_785 = eq(btb_rd_addr_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 448:80] + node _T_786 = bits(_T_785, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_787 = eq(btb_rd_addr_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 448:80] + node _T_788 = bits(_T_787, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_789 = eq(btb_rd_addr_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 448:80] + node _T_790 = bits(_T_789, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_791 = eq(btb_rd_addr_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 448:80] + node _T_792 = bits(_T_791, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_793 = eq(btb_rd_addr_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 448:80] + node _T_794 = bits(_T_793, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_795 = eq(btb_rd_addr_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 448:80] + node _T_796 = bits(_T_795, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_797 = eq(btb_rd_addr_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 448:80] + node _T_798 = bits(_T_797, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_799 = eq(btb_rd_addr_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 448:80] + node _T_800 = bits(_T_799, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_801 = eq(btb_rd_addr_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 448:80] + node _T_802 = bits(_T_801, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_803 = eq(btb_rd_addr_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 448:80] + node _T_804 = bits(_T_803, 0, 0) @[ifu_bp_ctl.scala 448:89] + node _T_805 = mux(_T_774, btb_bank0_rd_data_way1_out_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_806 = mux(_T_776, btb_bank0_rd_data_way1_out_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_807 = mux(_T_778, btb_bank0_rd_data_way1_out_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_808 = mux(_T_780, btb_bank0_rd_data_way1_out_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_809 = mux(_T_782, btb_bank0_rd_data_way1_out_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_810 = mux(_T_784, btb_bank0_rd_data_way1_out_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_811 = mux(_T_786, btb_bank0_rd_data_way1_out_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_812 = mux(_T_788, btb_bank0_rd_data_way1_out_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_813 = mux(_T_790, btb_bank0_rd_data_way1_out_8, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_814 = mux(_T_792, btb_bank0_rd_data_way1_out_9, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_815 = mux(_T_794, btb_bank0_rd_data_way1_out_10, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_816 = mux(_T_796, btb_bank0_rd_data_way1_out_11, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_817 = mux(_T_798, btb_bank0_rd_data_way1_out_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_818 = mux(_T_800, btb_bank0_rd_data_way1_out_13, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_819 = mux(_T_802, btb_bank0_rd_data_way1_out_14, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_820 = mux(_T_804, btb_bank0_rd_data_way1_out_15, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_821 = or(_T_805, _T_806) @[Mux.scala 27:72] node _T_822 = or(_T_821, _T_807) @[Mux.scala 27:72] node _T_823 = or(_T_822, _T_808) @[Mux.scala 27:72] node _T_824 = or(_T_823, _T_809) @[Mux.scala 27:72] @@ -2525,60 +2525,60 @@ circuit ifu_bp_ctl : node _T_831 = or(_T_830, _T_816) @[Mux.scala 27:72] node _T_832 = or(_T_831, _T_817) @[Mux.scala 27:72] node _T_833 = or(_T_832, _T_818) @[Mux.scala 27:72] - wire _T_834 : UInt @[Mux.scala 27:72] - _T_834 <= _T_833 @[Mux.scala 27:72] - btb_bank0_rd_data_way1_f <= _T_834 @[ifu_bp_ctl.scala 449:28] - node _T_835 = eq(btb_rd_addr_p1_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 452:86] - node _T_836 = bits(_T_835, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_837 = eq(btb_rd_addr_p1_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 452:86] - node _T_838 = bits(_T_837, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_839 = eq(btb_rd_addr_p1_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 452:86] - node _T_840 = bits(_T_839, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_841 = eq(btb_rd_addr_p1_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 452:86] - node _T_842 = bits(_T_841, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_843 = eq(btb_rd_addr_p1_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 452:86] - node _T_844 = bits(_T_843, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_845 = eq(btb_rd_addr_p1_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 452:86] - node _T_846 = bits(_T_845, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_847 = eq(btb_rd_addr_p1_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 452:86] - node _T_848 = bits(_T_847, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_849 = eq(btb_rd_addr_p1_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 452:86] - node _T_850 = bits(_T_849, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_851 = eq(btb_rd_addr_p1_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 452:86] - node _T_852 = bits(_T_851, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_853 = eq(btb_rd_addr_p1_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 452:86] - node _T_854 = bits(_T_853, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_855 = eq(btb_rd_addr_p1_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 452:86] - node _T_856 = bits(_T_855, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_857 = eq(btb_rd_addr_p1_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 452:86] - node _T_858 = bits(_T_857, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_859 = eq(btb_rd_addr_p1_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 452:86] - node _T_860 = bits(_T_859, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_861 = eq(btb_rd_addr_p1_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 452:86] - node _T_862 = bits(_T_861, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_863 = eq(btb_rd_addr_p1_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 452:86] - node _T_864 = bits(_T_863, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_865 = eq(btb_rd_addr_p1_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 452:86] - node _T_866 = bits(_T_865, 0, 0) @[ifu_bp_ctl.scala 452:95] - node _T_867 = mux(_T_836, btb_bank0_rd_data_way0_out_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_868 = mux(_T_838, btb_bank0_rd_data_way0_out_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_869 = mux(_T_840, btb_bank0_rd_data_way0_out_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_870 = mux(_T_842, btb_bank0_rd_data_way0_out_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_871 = mux(_T_844, btb_bank0_rd_data_way0_out_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_872 = mux(_T_846, btb_bank0_rd_data_way0_out_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_873 = mux(_T_848, btb_bank0_rd_data_way0_out_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_874 = mux(_T_850, btb_bank0_rd_data_way0_out_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_875 = mux(_T_852, btb_bank0_rd_data_way0_out_8, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_876 = mux(_T_854, btb_bank0_rd_data_way0_out_9, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_877 = mux(_T_856, btb_bank0_rd_data_way0_out_10, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_878 = mux(_T_858, btb_bank0_rd_data_way0_out_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_879 = mux(_T_860, btb_bank0_rd_data_way0_out_12, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_880 = mux(_T_862, btb_bank0_rd_data_way0_out_13, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_881 = mux(_T_864, btb_bank0_rd_data_way0_out_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_882 = mux(_T_866, btb_bank0_rd_data_way0_out_15, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_883 = or(_T_867, _T_868) @[Mux.scala 27:72] - node _T_884 = or(_T_883, _T_869) @[Mux.scala 27:72] - node _T_885 = or(_T_884, _T_870) @[Mux.scala 27:72] + node _T_834 = or(_T_833, _T_819) @[Mux.scala 27:72] + node _T_835 = or(_T_834, _T_820) @[Mux.scala 27:72] + wire _T_836 : UInt @[Mux.scala 27:72] + _T_836 <= _T_835 @[Mux.scala 27:72] + btb_bank0_rd_data_way1_f <= _T_836 @[ifu_bp_ctl.scala 448:28] + node _T_837 = eq(btb_rd_addr_p1_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 451:86] + node _T_838 = bits(_T_837, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_839 = eq(btb_rd_addr_p1_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 451:86] + node _T_840 = bits(_T_839, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_841 = eq(btb_rd_addr_p1_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 451:86] + node _T_842 = bits(_T_841, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_843 = eq(btb_rd_addr_p1_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 451:86] + node _T_844 = bits(_T_843, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_845 = eq(btb_rd_addr_p1_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 451:86] + node _T_846 = bits(_T_845, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_847 = eq(btb_rd_addr_p1_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 451:86] + node _T_848 = bits(_T_847, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_849 = eq(btb_rd_addr_p1_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 451:86] + node _T_850 = bits(_T_849, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_851 = eq(btb_rd_addr_p1_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 451:86] + node _T_852 = bits(_T_851, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_853 = eq(btb_rd_addr_p1_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 451:86] + node _T_854 = bits(_T_853, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_855 = eq(btb_rd_addr_p1_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 451:86] + node _T_856 = bits(_T_855, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_857 = eq(btb_rd_addr_p1_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 451:86] + node _T_858 = bits(_T_857, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_859 = eq(btb_rd_addr_p1_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 451:86] + node _T_860 = bits(_T_859, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_861 = eq(btb_rd_addr_p1_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 451:86] + node _T_862 = bits(_T_861, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_863 = eq(btb_rd_addr_p1_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 451:86] + node _T_864 = bits(_T_863, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_865 = eq(btb_rd_addr_p1_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 451:86] + node _T_866 = bits(_T_865, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_867 = eq(btb_rd_addr_p1_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 451:86] + node _T_868 = bits(_T_867, 0, 0) @[ifu_bp_ctl.scala 451:95] + node _T_869 = mux(_T_838, btb_bank0_rd_data_way0_out_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_870 = mux(_T_840, btb_bank0_rd_data_way0_out_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_871 = mux(_T_842, btb_bank0_rd_data_way0_out_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_872 = mux(_T_844, btb_bank0_rd_data_way0_out_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_873 = mux(_T_846, btb_bank0_rd_data_way0_out_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_874 = mux(_T_848, btb_bank0_rd_data_way0_out_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_875 = mux(_T_850, btb_bank0_rd_data_way0_out_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_876 = mux(_T_852, btb_bank0_rd_data_way0_out_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_877 = mux(_T_854, btb_bank0_rd_data_way0_out_8, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_878 = mux(_T_856, btb_bank0_rd_data_way0_out_9, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_879 = mux(_T_858, btb_bank0_rd_data_way0_out_10, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_880 = mux(_T_860, btb_bank0_rd_data_way0_out_11, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_881 = mux(_T_862, btb_bank0_rd_data_way0_out_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_882 = mux(_T_864, btb_bank0_rd_data_way0_out_13, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_883 = mux(_T_866, btb_bank0_rd_data_way0_out_14, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_884 = mux(_T_868, btb_bank0_rd_data_way0_out_15, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_885 = or(_T_869, _T_870) @[Mux.scala 27:72] node _T_886 = or(_T_885, _T_871) @[Mux.scala 27:72] node _T_887 = or(_T_886, _T_872) @[Mux.scala 27:72] node _T_888 = or(_T_887, _T_873) @[Mux.scala 27:72] @@ -2591,60 +2591,60 @@ circuit ifu_bp_ctl : node _T_895 = or(_T_894, _T_880) @[Mux.scala 27:72] node _T_896 = or(_T_895, _T_881) @[Mux.scala 27:72] node _T_897 = or(_T_896, _T_882) @[Mux.scala 27:72] - wire _T_898 : UInt @[Mux.scala 27:72] - _T_898 <= _T_897 @[Mux.scala 27:72] - btb_bank0_rd_data_way0_p1_f <= _T_898 @[ifu_bp_ctl.scala 452:31] - node _T_899 = eq(btb_rd_addr_p1_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 453:86] - node _T_900 = bits(_T_899, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_901 = eq(btb_rd_addr_p1_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 453:86] - node _T_902 = bits(_T_901, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_903 = eq(btb_rd_addr_p1_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 453:86] - node _T_904 = bits(_T_903, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_905 = eq(btb_rd_addr_p1_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 453:86] - node _T_906 = bits(_T_905, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_907 = eq(btb_rd_addr_p1_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 453:86] - node _T_908 = bits(_T_907, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_909 = eq(btb_rd_addr_p1_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 453:86] - node _T_910 = bits(_T_909, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_911 = eq(btb_rd_addr_p1_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 453:86] - node _T_912 = bits(_T_911, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_913 = eq(btb_rd_addr_p1_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 453:86] - node _T_914 = bits(_T_913, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_915 = eq(btb_rd_addr_p1_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 453:86] - node _T_916 = bits(_T_915, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_917 = eq(btb_rd_addr_p1_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 453:86] - node _T_918 = bits(_T_917, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_919 = eq(btb_rd_addr_p1_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 453:86] - node _T_920 = bits(_T_919, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_921 = eq(btb_rd_addr_p1_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 453:86] - node _T_922 = bits(_T_921, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_923 = eq(btb_rd_addr_p1_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 453:86] - node _T_924 = bits(_T_923, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_925 = eq(btb_rd_addr_p1_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 453:86] - node _T_926 = bits(_T_925, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_927 = eq(btb_rd_addr_p1_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 453:86] - node _T_928 = bits(_T_927, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_929 = eq(btb_rd_addr_p1_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 453:86] - node _T_930 = bits(_T_929, 0, 0) @[ifu_bp_ctl.scala 453:95] - node _T_931 = mux(_T_900, btb_bank0_rd_data_way1_out_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_932 = mux(_T_902, btb_bank0_rd_data_way1_out_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_933 = mux(_T_904, btb_bank0_rd_data_way1_out_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_934 = mux(_T_906, btb_bank0_rd_data_way1_out_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_935 = mux(_T_908, btb_bank0_rd_data_way1_out_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_936 = mux(_T_910, btb_bank0_rd_data_way1_out_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_937 = mux(_T_912, btb_bank0_rd_data_way1_out_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_938 = mux(_T_914, btb_bank0_rd_data_way1_out_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_939 = mux(_T_916, btb_bank0_rd_data_way1_out_8, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_940 = mux(_T_918, btb_bank0_rd_data_way1_out_9, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_941 = mux(_T_920, btb_bank0_rd_data_way1_out_10, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_942 = mux(_T_922, btb_bank0_rd_data_way1_out_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_943 = mux(_T_924, btb_bank0_rd_data_way1_out_12, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_944 = mux(_T_926, btb_bank0_rd_data_way1_out_13, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_945 = mux(_T_928, btb_bank0_rd_data_way1_out_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_946 = mux(_T_930, btb_bank0_rd_data_way1_out_15, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_947 = or(_T_931, _T_932) @[Mux.scala 27:72] - node _T_948 = or(_T_947, _T_933) @[Mux.scala 27:72] - node _T_949 = or(_T_948, _T_934) @[Mux.scala 27:72] + node _T_898 = or(_T_897, _T_883) @[Mux.scala 27:72] + node _T_899 = or(_T_898, _T_884) @[Mux.scala 27:72] + wire _T_900 : UInt @[Mux.scala 27:72] + _T_900 <= _T_899 @[Mux.scala 27:72] + btb_bank0_rd_data_way0_p1_f <= _T_900 @[ifu_bp_ctl.scala 451:31] + node _T_901 = eq(btb_rd_addr_p1_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 452:86] + node _T_902 = bits(_T_901, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_903 = eq(btb_rd_addr_p1_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 452:86] + node _T_904 = bits(_T_903, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_905 = eq(btb_rd_addr_p1_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 452:86] + node _T_906 = bits(_T_905, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_907 = eq(btb_rd_addr_p1_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 452:86] + node _T_908 = bits(_T_907, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_909 = eq(btb_rd_addr_p1_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 452:86] + node _T_910 = bits(_T_909, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_911 = eq(btb_rd_addr_p1_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 452:86] + node _T_912 = bits(_T_911, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_913 = eq(btb_rd_addr_p1_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 452:86] + node _T_914 = bits(_T_913, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_915 = eq(btb_rd_addr_p1_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 452:86] + node _T_916 = bits(_T_915, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_917 = eq(btb_rd_addr_p1_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 452:86] + node _T_918 = bits(_T_917, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_919 = eq(btb_rd_addr_p1_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 452:86] + node _T_920 = bits(_T_919, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_921 = eq(btb_rd_addr_p1_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 452:86] + node _T_922 = bits(_T_921, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_923 = eq(btb_rd_addr_p1_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 452:86] + node _T_924 = bits(_T_923, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_925 = eq(btb_rd_addr_p1_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 452:86] + node _T_926 = bits(_T_925, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_927 = eq(btb_rd_addr_p1_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 452:86] + node _T_928 = bits(_T_927, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_929 = eq(btb_rd_addr_p1_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 452:86] + node _T_930 = bits(_T_929, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_931 = eq(btb_rd_addr_p1_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 452:86] + node _T_932 = bits(_T_931, 0, 0) @[ifu_bp_ctl.scala 452:95] + node _T_933 = mux(_T_902, btb_bank0_rd_data_way1_out_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_934 = mux(_T_904, btb_bank0_rd_data_way1_out_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_935 = mux(_T_906, btb_bank0_rd_data_way1_out_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_936 = mux(_T_908, btb_bank0_rd_data_way1_out_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_937 = mux(_T_910, btb_bank0_rd_data_way1_out_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_938 = mux(_T_912, btb_bank0_rd_data_way1_out_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_939 = mux(_T_914, btb_bank0_rd_data_way1_out_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_940 = mux(_T_916, btb_bank0_rd_data_way1_out_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_941 = mux(_T_918, btb_bank0_rd_data_way1_out_8, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_942 = mux(_T_920, btb_bank0_rd_data_way1_out_9, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_943 = mux(_T_922, btb_bank0_rd_data_way1_out_10, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_944 = mux(_T_924, btb_bank0_rd_data_way1_out_11, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_945 = mux(_T_926, btb_bank0_rd_data_way1_out_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_946 = mux(_T_928, btb_bank0_rd_data_way1_out_13, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_947 = mux(_T_930, btb_bank0_rd_data_way1_out_14, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_948 = mux(_T_932, btb_bank0_rd_data_way1_out_15, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_949 = or(_T_933, _T_934) @[Mux.scala 27:72] node _T_950 = or(_T_949, _T_935) @[Mux.scala 27:72] node _T_951 = or(_T_950, _T_936) @[Mux.scala 27:72] node _T_952 = or(_T_951, _T_937) @[Mux.scala 27:72] @@ -2657,1190 +2657,1190 @@ circuit ifu_bp_ctl : node _T_959 = or(_T_958, _T_944) @[Mux.scala 27:72] node _T_960 = or(_T_959, _T_945) @[Mux.scala 27:72] node _T_961 = or(_T_960, _T_946) @[Mux.scala 27:72] - wire _T_962 : UInt @[Mux.scala 27:72] - _T_962 <= _T_961 @[Mux.scala 27:72] - btb_bank0_rd_data_way1_p1_f <= _T_962 @[ifu_bp_ctl.scala 453:31] - wire bht_bank_clken : UInt<1>[1][2] @[ifu_bp_ctl.scala 510:28] - wire bht_bank_clk : Clock[1][2] @[ifu_bp_ctl.scala 512:26] + node _T_962 = or(_T_961, _T_947) @[Mux.scala 27:72] + node _T_963 = or(_T_962, _T_948) @[Mux.scala 27:72] + wire _T_964 : UInt @[Mux.scala 27:72] + _T_964 <= _T_963 @[Mux.scala 27:72] + btb_bank0_rd_data_way1_p1_f <= _T_964 @[ifu_bp_ctl.scala 452:31] + wire bht_bank_clken : UInt<1>[1][2] @[ifu_bp_ctl.scala 509:28] + wire bht_bank_clk : Clock[1][2] @[ifu_bp_ctl.scala 511:26] inst rvclkhdr_41 of rvclkhdr_41 @[lib.scala 343:22] rvclkhdr_41.clock <= clock rvclkhdr_41.reset <= reset rvclkhdr_41.io.clk <= clock @[lib.scala 344:17] rvclkhdr_41.io.en <= bht_bank_clken[0][0] @[lib.scala 345:16] rvclkhdr_41.io.scan_mode <= UInt<1>("h00") @[lib.scala 346:23] - bht_bank_clk[0][0] <= rvclkhdr_41.io.l1clk @[ifu_bp_ctl.scala 514:84] + bht_bank_clk[0][0] <= rvclkhdr_41.io.l1clk @[ifu_bp_ctl.scala 513:84] inst rvclkhdr_42 of rvclkhdr_42 @[lib.scala 343:22] rvclkhdr_42.clock <= clock rvclkhdr_42.reset <= reset rvclkhdr_42.io.clk <= clock @[lib.scala 344:17] rvclkhdr_42.io.en <= bht_bank_clken[1][0] @[lib.scala 345:16] rvclkhdr_42.io.scan_mode <= UInt<1>("h00") @[lib.scala 346:23] - bht_bank_clk[1][0] <= rvclkhdr_42.io.l1clk @[ifu_bp_ctl.scala 514:84] - node _T_963 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 519:40] - node _T_964 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 519:60] - node _T_965 = eq(_T_964, UInt<1>("h00")) @[ifu_bp_ctl.scala 519:109] - node _T_966 = or(_T_965, UInt<1>("h01")) @[ifu_bp_ctl.scala 519:117] - node _T_967 = and(_T_963, _T_966) @[ifu_bp_ctl.scala 519:44] - node _T_968 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 520:40] - node _T_969 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 520:60] - node _T_970 = eq(_T_969, UInt<1>("h00")) @[ifu_bp_ctl.scala 520:109] - node _T_971 = or(_T_970, UInt<1>("h01")) @[ifu_bp_ctl.scala 520:117] - node _T_972 = and(_T_968, _T_971) @[ifu_bp_ctl.scala 520:44] - node _T_973 = or(_T_967, _T_972) @[ifu_bp_ctl.scala 519:142] - bht_bank_clken[0][0] <= _T_973 @[ifu_bp_ctl.scala 519:26] - node _T_974 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 519:40] - node _T_975 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 519:60] - node _T_976 = eq(_T_975, UInt<1>("h00")) @[ifu_bp_ctl.scala 519:109] - node _T_977 = or(_T_976, UInt<1>("h01")) @[ifu_bp_ctl.scala 519:117] - node _T_978 = and(_T_974, _T_977) @[ifu_bp_ctl.scala 519:44] - node _T_979 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 520:40] - node _T_980 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 520:60] - node _T_981 = eq(_T_980, UInt<1>("h00")) @[ifu_bp_ctl.scala 520:109] - node _T_982 = or(_T_981, UInt<1>("h01")) @[ifu_bp_ctl.scala 520:117] - node _T_983 = and(_T_979, _T_982) @[ifu_bp_ctl.scala 520:44] - node _T_984 = or(_T_978, _T_983) @[ifu_bp_ctl.scala 519:142] - bht_bank_clken[1][0] <= _T_984 @[ifu_bp_ctl.scala 519:26] - node _T_985 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_986 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_987 = eq(_T_986, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:74] - node _T_988 = and(_T_985, _T_987) @[ifu_bp_ctl.scala 525:23] - node _T_989 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_990 = eq(_T_989, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_991 = and(_T_988, _T_990) @[ifu_bp_ctl.scala 525:81] - node _T_992 = or(_T_991, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_993 = bits(_T_992, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_0 = mux(_T_993, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_994 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_995 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_996 = eq(_T_995, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:74] - node _T_997 = and(_T_994, _T_996) @[ifu_bp_ctl.scala 525:23] - node _T_998 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_999 = eq(_T_998, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1000 = and(_T_997, _T_999) @[ifu_bp_ctl.scala 525:81] - node _T_1001 = or(_T_1000, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1002 = bits(_T_1001, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_1 = mux(_T_1002, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1003 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1004 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1005 = eq(_T_1004, UInt<2>("h02")) @[ifu_bp_ctl.scala 525:74] - node _T_1006 = and(_T_1003, _T_1005) @[ifu_bp_ctl.scala 525:23] - node _T_1007 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1008 = eq(_T_1007, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1009 = and(_T_1006, _T_1008) @[ifu_bp_ctl.scala 525:81] - node _T_1010 = or(_T_1009, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1011 = bits(_T_1010, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_2 = mux(_T_1011, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1012 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1013 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1014 = eq(_T_1013, UInt<2>("h03")) @[ifu_bp_ctl.scala 525:74] - node _T_1015 = and(_T_1012, _T_1014) @[ifu_bp_ctl.scala 525:23] - node _T_1016 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1017 = eq(_T_1016, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1018 = and(_T_1015, _T_1017) @[ifu_bp_ctl.scala 525:81] - node _T_1019 = or(_T_1018, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1020 = bits(_T_1019, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_3 = mux(_T_1020, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1021 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1022 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1023 = eq(_T_1022, UInt<3>("h04")) @[ifu_bp_ctl.scala 525:74] - node _T_1024 = and(_T_1021, _T_1023) @[ifu_bp_ctl.scala 525:23] - node _T_1025 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1026 = eq(_T_1025, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1027 = and(_T_1024, _T_1026) @[ifu_bp_ctl.scala 525:81] - node _T_1028 = or(_T_1027, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1029 = bits(_T_1028, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_4 = mux(_T_1029, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1030 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1031 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1032 = eq(_T_1031, UInt<3>("h05")) @[ifu_bp_ctl.scala 525:74] - node _T_1033 = and(_T_1030, _T_1032) @[ifu_bp_ctl.scala 525:23] - node _T_1034 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1035 = eq(_T_1034, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1036 = and(_T_1033, _T_1035) @[ifu_bp_ctl.scala 525:81] - node _T_1037 = or(_T_1036, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1038 = bits(_T_1037, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_5 = mux(_T_1038, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1039 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1040 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1041 = eq(_T_1040, UInt<3>("h06")) @[ifu_bp_ctl.scala 525:74] - node _T_1042 = and(_T_1039, _T_1041) @[ifu_bp_ctl.scala 525:23] - node _T_1043 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1044 = eq(_T_1043, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1045 = and(_T_1042, _T_1044) @[ifu_bp_ctl.scala 525:81] - node _T_1046 = or(_T_1045, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1047 = bits(_T_1046, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_6 = mux(_T_1047, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1048 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1049 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1050 = eq(_T_1049, UInt<3>("h07")) @[ifu_bp_ctl.scala 525:74] - node _T_1051 = and(_T_1048, _T_1050) @[ifu_bp_ctl.scala 525:23] - node _T_1052 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1053 = eq(_T_1052, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1054 = and(_T_1051, _T_1053) @[ifu_bp_ctl.scala 525:81] - node _T_1055 = or(_T_1054, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1056 = bits(_T_1055, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_7 = mux(_T_1056, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1057 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1058 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1059 = eq(_T_1058, UInt<4>("h08")) @[ifu_bp_ctl.scala 525:74] - node _T_1060 = and(_T_1057, _T_1059) @[ifu_bp_ctl.scala 525:23] - node _T_1061 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1062 = eq(_T_1061, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1063 = and(_T_1060, _T_1062) @[ifu_bp_ctl.scala 525:81] - node _T_1064 = or(_T_1063, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1065 = bits(_T_1064, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_8 = mux(_T_1065, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1066 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1067 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1068 = eq(_T_1067, UInt<4>("h09")) @[ifu_bp_ctl.scala 525:74] - node _T_1069 = and(_T_1066, _T_1068) @[ifu_bp_ctl.scala 525:23] - node _T_1070 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1071 = eq(_T_1070, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1072 = and(_T_1069, _T_1071) @[ifu_bp_ctl.scala 525:81] - node _T_1073 = or(_T_1072, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1074 = bits(_T_1073, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_9 = mux(_T_1074, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1075 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1076 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1077 = eq(_T_1076, UInt<4>("h0a")) @[ifu_bp_ctl.scala 525:74] - node _T_1078 = and(_T_1075, _T_1077) @[ifu_bp_ctl.scala 525:23] - node _T_1079 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1080 = eq(_T_1079, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1081 = and(_T_1078, _T_1080) @[ifu_bp_ctl.scala 525:81] - node _T_1082 = or(_T_1081, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1083 = bits(_T_1082, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_10 = mux(_T_1083, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1084 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1085 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1086 = eq(_T_1085, UInt<4>("h0b")) @[ifu_bp_ctl.scala 525:74] - node _T_1087 = and(_T_1084, _T_1086) @[ifu_bp_ctl.scala 525:23] - node _T_1088 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1089 = eq(_T_1088, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1090 = and(_T_1087, _T_1089) @[ifu_bp_ctl.scala 525:81] - node _T_1091 = or(_T_1090, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1092 = bits(_T_1091, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_11 = mux(_T_1092, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1093 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1094 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1095 = eq(_T_1094, UInt<4>("h0c")) @[ifu_bp_ctl.scala 525:74] - node _T_1096 = and(_T_1093, _T_1095) @[ifu_bp_ctl.scala 525:23] - node _T_1097 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1098 = eq(_T_1097, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1099 = and(_T_1096, _T_1098) @[ifu_bp_ctl.scala 525:81] - node _T_1100 = or(_T_1099, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1101 = bits(_T_1100, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_12 = mux(_T_1101, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1102 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1103 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1104 = eq(_T_1103, UInt<4>("h0d")) @[ifu_bp_ctl.scala 525:74] - node _T_1105 = and(_T_1102, _T_1104) @[ifu_bp_ctl.scala 525:23] - node _T_1106 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1107 = eq(_T_1106, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1108 = and(_T_1105, _T_1107) @[ifu_bp_ctl.scala 525:81] - node _T_1109 = or(_T_1108, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1110 = bits(_T_1109, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_13 = mux(_T_1110, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1111 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1112 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1113 = eq(_T_1112, UInt<4>("h0e")) @[ifu_bp_ctl.scala 525:74] - node _T_1114 = and(_T_1111, _T_1113) @[ifu_bp_ctl.scala 525:23] - node _T_1115 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1116 = eq(_T_1115, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1117 = and(_T_1114, _T_1116) @[ifu_bp_ctl.scala 525:81] - node _T_1118 = or(_T_1117, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1119 = bits(_T_1118, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_14 = mux(_T_1119, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1120 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 525:20] - node _T_1121 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1122 = eq(_T_1121, UInt<4>("h0f")) @[ifu_bp_ctl.scala 525:74] - node _T_1123 = and(_T_1120, _T_1122) @[ifu_bp_ctl.scala 525:23] - node _T_1124 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1125 = eq(_T_1124, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1126 = and(_T_1123, _T_1125) @[ifu_bp_ctl.scala 525:81] - node _T_1127 = or(_T_1126, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1128 = bits(_T_1127, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_0_0_15 = mux(_T_1128, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1129 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1130 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1131 = eq(_T_1130, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:74] - node _T_1132 = and(_T_1129, _T_1131) @[ifu_bp_ctl.scala 525:23] - node _T_1133 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1134 = eq(_T_1133, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1135 = and(_T_1132, _T_1134) @[ifu_bp_ctl.scala 525:81] - node _T_1136 = or(_T_1135, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1137 = bits(_T_1136, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_0 = mux(_T_1137, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1138 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1139 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1140 = eq(_T_1139, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:74] - node _T_1141 = and(_T_1138, _T_1140) @[ifu_bp_ctl.scala 525:23] - node _T_1142 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1143 = eq(_T_1142, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1144 = and(_T_1141, _T_1143) @[ifu_bp_ctl.scala 525:81] - node _T_1145 = or(_T_1144, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1146 = bits(_T_1145, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_1 = mux(_T_1146, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1147 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1148 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1149 = eq(_T_1148, UInt<2>("h02")) @[ifu_bp_ctl.scala 525:74] - node _T_1150 = and(_T_1147, _T_1149) @[ifu_bp_ctl.scala 525:23] - node _T_1151 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1152 = eq(_T_1151, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1153 = and(_T_1150, _T_1152) @[ifu_bp_ctl.scala 525:81] - node _T_1154 = or(_T_1153, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1155 = bits(_T_1154, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_2 = mux(_T_1155, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1156 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1157 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1158 = eq(_T_1157, UInt<2>("h03")) @[ifu_bp_ctl.scala 525:74] - node _T_1159 = and(_T_1156, _T_1158) @[ifu_bp_ctl.scala 525:23] - node _T_1160 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1161 = eq(_T_1160, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1162 = and(_T_1159, _T_1161) @[ifu_bp_ctl.scala 525:81] - node _T_1163 = or(_T_1162, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1164 = bits(_T_1163, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_3 = mux(_T_1164, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1165 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1166 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1167 = eq(_T_1166, UInt<3>("h04")) @[ifu_bp_ctl.scala 525:74] - node _T_1168 = and(_T_1165, _T_1167) @[ifu_bp_ctl.scala 525:23] - node _T_1169 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1170 = eq(_T_1169, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1171 = and(_T_1168, _T_1170) @[ifu_bp_ctl.scala 525:81] - node _T_1172 = or(_T_1171, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1173 = bits(_T_1172, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_4 = mux(_T_1173, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1174 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1175 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1176 = eq(_T_1175, UInt<3>("h05")) @[ifu_bp_ctl.scala 525:74] - node _T_1177 = and(_T_1174, _T_1176) @[ifu_bp_ctl.scala 525:23] - node _T_1178 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1179 = eq(_T_1178, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1180 = and(_T_1177, _T_1179) @[ifu_bp_ctl.scala 525:81] - node _T_1181 = or(_T_1180, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1182 = bits(_T_1181, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_5 = mux(_T_1182, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1183 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1184 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1185 = eq(_T_1184, UInt<3>("h06")) @[ifu_bp_ctl.scala 525:74] - node _T_1186 = and(_T_1183, _T_1185) @[ifu_bp_ctl.scala 525:23] - node _T_1187 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1188 = eq(_T_1187, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1189 = and(_T_1186, _T_1188) @[ifu_bp_ctl.scala 525:81] - node _T_1190 = or(_T_1189, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1191 = bits(_T_1190, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_6 = mux(_T_1191, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1192 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1193 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1194 = eq(_T_1193, UInt<3>("h07")) @[ifu_bp_ctl.scala 525:74] - node _T_1195 = and(_T_1192, _T_1194) @[ifu_bp_ctl.scala 525:23] - node _T_1196 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1197 = eq(_T_1196, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1198 = and(_T_1195, _T_1197) @[ifu_bp_ctl.scala 525:81] - node _T_1199 = or(_T_1198, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1200 = bits(_T_1199, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_7 = mux(_T_1200, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1201 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1202 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1203 = eq(_T_1202, UInt<4>("h08")) @[ifu_bp_ctl.scala 525:74] - node _T_1204 = and(_T_1201, _T_1203) @[ifu_bp_ctl.scala 525:23] - node _T_1205 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1206 = eq(_T_1205, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1207 = and(_T_1204, _T_1206) @[ifu_bp_ctl.scala 525:81] - node _T_1208 = or(_T_1207, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1209 = bits(_T_1208, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_8 = mux(_T_1209, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1210 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1211 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1212 = eq(_T_1211, UInt<4>("h09")) @[ifu_bp_ctl.scala 525:74] - node _T_1213 = and(_T_1210, _T_1212) @[ifu_bp_ctl.scala 525:23] - node _T_1214 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1215 = eq(_T_1214, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1216 = and(_T_1213, _T_1215) @[ifu_bp_ctl.scala 525:81] - node _T_1217 = or(_T_1216, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1218 = bits(_T_1217, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_9 = mux(_T_1218, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1219 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1220 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1221 = eq(_T_1220, UInt<4>("h0a")) @[ifu_bp_ctl.scala 525:74] - node _T_1222 = and(_T_1219, _T_1221) @[ifu_bp_ctl.scala 525:23] - node _T_1223 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1224 = eq(_T_1223, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1225 = and(_T_1222, _T_1224) @[ifu_bp_ctl.scala 525:81] - node _T_1226 = or(_T_1225, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1227 = bits(_T_1226, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_10 = mux(_T_1227, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1228 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1229 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1230 = eq(_T_1229, UInt<4>("h0b")) @[ifu_bp_ctl.scala 525:74] - node _T_1231 = and(_T_1228, _T_1230) @[ifu_bp_ctl.scala 525:23] - node _T_1232 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1233 = eq(_T_1232, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1234 = and(_T_1231, _T_1233) @[ifu_bp_ctl.scala 525:81] - node _T_1235 = or(_T_1234, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1236 = bits(_T_1235, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_11 = mux(_T_1236, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1237 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1238 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1239 = eq(_T_1238, UInt<4>("h0c")) @[ifu_bp_ctl.scala 525:74] - node _T_1240 = and(_T_1237, _T_1239) @[ifu_bp_ctl.scala 525:23] - node _T_1241 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1242 = eq(_T_1241, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1243 = and(_T_1240, _T_1242) @[ifu_bp_ctl.scala 525:81] - node _T_1244 = or(_T_1243, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1245 = bits(_T_1244, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_12 = mux(_T_1245, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1246 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1247 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1248 = eq(_T_1247, UInt<4>("h0d")) @[ifu_bp_ctl.scala 525:74] - node _T_1249 = and(_T_1246, _T_1248) @[ifu_bp_ctl.scala 525:23] - node _T_1250 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1251 = eq(_T_1250, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1252 = and(_T_1249, _T_1251) @[ifu_bp_ctl.scala 525:81] - node _T_1253 = or(_T_1252, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1254 = bits(_T_1253, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_13 = mux(_T_1254, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1255 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1256 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1257 = eq(_T_1256, UInt<4>("h0e")) @[ifu_bp_ctl.scala 525:74] - node _T_1258 = and(_T_1255, _T_1257) @[ifu_bp_ctl.scala 525:23] - node _T_1259 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1260 = eq(_T_1259, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1261 = and(_T_1258, _T_1260) @[ifu_bp_ctl.scala 525:81] - node _T_1262 = or(_T_1261, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1263 = bits(_T_1262, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_14 = mux(_T_1263, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - node _T_1264 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 525:20] - node _T_1265 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:37] - node _T_1266 = eq(_T_1265, UInt<4>("h0f")) @[ifu_bp_ctl.scala 525:74] - node _T_1267 = and(_T_1264, _T_1266) @[ifu_bp_ctl.scala 525:23] - node _T_1268 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 525:95] - node _T_1269 = eq(_T_1268, UInt<1>("h00")) @[ifu_bp_ctl.scala 525:154] - node _T_1270 = and(_T_1267, _T_1269) @[ifu_bp_ctl.scala 525:81] - node _T_1271 = or(_T_1270, UInt<1>("h01")) @[ifu_bp_ctl.scala 525:161] - node _T_1272 = bits(_T_1271, 0, 0) @[ifu_bp_ctl.scala 525:183] - node bht_bank_wr_data_1_0_15 = mux(_T_1272, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 525:8] - wire bht_bank_sel : UInt<1>[16][1][2] @[ifu_bp_ctl.scala 527:26] - node _T_1273 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1274 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1275 = eq(_T_1274, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:97] - node _T_1276 = and(_T_1273, _T_1275) @[ifu_bp_ctl.scala 533:45] - node _T_1277 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1278 = eq(_T_1277, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1279 = or(_T_1278, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1280 = and(_T_1276, _T_1279) @[ifu_bp_ctl.scala 533:110] - node _T_1281 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1282 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1283 = eq(_T_1282, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:74] - node _T_1284 = and(_T_1281, _T_1283) @[ifu_bp_ctl.scala 534:22] - node _T_1285 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1286 = eq(_T_1285, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1287 = or(_T_1286, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1288 = and(_T_1284, _T_1287) @[ifu_bp_ctl.scala 534:87] - node _T_1289 = or(_T_1280, _T_1288) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][0] <= _T_1289 @[ifu_bp_ctl.scala 533:27] - node _T_1290 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1291 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1292 = eq(_T_1291, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:97] - node _T_1293 = and(_T_1290, _T_1292) @[ifu_bp_ctl.scala 533:45] - node _T_1294 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1295 = eq(_T_1294, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1296 = or(_T_1295, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1297 = and(_T_1293, _T_1296) @[ifu_bp_ctl.scala 533:110] - node _T_1298 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1299 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1300 = eq(_T_1299, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:74] - node _T_1301 = and(_T_1298, _T_1300) @[ifu_bp_ctl.scala 534:22] - node _T_1302 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1303 = eq(_T_1302, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1304 = or(_T_1303, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1305 = and(_T_1301, _T_1304) @[ifu_bp_ctl.scala 534:87] - node _T_1306 = or(_T_1297, _T_1305) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][1] <= _T_1306 @[ifu_bp_ctl.scala 533:27] - node _T_1307 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1308 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1309 = eq(_T_1308, UInt<2>("h02")) @[ifu_bp_ctl.scala 533:97] - node _T_1310 = and(_T_1307, _T_1309) @[ifu_bp_ctl.scala 533:45] - node _T_1311 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1312 = eq(_T_1311, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1313 = or(_T_1312, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1314 = and(_T_1310, _T_1313) @[ifu_bp_ctl.scala 533:110] - node _T_1315 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1316 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1317 = eq(_T_1316, UInt<2>("h02")) @[ifu_bp_ctl.scala 534:74] - node _T_1318 = and(_T_1315, _T_1317) @[ifu_bp_ctl.scala 534:22] - node _T_1319 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1320 = eq(_T_1319, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1321 = or(_T_1320, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1322 = and(_T_1318, _T_1321) @[ifu_bp_ctl.scala 534:87] - node _T_1323 = or(_T_1314, _T_1322) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][2] <= _T_1323 @[ifu_bp_ctl.scala 533:27] - node _T_1324 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1325 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1326 = eq(_T_1325, UInt<2>("h03")) @[ifu_bp_ctl.scala 533:97] - node _T_1327 = and(_T_1324, _T_1326) @[ifu_bp_ctl.scala 533:45] - node _T_1328 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1329 = eq(_T_1328, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1330 = or(_T_1329, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1331 = and(_T_1327, _T_1330) @[ifu_bp_ctl.scala 533:110] - node _T_1332 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1333 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1334 = eq(_T_1333, UInt<2>("h03")) @[ifu_bp_ctl.scala 534:74] - node _T_1335 = and(_T_1332, _T_1334) @[ifu_bp_ctl.scala 534:22] - node _T_1336 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1337 = eq(_T_1336, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1338 = or(_T_1337, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1339 = and(_T_1335, _T_1338) @[ifu_bp_ctl.scala 534:87] - node _T_1340 = or(_T_1331, _T_1339) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][3] <= _T_1340 @[ifu_bp_ctl.scala 533:27] - node _T_1341 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1342 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1343 = eq(_T_1342, UInt<3>("h04")) @[ifu_bp_ctl.scala 533:97] - node _T_1344 = and(_T_1341, _T_1343) @[ifu_bp_ctl.scala 533:45] - node _T_1345 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1346 = eq(_T_1345, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1347 = or(_T_1346, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1348 = and(_T_1344, _T_1347) @[ifu_bp_ctl.scala 533:110] - node _T_1349 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1350 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1351 = eq(_T_1350, UInt<3>("h04")) @[ifu_bp_ctl.scala 534:74] - node _T_1352 = and(_T_1349, _T_1351) @[ifu_bp_ctl.scala 534:22] - node _T_1353 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1354 = eq(_T_1353, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1355 = or(_T_1354, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1356 = and(_T_1352, _T_1355) @[ifu_bp_ctl.scala 534:87] - node _T_1357 = or(_T_1348, _T_1356) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][4] <= _T_1357 @[ifu_bp_ctl.scala 533:27] - node _T_1358 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1359 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1360 = eq(_T_1359, UInt<3>("h05")) @[ifu_bp_ctl.scala 533:97] - node _T_1361 = and(_T_1358, _T_1360) @[ifu_bp_ctl.scala 533:45] - node _T_1362 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1363 = eq(_T_1362, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1364 = or(_T_1363, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1365 = and(_T_1361, _T_1364) @[ifu_bp_ctl.scala 533:110] - node _T_1366 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1367 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1368 = eq(_T_1367, UInt<3>("h05")) @[ifu_bp_ctl.scala 534:74] - node _T_1369 = and(_T_1366, _T_1368) @[ifu_bp_ctl.scala 534:22] - node _T_1370 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1371 = eq(_T_1370, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1372 = or(_T_1371, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1373 = and(_T_1369, _T_1372) @[ifu_bp_ctl.scala 534:87] - node _T_1374 = or(_T_1365, _T_1373) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][5] <= _T_1374 @[ifu_bp_ctl.scala 533:27] - node _T_1375 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1376 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1377 = eq(_T_1376, UInt<3>("h06")) @[ifu_bp_ctl.scala 533:97] - node _T_1378 = and(_T_1375, _T_1377) @[ifu_bp_ctl.scala 533:45] - node _T_1379 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1380 = eq(_T_1379, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1381 = or(_T_1380, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1382 = and(_T_1378, _T_1381) @[ifu_bp_ctl.scala 533:110] - node _T_1383 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1384 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1385 = eq(_T_1384, UInt<3>("h06")) @[ifu_bp_ctl.scala 534:74] - node _T_1386 = and(_T_1383, _T_1385) @[ifu_bp_ctl.scala 534:22] - node _T_1387 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1388 = eq(_T_1387, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1389 = or(_T_1388, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1390 = and(_T_1386, _T_1389) @[ifu_bp_ctl.scala 534:87] - node _T_1391 = or(_T_1382, _T_1390) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][6] <= _T_1391 @[ifu_bp_ctl.scala 533:27] - node _T_1392 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1393 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1394 = eq(_T_1393, UInt<3>("h07")) @[ifu_bp_ctl.scala 533:97] - node _T_1395 = and(_T_1392, _T_1394) @[ifu_bp_ctl.scala 533:45] - node _T_1396 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1397 = eq(_T_1396, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1398 = or(_T_1397, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1399 = and(_T_1395, _T_1398) @[ifu_bp_ctl.scala 533:110] - node _T_1400 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1401 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1402 = eq(_T_1401, UInt<3>("h07")) @[ifu_bp_ctl.scala 534:74] - node _T_1403 = and(_T_1400, _T_1402) @[ifu_bp_ctl.scala 534:22] - node _T_1404 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1405 = eq(_T_1404, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1406 = or(_T_1405, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1407 = and(_T_1403, _T_1406) @[ifu_bp_ctl.scala 534:87] - node _T_1408 = or(_T_1399, _T_1407) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][7] <= _T_1408 @[ifu_bp_ctl.scala 533:27] - node _T_1409 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1410 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1411 = eq(_T_1410, UInt<4>("h08")) @[ifu_bp_ctl.scala 533:97] - node _T_1412 = and(_T_1409, _T_1411) @[ifu_bp_ctl.scala 533:45] - node _T_1413 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1414 = eq(_T_1413, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1415 = or(_T_1414, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1416 = and(_T_1412, _T_1415) @[ifu_bp_ctl.scala 533:110] - node _T_1417 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1418 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1419 = eq(_T_1418, UInt<4>("h08")) @[ifu_bp_ctl.scala 534:74] - node _T_1420 = and(_T_1417, _T_1419) @[ifu_bp_ctl.scala 534:22] - node _T_1421 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1422 = eq(_T_1421, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1423 = or(_T_1422, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1424 = and(_T_1420, _T_1423) @[ifu_bp_ctl.scala 534:87] - node _T_1425 = or(_T_1416, _T_1424) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][8] <= _T_1425 @[ifu_bp_ctl.scala 533:27] - node _T_1426 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1427 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1428 = eq(_T_1427, UInt<4>("h09")) @[ifu_bp_ctl.scala 533:97] - node _T_1429 = and(_T_1426, _T_1428) @[ifu_bp_ctl.scala 533:45] - node _T_1430 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1431 = eq(_T_1430, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1432 = or(_T_1431, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1433 = and(_T_1429, _T_1432) @[ifu_bp_ctl.scala 533:110] - node _T_1434 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1435 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1436 = eq(_T_1435, UInt<4>("h09")) @[ifu_bp_ctl.scala 534:74] - node _T_1437 = and(_T_1434, _T_1436) @[ifu_bp_ctl.scala 534:22] - node _T_1438 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1439 = eq(_T_1438, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1440 = or(_T_1439, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1441 = and(_T_1437, _T_1440) @[ifu_bp_ctl.scala 534:87] - node _T_1442 = or(_T_1433, _T_1441) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][9] <= _T_1442 @[ifu_bp_ctl.scala 533:27] - node _T_1443 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1444 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1445 = eq(_T_1444, UInt<4>("h0a")) @[ifu_bp_ctl.scala 533:97] - node _T_1446 = and(_T_1443, _T_1445) @[ifu_bp_ctl.scala 533:45] - node _T_1447 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1448 = eq(_T_1447, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1449 = or(_T_1448, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1450 = and(_T_1446, _T_1449) @[ifu_bp_ctl.scala 533:110] - node _T_1451 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1452 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1453 = eq(_T_1452, UInt<4>("h0a")) @[ifu_bp_ctl.scala 534:74] - node _T_1454 = and(_T_1451, _T_1453) @[ifu_bp_ctl.scala 534:22] - node _T_1455 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1456 = eq(_T_1455, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1457 = or(_T_1456, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1458 = and(_T_1454, _T_1457) @[ifu_bp_ctl.scala 534:87] - node _T_1459 = or(_T_1450, _T_1458) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][10] <= _T_1459 @[ifu_bp_ctl.scala 533:27] - node _T_1460 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1461 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1462 = eq(_T_1461, UInt<4>("h0b")) @[ifu_bp_ctl.scala 533:97] - node _T_1463 = and(_T_1460, _T_1462) @[ifu_bp_ctl.scala 533:45] - node _T_1464 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1465 = eq(_T_1464, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1466 = or(_T_1465, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1467 = and(_T_1463, _T_1466) @[ifu_bp_ctl.scala 533:110] - node _T_1468 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1469 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1470 = eq(_T_1469, UInt<4>("h0b")) @[ifu_bp_ctl.scala 534:74] - node _T_1471 = and(_T_1468, _T_1470) @[ifu_bp_ctl.scala 534:22] - node _T_1472 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1473 = eq(_T_1472, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1474 = or(_T_1473, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1475 = and(_T_1471, _T_1474) @[ifu_bp_ctl.scala 534:87] - node _T_1476 = or(_T_1467, _T_1475) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][11] <= _T_1476 @[ifu_bp_ctl.scala 533:27] - node _T_1477 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1478 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1479 = eq(_T_1478, UInt<4>("h0c")) @[ifu_bp_ctl.scala 533:97] - node _T_1480 = and(_T_1477, _T_1479) @[ifu_bp_ctl.scala 533:45] - node _T_1481 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1482 = eq(_T_1481, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1483 = or(_T_1482, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1484 = and(_T_1480, _T_1483) @[ifu_bp_ctl.scala 533:110] - node _T_1485 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1486 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1487 = eq(_T_1486, UInt<4>("h0c")) @[ifu_bp_ctl.scala 534:74] - node _T_1488 = and(_T_1485, _T_1487) @[ifu_bp_ctl.scala 534:22] - node _T_1489 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1490 = eq(_T_1489, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1491 = or(_T_1490, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1492 = and(_T_1488, _T_1491) @[ifu_bp_ctl.scala 534:87] - node _T_1493 = or(_T_1484, _T_1492) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][12] <= _T_1493 @[ifu_bp_ctl.scala 533:27] - node _T_1494 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1495 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1496 = eq(_T_1495, UInt<4>("h0d")) @[ifu_bp_ctl.scala 533:97] - node _T_1497 = and(_T_1494, _T_1496) @[ifu_bp_ctl.scala 533:45] - node _T_1498 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1499 = eq(_T_1498, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1500 = or(_T_1499, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1501 = and(_T_1497, _T_1500) @[ifu_bp_ctl.scala 533:110] - node _T_1502 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1503 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1504 = eq(_T_1503, UInt<4>("h0d")) @[ifu_bp_ctl.scala 534:74] - node _T_1505 = and(_T_1502, _T_1504) @[ifu_bp_ctl.scala 534:22] - node _T_1506 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1507 = eq(_T_1506, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1508 = or(_T_1507, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1509 = and(_T_1505, _T_1508) @[ifu_bp_ctl.scala 534:87] - node _T_1510 = or(_T_1501, _T_1509) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][13] <= _T_1510 @[ifu_bp_ctl.scala 533:27] - node _T_1511 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1512 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1513 = eq(_T_1512, UInt<4>("h0e")) @[ifu_bp_ctl.scala 533:97] - node _T_1514 = and(_T_1511, _T_1513) @[ifu_bp_ctl.scala 533:45] - node _T_1515 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1516 = eq(_T_1515, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1517 = or(_T_1516, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1518 = and(_T_1514, _T_1517) @[ifu_bp_ctl.scala 533:110] - node _T_1519 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1520 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1521 = eq(_T_1520, UInt<4>("h0e")) @[ifu_bp_ctl.scala 534:74] - node _T_1522 = and(_T_1519, _T_1521) @[ifu_bp_ctl.scala 534:22] - node _T_1523 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1524 = eq(_T_1523, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1525 = or(_T_1524, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1526 = and(_T_1522, _T_1525) @[ifu_bp_ctl.scala 534:87] - node _T_1527 = or(_T_1518, _T_1526) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][14] <= _T_1527 @[ifu_bp_ctl.scala 533:27] - node _T_1528 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 533:41] - node _T_1529 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1530 = eq(_T_1529, UInt<4>("h0f")) @[ifu_bp_ctl.scala 533:97] - node _T_1531 = and(_T_1528, _T_1530) @[ifu_bp_ctl.scala 533:45] - node _T_1532 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1533 = eq(_T_1532, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1534 = or(_T_1533, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1535 = and(_T_1531, _T_1534) @[ifu_bp_ctl.scala 533:110] - node _T_1536 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 534:18] - node _T_1537 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1538 = eq(_T_1537, UInt<4>("h0f")) @[ifu_bp_ctl.scala 534:74] - node _T_1539 = and(_T_1536, _T_1538) @[ifu_bp_ctl.scala 534:22] - node _T_1540 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1541 = eq(_T_1540, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1542 = or(_T_1541, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1543 = and(_T_1539, _T_1542) @[ifu_bp_ctl.scala 534:87] - node _T_1544 = or(_T_1535, _T_1543) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[0][0][15] <= _T_1544 @[ifu_bp_ctl.scala 533:27] - node _T_1545 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1546 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1547 = eq(_T_1546, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:97] - node _T_1548 = and(_T_1545, _T_1547) @[ifu_bp_ctl.scala 533:45] - node _T_1549 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1550 = eq(_T_1549, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1551 = or(_T_1550, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1552 = and(_T_1548, _T_1551) @[ifu_bp_ctl.scala 533:110] - node _T_1553 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1554 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1555 = eq(_T_1554, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:74] - node _T_1556 = and(_T_1553, _T_1555) @[ifu_bp_ctl.scala 534:22] - node _T_1557 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1558 = eq(_T_1557, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1559 = or(_T_1558, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1560 = and(_T_1556, _T_1559) @[ifu_bp_ctl.scala 534:87] - node _T_1561 = or(_T_1552, _T_1560) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][0] <= _T_1561 @[ifu_bp_ctl.scala 533:27] - node _T_1562 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1563 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1564 = eq(_T_1563, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:97] - node _T_1565 = and(_T_1562, _T_1564) @[ifu_bp_ctl.scala 533:45] - node _T_1566 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1567 = eq(_T_1566, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1568 = or(_T_1567, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1569 = and(_T_1565, _T_1568) @[ifu_bp_ctl.scala 533:110] - node _T_1570 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1571 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1572 = eq(_T_1571, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:74] - node _T_1573 = and(_T_1570, _T_1572) @[ifu_bp_ctl.scala 534:22] - node _T_1574 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1575 = eq(_T_1574, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1576 = or(_T_1575, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1577 = and(_T_1573, _T_1576) @[ifu_bp_ctl.scala 534:87] - node _T_1578 = or(_T_1569, _T_1577) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][1] <= _T_1578 @[ifu_bp_ctl.scala 533:27] - node _T_1579 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1580 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1581 = eq(_T_1580, UInt<2>("h02")) @[ifu_bp_ctl.scala 533:97] - node _T_1582 = and(_T_1579, _T_1581) @[ifu_bp_ctl.scala 533:45] - node _T_1583 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1584 = eq(_T_1583, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1585 = or(_T_1584, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1586 = and(_T_1582, _T_1585) @[ifu_bp_ctl.scala 533:110] - node _T_1587 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1588 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1589 = eq(_T_1588, UInt<2>("h02")) @[ifu_bp_ctl.scala 534:74] - node _T_1590 = and(_T_1587, _T_1589) @[ifu_bp_ctl.scala 534:22] - node _T_1591 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1592 = eq(_T_1591, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1593 = or(_T_1592, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1594 = and(_T_1590, _T_1593) @[ifu_bp_ctl.scala 534:87] - node _T_1595 = or(_T_1586, _T_1594) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][2] <= _T_1595 @[ifu_bp_ctl.scala 533:27] - node _T_1596 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1597 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1598 = eq(_T_1597, UInt<2>("h03")) @[ifu_bp_ctl.scala 533:97] - node _T_1599 = and(_T_1596, _T_1598) @[ifu_bp_ctl.scala 533:45] - node _T_1600 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1601 = eq(_T_1600, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1602 = or(_T_1601, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1603 = and(_T_1599, _T_1602) @[ifu_bp_ctl.scala 533:110] - node _T_1604 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1605 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1606 = eq(_T_1605, UInt<2>("h03")) @[ifu_bp_ctl.scala 534:74] - node _T_1607 = and(_T_1604, _T_1606) @[ifu_bp_ctl.scala 534:22] - node _T_1608 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1609 = eq(_T_1608, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1610 = or(_T_1609, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1611 = and(_T_1607, _T_1610) @[ifu_bp_ctl.scala 534:87] - node _T_1612 = or(_T_1603, _T_1611) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][3] <= _T_1612 @[ifu_bp_ctl.scala 533:27] - node _T_1613 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1614 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1615 = eq(_T_1614, UInt<3>("h04")) @[ifu_bp_ctl.scala 533:97] - node _T_1616 = and(_T_1613, _T_1615) @[ifu_bp_ctl.scala 533:45] - node _T_1617 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1618 = eq(_T_1617, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1619 = or(_T_1618, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1620 = and(_T_1616, _T_1619) @[ifu_bp_ctl.scala 533:110] - node _T_1621 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1622 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1623 = eq(_T_1622, UInt<3>("h04")) @[ifu_bp_ctl.scala 534:74] - node _T_1624 = and(_T_1621, _T_1623) @[ifu_bp_ctl.scala 534:22] - node _T_1625 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1626 = eq(_T_1625, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1627 = or(_T_1626, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1628 = and(_T_1624, _T_1627) @[ifu_bp_ctl.scala 534:87] - node _T_1629 = or(_T_1620, _T_1628) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][4] <= _T_1629 @[ifu_bp_ctl.scala 533:27] - node _T_1630 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1631 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1632 = eq(_T_1631, UInt<3>("h05")) @[ifu_bp_ctl.scala 533:97] - node _T_1633 = and(_T_1630, _T_1632) @[ifu_bp_ctl.scala 533:45] - node _T_1634 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1635 = eq(_T_1634, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1636 = or(_T_1635, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1637 = and(_T_1633, _T_1636) @[ifu_bp_ctl.scala 533:110] - node _T_1638 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1639 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1640 = eq(_T_1639, UInt<3>("h05")) @[ifu_bp_ctl.scala 534:74] - node _T_1641 = and(_T_1638, _T_1640) @[ifu_bp_ctl.scala 534:22] - node _T_1642 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1643 = eq(_T_1642, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1644 = or(_T_1643, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1645 = and(_T_1641, _T_1644) @[ifu_bp_ctl.scala 534:87] - node _T_1646 = or(_T_1637, _T_1645) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][5] <= _T_1646 @[ifu_bp_ctl.scala 533:27] - node _T_1647 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1648 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1649 = eq(_T_1648, UInt<3>("h06")) @[ifu_bp_ctl.scala 533:97] - node _T_1650 = and(_T_1647, _T_1649) @[ifu_bp_ctl.scala 533:45] - node _T_1651 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1652 = eq(_T_1651, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1653 = or(_T_1652, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1654 = and(_T_1650, _T_1653) @[ifu_bp_ctl.scala 533:110] - node _T_1655 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1656 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1657 = eq(_T_1656, UInt<3>("h06")) @[ifu_bp_ctl.scala 534:74] - node _T_1658 = and(_T_1655, _T_1657) @[ifu_bp_ctl.scala 534:22] - node _T_1659 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1660 = eq(_T_1659, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1661 = or(_T_1660, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1662 = and(_T_1658, _T_1661) @[ifu_bp_ctl.scala 534:87] - node _T_1663 = or(_T_1654, _T_1662) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][6] <= _T_1663 @[ifu_bp_ctl.scala 533:27] - node _T_1664 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1665 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1666 = eq(_T_1665, UInt<3>("h07")) @[ifu_bp_ctl.scala 533:97] - node _T_1667 = and(_T_1664, _T_1666) @[ifu_bp_ctl.scala 533:45] - node _T_1668 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1669 = eq(_T_1668, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1670 = or(_T_1669, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1671 = and(_T_1667, _T_1670) @[ifu_bp_ctl.scala 533:110] - node _T_1672 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1673 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1674 = eq(_T_1673, UInt<3>("h07")) @[ifu_bp_ctl.scala 534:74] - node _T_1675 = and(_T_1672, _T_1674) @[ifu_bp_ctl.scala 534:22] - node _T_1676 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1677 = eq(_T_1676, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1678 = or(_T_1677, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1679 = and(_T_1675, _T_1678) @[ifu_bp_ctl.scala 534:87] - node _T_1680 = or(_T_1671, _T_1679) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][7] <= _T_1680 @[ifu_bp_ctl.scala 533:27] - node _T_1681 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1682 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1683 = eq(_T_1682, UInt<4>("h08")) @[ifu_bp_ctl.scala 533:97] - node _T_1684 = and(_T_1681, _T_1683) @[ifu_bp_ctl.scala 533:45] - node _T_1685 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1686 = eq(_T_1685, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1687 = or(_T_1686, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1688 = and(_T_1684, _T_1687) @[ifu_bp_ctl.scala 533:110] - node _T_1689 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1690 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1691 = eq(_T_1690, UInt<4>("h08")) @[ifu_bp_ctl.scala 534:74] - node _T_1692 = and(_T_1689, _T_1691) @[ifu_bp_ctl.scala 534:22] - node _T_1693 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1694 = eq(_T_1693, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1695 = or(_T_1694, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1696 = and(_T_1692, _T_1695) @[ifu_bp_ctl.scala 534:87] - node _T_1697 = or(_T_1688, _T_1696) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][8] <= _T_1697 @[ifu_bp_ctl.scala 533:27] - node _T_1698 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1699 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1700 = eq(_T_1699, UInt<4>("h09")) @[ifu_bp_ctl.scala 533:97] - node _T_1701 = and(_T_1698, _T_1700) @[ifu_bp_ctl.scala 533:45] - node _T_1702 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1703 = eq(_T_1702, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1704 = or(_T_1703, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1705 = and(_T_1701, _T_1704) @[ifu_bp_ctl.scala 533:110] - node _T_1706 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1707 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1708 = eq(_T_1707, UInt<4>("h09")) @[ifu_bp_ctl.scala 534:74] - node _T_1709 = and(_T_1706, _T_1708) @[ifu_bp_ctl.scala 534:22] - node _T_1710 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1711 = eq(_T_1710, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1712 = or(_T_1711, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1713 = and(_T_1709, _T_1712) @[ifu_bp_ctl.scala 534:87] - node _T_1714 = or(_T_1705, _T_1713) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][9] <= _T_1714 @[ifu_bp_ctl.scala 533:27] - node _T_1715 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1716 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1717 = eq(_T_1716, UInt<4>("h0a")) @[ifu_bp_ctl.scala 533:97] - node _T_1718 = and(_T_1715, _T_1717) @[ifu_bp_ctl.scala 533:45] - node _T_1719 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1720 = eq(_T_1719, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1721 = or(_T_1720, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1722 = and(_T_1718, _T_1721) @[ifu_bp_ctl.scala 533:110] - node _T_1723 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1724 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1725 = eq(_T_1724, UInt<4>("h0a")) @[ifu_bp_ctl.scala 534:74] - node _T_1726 = and(_T_1723, _T_1725) @[ifu_bp_ctl.scala 534:22] - node _T_1727 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1728 = eq(_T_1727, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1729 = or(_T_1728, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1730 = and(_T_1726, _T_1729) @[ifu_bp_ctl.scala 534:87] - node _T_1731 = or(_T_1722, _T_1730) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][10] <= _T_1731 @[ifu_bp_ctl.scala 533:27] - node _T_1732 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1733 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1734 = eq(_T_1733, UInt<4>("h0b")) @[ifu_bp_ctl.scala 533:97] - node _T_1735 = and(_T_1732, _T_1734) @[ifu_bp_ctl.scala 533:45] - node _T_1736 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1737 = eq(_T_1736, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1738 = or(_T_1737, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1739 = and(_T_1735, _T_1738) @[ifu_bp_ctl.scala 533:110] - node _T_1740 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1741 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1742 = eq(_T_1741, UInt<4>("h0b")) @[ifu_bp_ctl.scala 534:74] - node _T_1743 = and(_T_1740, _T_1742) @[ifu_bp_ctl.scala 534:22] - node _T_1744 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1745 = eq(_T_1744, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1746 = or(_T_1745, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1747 = and(_T_1743, _T_1746) @[ifu_bp_ctl.scala 534:87] - node _T_1748 = or(_T_1739, _T_1747) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][11] <= _T_1748 @[ifu_bp_ctl.scala 533:27] - node _T_1749 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1750 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1751 = eq(_T_1750, UInt<4>("h0c")) @[ifu_bp_ctl.scala 533:97] - node _T_1752 = and(_T_1749, _T_1751) @[ifu_bp_ctl.scala 533:45] - node _T_1753 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1754 = eq(_T_1753, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1755 = or(_T_1754, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1756 = and(_T_1752, _T_1755) @[ifu_bp_ctl.scala 533:110] - node _T_1757 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1758 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1759 = eq(_T_1758, UInt<4>("h0c")) @[ifu_bp_ctl.scala 534:74] - node _T_1760 = and(_T_1757, _T_1759) @[ifu_bp_ctl.scala 534:22] - node _T_1761 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1762 = eq(_T_1761, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1763 = or(_T_1762, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1764 = and(_T_1760, _T_1763) @[ifu_bp_ctl.scala 534:87] - node _T_1765 = or(_T_1756, _T_1764) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][12] <= _T_1765 @[ifu_bp_ctl.scala 533:27] - node _T_1766 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1767 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1768 = eq(_T_1767, UInt<4>("h0d")) @[ifu_bp_ctl.scala 533:97] - node _T_1769 = and(_T_1766, _T_1768) @[ifu_bp_ctl.scala 533:45] - node _T_1770 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1771 = eq(_T_1770, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1772 = or(_T_1771, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1773 = and(_T_1769, _T_1772) @[ifu_bp_ctl.scala 533:110] - node _T_1774 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1775 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1776 = eq(_T_1775, UInt<4>("h0d")) @[ifu_bp_ctl.scala 534:74] - node _T_1777 = and(_T_1774, _T_1776) @[ifu_bp_ctl.scala 534:22] - node _T_1778 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1779 = eq(_T_1778, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1780 = or(_T_1779, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1781 = and(_T_1777, _T_1780) @[ifu_bp_ctl.scala 534:87] - node _T_1782 = or(_T_1773, _T_1781) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][13] <= _T_1782 @[ifu_bp_ctl.scala 533:27] - node _T_1783 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1784 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1785 = eq(_T_1784, UInt<4>("h0e")) @[ifu_bp_ctl.scala 533:97] - node _T_1786 = and(_T_1783, _T_1785) @[ifu_bp_ctl.scala 533:45] - node _T_1787 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1788 = eq(_T_1787, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1789 = or(_T_1788, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1790 = and(_T_1786, _T_1789) @[ifu_bp_ctl.scala 533:110] - node _T_1791 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1792 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1793 = eq(_T_1792, UInt<4>("h0e")) @[ifu_bp_ctl.scala 534:74] - node _T_1794 = and(_T_1791, _T_1793) @[ifu_bp_ctl.scala 534:22] - node _T_1795 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1796 = eq(_T_1795, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1797 = or(_T_1796, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1798 = and(_T_1794, _T_1797) @[ifu_bp_ctl.scala 534:87] - node _T_1799 = or(_T_1790, _T_1798) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][14] <= _T_1799 @[ifu_bp_ctl.scala 533:27] - node _T_1800 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 533:41] - node _T_1801 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:60] - node _T_1802 = eq(_T_1801, UInt<4>("h0f")) @[ifu_bp_ctl.scala 533:97] - node _T_1803 = and(_T_1800, _T_1802) @[ifu_bp_ctl.scala 533:45] - node _T_1804 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 533:126] - node _T_1805 = eq(_T_1804, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:186] - node _T_1806 = or(_T_1805, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:199] - node _T_1807 = and(_T_1803, _T_1806) @[ifu_bp_ctl.scala 533:110] - node _T_1808 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 534:18] - node _T_1809 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:37] - node _T_1810 = eq(_T_1809, UInt<4>("h0f")) @[ifu_bp_ctl.scala 534:74] - node _T_1811 = and(_T_1808, _T_1810) @[ifu_bp_ctl.scala 534:22] - node _T_1812 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 534:103] - node _T_1813 = eq(_T_1812, UInt<1>("h00")) @[ifu_bp_ctl.scala 534:163] - node _T_1814 = or(_T_1813, UInt<1>("h01")) @[ifu_bp_ctl.scala 534:176] - node _T_1815 = and(_T_1811, _T_1814) @[ifu_bp_ctl.scala 534:87] - node _T_1816 = or(_T_1807, _T_1815) @[ifu_bp_ctl.scala 533:223] - bht_bank_sel[1][0][15] <= _T_1816 @[ifu_bp_ctl.scala 533:27] - wire bht_bank_rd_data_out : UInt<2>[16][2] @[ifu_bp_ctl.scala 537:34] - node _T_1817 = and(bht_bank_sel[0][0][0], bht_bank_sel[0][0][0]) @[lib.scala 383:57] - reg _T_1818 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_1817 : @[Reg.scala 28:19] - _T_1818 <= bht_bank_wr_data_0_0_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][0] <= _T_1818 @[ifu_bp_ctl.scala 539:39] - node _T_1819 = and(bht_bank_sel[0][0][1], bht_bank_sel[0][0][1]) @[lib.scala 383:57] + bht_bank_clk[1][0] <= rvclkhdr_42.io.l1clk @[ifu_bp_ctl.scala 513:84] + node _T_965 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 518:40] + node _T_966 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 518:60] + node _T_967 = eq(_T_966, UInt<1>("h00")) @[ifu_bp_ctl.scala 518:109] + node _T_968 = or(_T_967, UInt<1>("h01")) @[ifu_bp_ctl.scala 518:117] + node _T_969 = and(_T_965, _T_968) @[ifu_bp_ctl.scala 518:44] + node _T_970 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 519:40] + node _T_971 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 519:60] + node _T_972 = eq(_T_971, UInt<1>("h00")) @[ifu_bp_ctl.scala 519:109] + node _T_973 = or(_T_972, UInt<1>("h01")) @[ifu_bp_ctl.scala 519:117] + node _T_974 = and(_T_970, _T_973) @[ifu_bp_ctl.scala 519:44] + node _T_975 = or(_T_969, _T_974) @[ifu_bp_ctl.scala 518:142] + bht_bank_clken[0][0] <= _T_975 @[ifu_bp_ctl.scala 518:26] + node _T_976 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 518:40] + node _T_977 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 518:60] + node _T_978 = eq(_T_977, UInt<1>("h00")) @[ifu_bp_ctl.scala 518:109] + node _T_979 = or(_T_978, UInt<1>("h01")) @[ifu_bp_ctl.scala 518:117] + node _T_980 = and(_T_976, _T_979) @[ifu_bp_ctl.scala 518:44] + node _T_981 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 519:40] + node _T_982 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 519:60] + node _T_983 = eq(_T_982, UInt<1>("h00")) @[ifu_bp_ctl.scala 519:109] + node _T_984 = or(_T_983, UInt<1>("h01")) @[ifu_bp_ctl.scala 519:117] + node _T_985 = and(_T_981, _T_984) @[ifu_bp_ctl.scala 519:44] + node _T_986 = or(_T_980, _T_985) @[ifu_bp_ctl.scala 518:142] + bht_bank_clken[1][0] <= _T_986 @[ifu_bp_ctl.scala 518:26] + node _T_987 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_988 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_989 = eq(_T_988, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:74] + node _T_990 = and(_T_987, _T_989) @[ifu_bp_ctl.scala 524:23] + node _T_991 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_992 = eq(_T_991, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_993 = and(_T_990, _T_992) @[ifu_bp_ctl.scala 524:81] + node _T_994 = or(_T_993, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_995 = bits(_T_994, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_0 = mux(_T_995, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_996 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_997 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_998 = eq(_T_997, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:74] + node _T_999 = and(_T_996, _T_998) @[ifu_bp_ctl.scala 524:23] + node _T_1000 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1001 = eq(_T_1000, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1002 = and(_T_999, _T_1001) @[ifu_bp_ctl.scala 524:81] + node _T_1003 = or(_T_1002, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1004 = bits(_T_1003, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_1 = mux(_T_1004, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1005 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1006 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1007 = eq(_T_1006, UInt<2>("h02")) @[ifu_bp_ctl.scala 524:74] + node _T_1008 = and(_T_1005, _T_1007) @[ifu_bp_ctl.scala 524:23] + node _T_1009 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1010 = eq(_T_1009, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1011 = and(_T_1008, _T_1010) @[ifu_bp_ctl.scala 524:81] + node _T_1012 = or(_T_1011, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1013 = bits(_T_1012, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_2 = mux(_T_1013, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1014 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1015 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1016 = eq(_T_1015, UInt<2>("h03")) @[ifu_bp_ctl.scala 524:74] + node _T_1017 = and(_T_1014, _T_1016) @[ifu_bp_ctl.scala 524:23] + node _T_1018 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1019 = eq(_T_1018, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1020 = and(_T_1017, _T_1019) @[ifu_bp_ctl.scala 524:81] + node _T_1021 = or(_T_1020, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1022 = bits(_T_1021, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_3 = mux(_T_1022, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1023 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1024 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1025 = eq(_T_1024, UInt<3>("h04")) @[ifu_bp_ctl.scala 524:74] + node _T_1026 = and(_T_1023, _T_1025) @[ifu_bp_ctl.scala 524:23] + node _T_1027 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1028 = eq(_T_1027, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1029 = and(_T_1026, _T_1028) @[ifu_bp_ctl.scala 524:81] + node _T_1030 = or(_T_1029, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1031 = bits(_T_1030, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_4 = mux(_T_1031, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1032 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1033 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1034 = eq(_T_1033, UInt<3>("h05")) @[ifu_bp_ctl.scala 524:74] + node _T_1035 = and(_T_1032, _T_1034) @[ifu_bp_ctl.scala 524:23] + node _T_1036 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1037 = eq(_T_1036, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1038 = and(_T_1035, _T_1037) @[ifu_bp_ctl.scala 524:81] + node _T_1039 = or(_T_1038, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1040 = bits(_T_1039, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_5 = mux(_T_1040, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1041 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1042 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1043 = eq(_T_1042, UInt<3>("h06")) @[ifu_bp_ctl.scala 524:74] + node _T_1044 = and(_T_1041, _T_1043) @[ifu_bp_ctl.scala 524:23] + node _T_1045 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1046 = eq(_T_1045, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1047 = and(_T_1044, _T_1046) @[ifu_bp_ctl.scala 524:81] + node _T_1048 = or(_T_1047, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1049 = bits(_T_1048, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_6 = mux(_T_1049, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1050 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1051 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1052 = eq(_T_1051, UInt<3>("h07")) @[ifu_bp_ctl.scala 524:74] + node _T_1053 = and(_T_1050, _T_1052) @[ifu_bp_ctl.scala 524:23] + node _T_1054 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1055 = eq(_T_1054, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1056 = and(_T_1053, _T_1055) @[ifu_bp_ctl.scala 524:81] + node _T_1057 = or(_T_1056, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1058 = bits(_T_1057, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_7 = mux(_T_1058, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1059 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1060 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1061 = eq(_T_1060, UInt<4>("h08")) @[ifu_bp_ctl.scala 524:74] + node _T_1062 = and(_T_1059, _T_1061) @[ifu_bp_ctl.scala 524:23] + node _T_1063 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1064 = eq(_T_1063, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1065 = and(_T_1062, _T_1064) @[ifu_bp_ctl.scala 524:81] + node _T_1066 = or(_T_1065, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1067 = bits(_T_1066, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_8 = mux(_T_1067, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1068 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1069 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1070 = eq(_T_1069, UInt<4>("h09")) @[ifu_bp_ctl.scala 524:74] + node _T_1071 = and(_T_1068, _T_1070) @[ifu_bp_ctl.scala 524:23] + node _T_1072 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1073 = eq(_T_1072, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1074 = and(_T_1071, _T_1073) @[ifu_bp_ctl.scala 524:81] + node _T_1075 = or(_T_1074, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1076 = bits(_T_1075, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_9 = mux(_T_1076, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1077 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1078 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1079 = eq(_T_1078, UInt<4>("h0a")) @[ifu_bp_ctl.scala 524:74] + node _T_1080 = and(_T_1077, _T_1079) @[ifu_bp_ctl.scala 524:23] + node _T_1081 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1082 = eq(_T_1081, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1083 = and(_T_1080, _T_1082) @[ifu_bp_ctl.scala 524:81] + node _T_1084 = or(_T_1083, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1085 = bits(_T_1084, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_10 = mux(_T_1085, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1086 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1087 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1088 = eq(_T_1087, UInt<4>("h0b")) @[ifu_bp_ctl.scala 524:74] + node _T_1089 = and(_T_1086, _T_1088) @[ifu_bp_ctl.scala 524:23] + node _T_1090 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1091 = eq(_T_1090, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1092 = and(_T_1089, _T_1091) @[ifu_bp_ctl.scala 524:81] + node _T_1093 = or(_T_1092, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1094 = bits(_T_1093, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_11 = mux(_T_1094, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1095 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1096 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1097 = eq(_T_1096, UInt<4>("h0c")) @[ifu_bp_ctl.scala 524:74] + node _T_1098 = and(_T_1095, _T_1097) @[ifu_bp_ctl.scala 524:23] + node _T_1099 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1100 = eq(_T_1099, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1101 = and(_T_1098, _T_1100) @[ifu_bp_ctl.scala 524:81] + node _T_1102 = or(_T_1101, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1103 = bits(_T_1102, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_12 = mux(_T_1103, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1104 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1105 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1106 = eq(_T_1105, UInt<4>("h0d")) @[ifu_bp_ctl.scala 524:74] + node _T_1107 = and(_T_1104, _T_1106) @[ifu_bp_ctl.scala 524:23] + node _T_1108 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1109 = eq(_T_1108, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1110 = and(_T_1107, _T_1109) @[ifu_bp_ctl.scala 524:81] + node _T_1111 = or(_T_1110, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1112 = bits(_T_1111, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_13 = mux(_T_1112, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1113 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1114 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1115 = eq(_T_1114, UInt<4>("h0e")) @[ifu_bp_ctl.scala 524:74] + node _T_1116 = and(_T_1113, _T_1115) @[ifu_bp_ctl.scala 524:23] + node _T_1117 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1118 = eq(_T_1117, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1119 = and(_T_1116, _T_1118) @[ifu_bp_ctl.scala 524:81] + node _T_1120 = or(_T_1119, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1121 = bits(_T_1120, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_14 = mux(_T_1121, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1122 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 524:20] + node _T_1123 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1124 = eq(_T_1123, UInt<4>("h0f")) @[ifu_bp_ctl.scala 524:74] + node _T_1125 = and(_T_1122, _T_1124) @[ifu_bp_ctl.scala 524:23] + node _T_1126 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1127 = eq(_T_1126, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1128 = and(_T_1125, _T_1127) @[ifu_bp_ctl.scala 524:81] + node _T_1129 = or(_T_1128, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1130 = bits(_T_1129, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_0_0_15 = mux(_T_1130, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1131 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1132 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1133 = eq(_T_1132, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:74] + node _T_1134 = and(_T_1131, _T_1133) @[ifu_bp_ctl.scala 524:23] + node _T_1135 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1136 = eq(_T_1135, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1137 = and(_T_1134, _T_1136) @[ifu_bp_ctl.scala 524:81] + node _T_1138 = or(_T_1137, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1139 = bits(_T_1138, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_0 = mux(_T_1139, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1140 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1141 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1142 = eq(_T_1141, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:74] + node _T_1143 = and(_T_1140, _T_1142) @[ifu_bp_ctl.scala 524:23] + node _T_1144 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1145 = eq(_T_1144, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1146 = and(_T_1143, _T_1145) @[ifu_bp_ctl.scala 524:81] + node _T_1147 = or(_T_1146, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1148 = bits(_T_1147, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_1 = mux(_T_1148, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1149 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1150 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1151 = eq(_T_1150, UInt<2>("h02")) @[ifu_bp_ctl.scala 524:74] + node _T_1152 = and(_T_1149, _T_1151) @[ifu_bp_ctl.scala 524:23] + node _T_1153 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1154 = eq(_T_1153, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1155 = and(_T_1152, _T_1154) @[ifu_bp_ctl.scala 524:81] + node _T_1156 = or(_T_1155, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1157 = bits(_T_1156, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_2 = mux(_T_1157, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1158 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1159 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1160 = eq(_T_1159, UInt<2>("h03")) @[ifu_bp_ctl.scala 524:74] + node _T_1161 = and(_T_1158, _T_1160) @[ifu_bp_ctl.scala 524:23] + node _T_1162 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1163 = eq(_T_1162, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1164 = and(_T_1161, _T_1163) @[ifu_bp_ctl.scala 524:81] + node _T_1165 = or(_T_1164, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1166 = bits(_T_1165, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_3 = mux(_T_1166, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1167 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1168 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1169 = eq(_T_1168, UInt<3>("h04")) @[ifu_bp_ctl.scala 524:74] + node _T_1170 = and(_T_1167, _T_1169) @[ifu_bp_ctl.scala 524:23] + node _T_1171 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1172 = eq(_T_1171, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1173 = and(_T_1170, _T_1172) @[ifu_bp_ctl.scala 524:81] + node _T_1174 = or(_T_1173, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1175 = bits(_T_1174, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_4 = mux(_T_1175, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1176 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1177 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1178 = eq(_T_1177, UInt<3>("h05")) @[ifu_bp_ctl.scala 524:74] + node _T_1179 = and(_T_1176, _T_1178) @[ifu_bp_ctl.scala 524:23] + node _T_1180 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1181 = eq(_T_1180, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1182 = and(_T_1179, _T_1181) @[ifu_bp_ctl.scala 524:81] + node _T_1183 = or(_T_1182, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1184 = bits(_T_1183, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_5 = mux(_T_1184, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1185 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1186 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1187 = eq(_T_1186, UInt<3>("h06")) @[ifu_bp_ctl.scala 524:74] + node _T_1188 = and(_T_1185, _T_1187) @[ifu_bp_ctl.scala 524:23] + node _T_1189 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1190 = eq(_T_1189, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1191 = and(_T_1188, _T_1190) @[ifu_bp_ctl.scala 524:81] + node _T_1192 = or(_T_1191, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1193 = bits(_T_1192, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_6 = mux(_T_1193, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1194 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1195 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1196 = eq(_T_1195, UInt<3>("h07")) @[ifu_bp_ctl.scala 524:74] + node _T_1197 = and(_T_1194, _T_1196) @[ifu_bp_ctl.scala 524:23] + node _T_1198 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1199 = eq(_T_1198, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1200 = and(_T_1197, _T_1199) @[ifu_bp_ctl.scala 524:81] + node _T_1201 = or(_T_1200, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1202 = bits(_T_1201, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_7 = mux(_T_1202, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1203 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1204 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1205 = eq(_T_1204, UInt<4>("h08")) @[ifu_bp_ctl.scala 524:74] + node _T_1206 = and(_T_1203, _T_1205) @[ifu_bp_ctl.scala 524:23] + node _T_1207 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1208 = eq(_T_1207, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1209 = and(_T_1206, _T_1208) @[ifu_bp_ctl.scala 524:81] + node _T_1210 = or(_T_1209, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1211 = bits(_T_1210, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_8 = mux(_T_1211, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1212 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1213 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1214 = eq(_T_1213, UInt<4>("h09")) @[ifu_bp_ctl.scala 524:74] + node _T_1215 = and(_T_1212, _T_1214) @[ifu_bp_ctl.scala 524:23] + node _T_1216 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1217 = eq(_T_1216, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1218 = and(_T_1215, _T_1217) @[ifu_bp_ctl.scala 524:81] + node _T_1219 = or(_T_1218, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1220 = bits(_T_1219, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_9 = mux(_T_1220, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1221 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1222 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1223 = eq(_T_1222, UInt<4>("h0a")) @[ifu_bp_ctl.scala 524:74] + node _T_1224 = and(_T_1221, _T_1223) @[ifu_bp_ctl.scala 524:23] + node _T_1225 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1226 = eq(_T_1225, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1227 = and(_T_1224, _T_1226) @[ifu_bp_ctl.scala 524:81] + node _T_1228 = or(_T_1227, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1229 = bits(_T_1228, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_10 = mux(_T_1229, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1230 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1231 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1232 = eq(_T_1231, UInt<4>("h0b")) @[ifu_bp_ctl.scala 524:74] + node _T_1233 = and(_T_1230, _T_1232) @[ifu_bp_ctl.scala 524:23] + node _T_1234 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1235 = eq(_T_1234, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1236 = and(_T_1233, _T_1235) @[ifu_bp_ctl.scala 524:81] + node _T_1237 = or(_T_1236, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1238 = bits(_T_1237, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_11 = mux(_T_1238, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1239 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1240 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1241 = eq(_T_1240, UInt<4>("h0c")) @[ifu_bp_ctl.scala 524:74] + node _T_1242 = and(_T_1239, _T_1241) @[ifu_bp_ctl.scala 524:23] + node _T_1243 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1244 = eq(_T_1243, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1245 = and(_T_1242, _T_1244) @[ifu_bp_ctl.scala 524:81] + node _T_1246 = or(_T_1245, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1247 = bits(_T_1246, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_12 = mux(_T_1247, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1248 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1249 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1250 = eq(_T_1249, UInt<4>("h0d")) @[ifu_bp_ctl.scala 524:74] + node _T_1251 = and(_T_1248, _T_1250) @[ifu_bp_ctl.scala 524:23] + node _T_1252 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1253 = eq(_T_1252, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1254 = and(_T_1251, _T_1253) @[ifu_bp_ctl.scala 524:81] + node _T_1255 = or(_T_1254, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1256 = bits(_T_1255, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_13 = mux(_T_1256, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1257 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1258 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1259 = eq(_T_1258, UInt<4>("h0e")) @[ifu_bp_ctl.scala 524:74] + node _T_1260 = and(_T_1257, _T_1259) @[ifu_bp_ctl.scala 524:23] + node _T_1261 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1262 = eq(_T_1261, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1263 = and(_T_1260, _T_1262) @[ifu_bp_ctl.scala 524:81] + node _T_1264 = or(_T_1263, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1265 = bits(_T_1264, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_14 = mux(_T_1265, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + node _T_1266 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 524:20] + node _T_1267 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:37] + node _T_1268 = eq(_T_1267, UInt<4>("h0f")) @[ifu_bp_ctl.scala 524:74] + node _T_1269 = and(_T_1266, _T_1268) @[ifu_bp_ctl.scala 524:23] + node _T_1270 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 524:95] + node _T_1271 = eq(_T_1270, UInt<1>("h00")) @[ifu_bp_ctl.scala 524:154] + node _T_1272 = and(_T_1269, _T_1271) @[ifu_bp_ctl.scala 524:81] + node _T_1273 = or(_T_1272, UInt<1>("h01")) @[ifu_bp_ctl.scala 524:161] + node _T_1274 = bits(_T_1273, 0, 0) @[ifu_bp_ctl.scala 524:183] + node bht_bank_wr_data_1_0_15 = mux(_T_1274, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[ifu_bp_ctl.scala 524:8] + wire bht_bank_sel : UInt<1>[16][1][2] @[ifu_bp_ctl.scala 526:26] + node _T_1275 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1276 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1277 = eq(_T_1276, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:97] + node _T_1278 = and(_T_1275, _T_1277) @[ifu_bp_ctl.scala 532:45] + node _T_1279 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1280 = eq(_T_1279, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1281 = or(_T_1280, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1282 = and(_T_1278, _T_1281) @[ifu_bp_ctl.scala 532:110] + node _T_1283 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1284 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1285 = eq(_T_1284, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:74] + node _T_1286 = and(_T_1283, _T_1285) @[ifu_bp_ctl.scala 533:22] + node _T_1287 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1288 = eq(_T_1287, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1289 = or(_T_1288, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1290 = and(_T_1286, _T_1289) @[ifu_bp_ctl.scala 533:87] + node _T_1291 = or(_T_1282, _T_1290) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][0] <= _T_1291 @[ifu_bp_ctl.scala 532:27] + node _T_1292 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1293 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1294 = eq(_T_1293, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:97] + node _T_1295 = and(_T_1292, _T_1294) @[ifu_bp_ctl.scala 532:45] + node _T_1296 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1297 = eq(_T_1296, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1298 = or(_T_1297, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1299 = and(_T_1295, _T_1298) @[ifu_bp_ctl.scala 532:110] + node _T_1300 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1301 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1302 = eq(_T_1301, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:74] + node _T_1303 = and(_T_1300, _T_1302) @[ifu_bp_ctl.scala 533:22] + node _T_1304 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1305 = eq(_T_1304, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1306 = or(_T_1305, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1307 = and(_T_1303, _T_1306) @[ifu_bp_ctl.scala 533:87] + node _T_1308 = or(_T_1299, _T_1307) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][1] <= _T_1308 @[ifu_bp_ctl.scala 532:27] + node _T_1309 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1310 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1311 = eq(_T_1310, UInt<2>("h02")) @[ifu_bp_ctl.scala 532:97] + node _T_1312 = and(_T_1309, _T_1311) @[ifu_bp_ctl.scala 532:45] + node _T_1313 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1314 = eq(_T_1313, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1315 = or(_T_1314, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1316 = and(_T_1312, _T_1315) @[ifu_bp_ctl.scala 532:110] + node _T_1317 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1318 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1319 = eq(_T_1318, UInt<2>("h02")) @[ifu_bp_ctl.scala 533:74] + node _T_1320 = and(_T_1317, _T_1319) @[ifu_bp_ctl.scala 533:22] + node _T_1321 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1322 = eq(_T_1321, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1323 = or(_T_1322, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1324 = and(_T_1320, _T_1323) @[ifu_bp_ctl.scala 533:87] + node _T_1325 = or(_T_1316, _T_1324) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][2] <= _T_1325 @[ifu_bp_ctl.scala 532:27] + node _T_1326 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1327 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1328 = eq(_T_1327, UInt<2>("h03")) @[ifu_bp_ctl.scala 532:97] + node _T_1329 = and(_T_1326, _T_1328) @[ifu_bp_ctl.scala 532:45] + node _T_1330 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1331 = eq(_T_1330, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1332 = or(_T_1331, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1333 = and(_T_1329, _T_1332) @[ifu_bp_ctl.scala 532:110] + node _T_1334 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1335 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1336 = eq(_T_1335, UInt<2>("h03")) @[ifu_bp_ctl.scala 533:74] + node _T_1337 = and(_T_1334, _T_1336) @[ifu_bp_ctl.scala 533:22] + node _T_1338 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1339 = eq(_T_1338, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1340 = or(_T_1339, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1341 = and(_T_1337, _T_1340) @[ifu_bp_ctl.scala 533:87] + node _T_1342 = or(_T_1333, _T_1341) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][3] <= _T_1342 @[ifu_bp_ctl.scala 532:27] + node _T_1343 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1344 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1345 = eq(_T_1344, UInt<3>("h04")) @[ifu_bp_ctl.scala 532:97] + node _T_1346 = and(_T_1343, _T_1345) @[ifu_bp_ctl.scala 532:45] + node _T_1347 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1348 = eq(_T_1347, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1349 = or(_T_1348, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1350 = and(_T_1346, _T_1349) @[ifu_bp_ctl.scala 532:110] + node _T_1351 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1352 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1353 = eq(_T_1352, UInt<3>("h04")) @[ifu_bp_ctl.scala 533:74] + node _T_1354 = and(_T_1351, _T_1353) @[ifu_bp_ctl.scala 533:22] + node _T_1355 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1356 = eq(_T_1355, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1357 = or(_T_1356, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1358 = and(_T_1354, _T_1357) @[ifu_bp_ctl.scala 533:87] + node _T_1359 = or(_T_1350, _T_1358) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][4] <= _T_1359 @[ifu_bp_ctl.scala 532:27] + node _T_1360 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1361 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1362 = eq(_T_1361, UInt<3>("h05")) @[ifu_bp_ctl.scala 532:97] + node _T_1363 = and(_T_1360, _T_1362) @[ifu_bp_ctl.scala 532:45] + node _T_1364 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1365 = eq(_T_1364, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1366 = or(_T_1365, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1367 = and(_T_1363, _T_1366) @[ifu_bp_ctl.scala 532:110] + node _T_1368 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1369 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1370 = eq(_T_1369, UInt<3>("h05")) @[ifu_bp_ctl.scala 533:74] + node _T_1371 = and(_T_1368, _T_1370) @[ifu_bp_ctl.scala 533:22] + node _T_1372 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1373 = eq(_T_1372, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1374 = or(_T_1373, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1375 = and(_T_1371, _T_1374) @[ifu_bp_ctl.scala 533:87] + node _T_1376 = or(_T_1367, _T_1375) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][5] <= _T_1376 @[ifu_bp_ctl.scala 532:27] + node _T_1377 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1378 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1379 = eq(_T_1378, UInt<3>("h06")) @[ifu_bp_ctl.scala 532:97] + node _T_1380 = and(_T_1377, _T_1379) @[ifu_bp_ctl.scala 532:45] + node _T_1381 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1382 = eq(_T_1381, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1383 = or(_T_1382, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1384 = and(_T_1380, _T_1383) @[ifu_bp_ctl.scala 532:110] + node _T_1385 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1386 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1387 = eq(_T_1386, UInt<3>("h06")) @[ifu_bp_ctl.scala 533:74] + node _T_1388 = and(_T_1385, _T_1387) @[ifu_bp_ctl.scala 533:22] + node _T_1389 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1390 = eq(_T_1389, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1391 = or(_T_1390, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1392 = and(_T_1388, _T_1391) @[ifu_bp_ctl.scala 533:87] + node _T_1393 = or(_T_1384, _T_1392) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][6] <= _T_1393 @[ifu_bp_ctl.scala 532:27] + node _T_1394 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1395 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1396 = eq(_T_1395, UInt<3>("h07")) @[ifu_bp_ctl.scala 532:97] + node _T_1397 = and(_T_1394, _T_1396) @[ifu_bp_ctl.scala 532:45] + node _T_1398 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1399 = eq(_T_1398, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1400 = or(_T_1399, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1401 = and(_T_1397, _T_1400) @[ifu_bp_ctl.scala 532:110] + node _T_1402 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1403 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1404 = eq(_T_1403, UInt<3>("h07")) @[ifu_bp_ctl.scala 533:74] + node _T_1405 = and(_T_1402, _T_1404) @[ifu_bp_ctl.scala 533:22] + node _T_1406 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1407 = eq(_T_1406, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1408 = or(_T_1407, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1409 = and(_T_1405, _T_1408) @[ifu_bp_ctl.scala 533:87] + node _T_1410 = or(_T_1401, _T_1409) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][7] <= _T_1410 @[ifu_bp_ctl.scala 532:27] + node _T_1411 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1412 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1413 = eq(_T_1412, UInt<4>("h08")) @[ifu_bp_ctl.scala 532:97] + node _T_1414 = and(_T_1411, _T_1413) @[ifu_bp_ctl.scala 532:45] + node _T_1415 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1416 = eq(_T_1415, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1417 = or(_T_1416, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1418 = and(_T_1414, _T_1417) @[ifu_bp_ctl.scala 532:110] + node _T_1419 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1420 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1421 = eq(_T_1420, UInt<4>("h08")) @[ifu_bp_ctl.scala 533:74] + node _T_1422 = and(_T_1419, _T_1421) @[ifu_bp_ctl.scala 533:22] + node _T_1423 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1424 = eq(_T_1423, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1425 = or(_T_1424, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1426 = and(_T_1422, _T_1425) @[ifu_bp_ctl.scala 533:87] + node _T_1427 = or(_T_1418, _T_1426) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][8] <= _T_1427 @[ifu_bp_ctl.scala 532:27] + node _T_1428 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1429 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1430 = eq(_T_1429, UInt<4>("h09")) @[ifu_bp_ctl.scala 532:97] + node _T_1431 = and(_T_1428, _T_1430) @[ifu_bp_ctl.scala 532:45] + node _T_1432 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1433 = eq(_T_1432, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1434 = or(_T_1433, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1435 = and(_T_1431, _T_1434) @[ifu_bp_ctl.scala 532:110] + node _T_1436 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1437 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1438 = eq(_T_1437, UInt<4>("h09")) @[ifu_bp_ctl.scala 533:74] + node _T_1439 = and(_T_1436, _T_1438) @[ifu_bp_ctl.scala 533:22] + node _T_1440 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1441 = eq(_T_1440, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1442 = or(_T_1441, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1443 = and(_T_1439, _T_1442) @[ifu_bp_ctl.scala 533:87] + node _T_1444 = or(_T_1435, _T_1443) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][9] <= _T_1444 @[ifu_bp_ctl.scala 532:27] + node _T_1445 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1446 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1447 = eq(_T_1446, UInt<4>("h0a")) @[ifu_bp_ctl.scala 532:97] + node _T_1448 = and(_T_1445, _T_1447) @[ifu_bp_ctl.scala 532:45] + node _T_1449 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1450 = eq(_T_1449, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1451 = or(_T_1450, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1452 = and(_T_1448, _T_1451) @[ifu_bp_ctl.scala 532:110] + node _T_1453 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1454 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1455 = eq(_T_1454, UInt<4>("h0a")) @[ifu_bp_ctl.scala 533:74] + node _T_1456 = and(_T_1453, _T_1455) @[ifu_bp_ctl.scala 533:22] + node _T_1457 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1458 = eq(_T_1457, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1459 = or(_T_1458, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1460 = and(_T_1456, _T_1459) @[ifu_bp_ctl.scala 533:87] + node _T_1461 = or(_T_1452, _T_1460) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][10] <= _T_1461 @[ifu_bp_ctl.scala 532:27] + node _T_1462 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1463 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1464 = eq(_T_1463, UInt<4>("h0b")) @[ifu_bp_ctl.scala 532:97] + node _T_1465 = and(_T_1462, _T_1464) @[ifu_bp_ctl.scala 532:45] + node _T_1466 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1467 = eq(_T_1466, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1468 = or(_T_1467, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1469 = and(_T_1465, _T_1468) @[ifu_bp_ctl.scala 532:110] + node _T_1470 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1471 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1472 = eq(_T_1471, UInt<4>("h0b")) @[ifu_bp_ctl.scala 533:74] + node _T_1473 = and(_T_1470, _T_1472) @[ifu_bp_ctl.scala 533:22] + node _T_1474 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1475 = eq(_T_1474, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1476 = or(_T_1475, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1477 = and(_T_1473, _T_1476) @[ifu_bp_ctl.scala 533:87] + node _T_1478 = or(_T_1469, _T_1477) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][11] <= _T_1478 @[ifu_bp_ctl.scala 532:27] + node _T_1479 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1480 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1481 = eq(_T_1480, UInt<4>("h0c")) @[ifu_bp_ctl.scala 532:97] + node _T_1482 = and(_T_1479, _T_1481) @[ifu_bp_ctl.scala 532:45] + node _T_1483 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1484 = eq(_T_1483, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1485 = or(_T_1484, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1486 = and(_T_1482, _T_1485) @[ifu_bp_ctl.scala 532:110] + node _T_1487 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1488 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1489 = eq(_T_1488, UInt<4>("h0c")) @[ifu_bp_ctl.scala 533:74] + node _T_1490 = and(_T_1487, _T_1489) @[ifu_bp_ctl.scala 533:22] + node _T_1491 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1492 = eq(_T_1491, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1493 = or(_T_1492, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1494 = and(_T_1490, _T_1493) @[ifu_bp_ctl.scala 533:87] + node _T_1495 = or(_T_1486, _T_1494) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][12] <= _T_1495 @[ifu_bp_ctl.scala 532:27] + node _T_1496 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1497 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1498 = eq(_T_1497, UInt<4>("h0d")) @[ifu_bp_ctl.scala 532:97] + node _T_1499 = and(_T_1496, _T_1498) @[ifu_bp_ctl.scala 532:45] + node _T_1500 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1501 = eq(_T_1500, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1502 = or(_T_1501, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1503 = and(_T_1499, _T_1502) @[ifu_bp_ctl.scala 532:110] + node _T_1504 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1505 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1506 = eq(_T_1505, UInt<4>("h0d")) @[ifu_bp_ctl.scala 533:74] + node _T_1507 = and(_T_1504, _T_1506) @[ifu_bp_ctl.scala 533:22] + node _T_1508 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1509 = eq(_T_1508, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1510 = or(_T_1509, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1511 = and(_T_1507, _T_1510) @[ifu_bp_ctl.scala 533:87] + node _T_1512 = or(_T_1503, _T_1511) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][13] <= _T_1512 @[ifu_bp_ctl.scala 532:27] + node _T_1513 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1514 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1515 = eq(_T_1514, UInt<4>("h0e")) @[ifu_bp_ctl.scala 532:97] + node _T_1516 = and(_T_1513, _T_1515) @[ifu_bp_ctl.scala 532:45] + node _T_1517 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1518 = eq(_T_1517, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1519 = or(_T_1518, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1520 = and(_T_1516, _T_1519) @[ifu_bp_ctl.scala 532:110] + node _T_1521 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1522 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1523 = eq(_T_1522, UInt<4>("h0e")) @[ifu_bp_ctl.scala 533:74] + node _T_1524 = and(_T_1521, _T_1523) @[ifu_bp_ctl.scala 533:22] + node _T_1525 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1526 = eq(_T_1525, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1527 = or(_T_1526, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1528 = and(_T_1524, _T_1527) @[ifu_bp_ctl.scala 533:87] + node _T_1529 = or(_T_1520, _T_1528) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][14] <= _T_1529 @[ifu_bp_ctl.scala 532:27] + node _T_1530 = bits(bht_wr_en0, 0, 0) @[ifu_bp_ctl.scala 532:41] + node _T_1531 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1532 = eq(_T_1531, UInt<4>("h0f")) @[ifu_bp_ctl.scala 532:97] + node _T_1533 = and(_T_1530, _T_1532) @[ifu_bp_ctl.scala 532:45] + node _T_1534 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1535 = eq(_T_1534, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1536 = or(_T_1535, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1537 = and(_T_1533, _T_1536) @[ifu_bp_ctl.scala 532:110] + node _T_1538 = bits(bht_wr_en2, 0, 0) @[ifu_bp_ctl.scala 533:18] + node _T_1539 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1540 = eq(_T_1539, UInt<4>("h0f")) @[ifu_bp_ctl.scala 533:74] + node _T_1541 = and(_T_1538, _T_1540) @[ifu_bp_ctl.scala 533:22] + node _T_1542 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1543 = eq(_T_1542, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1544 = or(_T_1543, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1545 = and(_T_1541, _T_1544) @[ifu_bp_ctl.scala 533:87] + node _T_1546 = or(_T_1537, _T_1545) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[0][0][15] <= _T_1546 @[ifu_bp_ctl.scala 532:27] + node _T_1547 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1548 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1549 = eq(_T_1548, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:97] + node _T_1550 = and(_T_1547, _T_1549) @[ifu_bp_ctl.scala 532:45] + node _T_1551 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1552 = eq(_T_1551, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1553 = or(_T_1552, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1554 = and(_T_1550, _T_1553) @[ifu_bp_ctl.scala 532:110] + node _T_1555 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1556 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1557 = eq(_T_1556, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:74] + node _T_1558 = and(_T_1555, _T_1557) @[ifu_bp_ctl.scala 533:22] + node _T_1559 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1560 = eq(_T_1559, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1561 = or(_T_1560, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1562 = and(_T_1558, _T_1561) @[ifu_bp_ctl.scala 533:87] + node _T_1563 = or(_T_1554, _T_1562) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][0] <= _T_1563 @[ifu_bp_ctl.scala 532:27] + node _T_1564 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1565 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1566 = eq(_T_1565, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:97] + node _T_1567 = and(_T_1564, _T_1566) @[ifu_bp_ctl.scala 532:45] + node _T_1568 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1569 = eq(_T_1568, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1570 = or(_T_1569, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1571 = and(_T_1567, _T_1570) @[ifu_bp_ctl.scala 532:110] + node _T_1572 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1573 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1574 = eq(_T_1573, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:74] + node _T_1575 = and(_T_1572, _T_1574) @[ifu_bp_ctl.scala 533:22] + node _T_1576 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1577 = eq(_T_1576, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1578 = or(_T_1577, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1579 = and(_T_1575, _T_1578) @[ifu_bp_ctl.scala 533:87] + node _T_1580 = or(_T_1571, _T_1579) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][1] <= _T_1580 @[ifu_bp_ctl.scala 532:27] + node _T_1581 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1582 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1583 = eq(_T_1582, UInt<2>("h02")) @[ifu_bp_ctl.scala 532:97] + node _T_1584 = and(_T_1581, _T_1583) @[ifu_bp_ctl.scala 532:45] + node _T_1585 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1586 = eq(_T_1585, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1587 = or(_T_1586, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1588 = and(_T_1584, _T_1587) @[ifu_bp_ctl.scala 532:110] + node _T_1589 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1590 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1591 = eq(_T_1590, UInt<2>("h02")) @[ifu_bp_ctl.scala 533:74] + node _T_1592 = and(_T_1589, _T_1591) @[ifu_bp_ctl.scala 533:22] + node _T_1593 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1594 = eq(_T_1593, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1595 = or(_T_1594, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1596 = and(_T_1592, _T_1595) @[ifu_bp_ctl.scala 533:87] + node _T_1597 = or(_T_1588, _T_1596) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][2] <= _T_1597 @[ifu_bp_ctl.scala 532:27] + node _T_1598 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1599 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1600 = eq(_T_1599, UInt<2>("h03")) @[ifu_bp_ctl.scala 532:97] + node _T_1601 = and(_T_1598, _T_1600) @[ifu_bp_ctl.scala 532:45] + node _T_1602 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1603 = eq(_T_1602, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1604 = or(_T_1603, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1605 = and(_T_1601, _T_1604) @[ifu_bp_ctl.scala 532:110] + node _T_1606 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1607 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1608 = eq(_T_1607, UInt<2>("h03")) @[ifu_bp_ctl.scala 533:74] + node _T_1609 = and(_T_1606, _T_1608) @[ifu_bp_ctl.scala 533:22] + node _T_1610 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1611 = eq(_T_1610, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1612 = or(_T_1611, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1613 = and(_T_1609, _T_1612) @[ifu_bp_ctl.scala 533:87] + node _T_1614 = or(_T_1605, _T_1613) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][3] <= _T_1614 @[ifu_bp_ctl.scala 532:27] + node _T_1615 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1616 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1617 = eq(_T_1616, UInt<3>("h04")) @[ifu_bp_ctl.scala 532:97] + node _T_1618 = and(_T_1615, _T_1617) @[ifu_bp_ctl.scala 532:45] + node _T_1619 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1620 = eq(_T_1619, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1621 = or(_T_1620, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1622 = and(_T_1618, _T_1621) @[ifu_bp_ctl.scala 532:110] + node _T_1623 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1624 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1625 = eq(_T_1624, UInt<3>("h04")) @[ifu_bp_ctl.scala 533:74] + node _T_1626 = and(_T_1623, _T_1625) @[ifu_bp_ctl.scala 533:22] + node _T_1627 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1628 = eq(_T_1627, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1629 = or(_T_1628, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1630 = and(_T_1626, _T_1629) @[ifu_bp_ctl.scala 533:87] + node _T_1631 = or(_T_1622, _T_1630) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][4] <= _T_1631 @[ifu_bp_ctl.scala 532:27] + node _T_1632 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1633 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1634 = eq(_T_1633, UInt<3>("h05")) @[ifu_bp_ctl.scala 532:97] + node _T_1635 = and(_T_1632, _T_1634) @[ifu_bp_ctl.scala 532:45] + node _T_1636 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1637 = eq(_T_1636, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1638 = or(_T_1637, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1639 = and(_T_1635, _T_1638) @[ifu_bp_ctl.scala 532:110] + node _T_1640 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1641 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1642 = eq(_T_1641, UInt<3>("h05")) @[ifu_bp_ctl.scala 533:74] + node _T_1643 = and(_T_1640, _T_1642) @[ifu_bp_ctl.scala 533:22] + node _T_1644 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1645 = eq(_T_1644, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1646 = or(_T_1645, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1647 = and(_T_1643, _T_1646) @[ifu_bp_ctl.scala 533:87] + node _T_1648 = or(_T_1639, _T_1647) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][5] <= _T_1648 @[ifu_bp_ctl.scala 532:27] + node _T_1649 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1650 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1651 = eq(_T_1650, UInt<3>("h06")) @[ifu_bp_ctl.scala 532:97] + node _T_1652 = and(_T_1649, _T_1651) @[ifu_bp_ctl.scala 532:45] + node _T_1653 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1654 = eq(_T_1653, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1655 = or(_T_1654, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1656 = and(_T_1652, _T_1655) @[ifu_bp_ctl.scala 532:110] + node _T_1657 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1658 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1659 = eq(_T_1658, UInt<3>("h06")) @[ifu_bp_ctl.scala 533:74] + node _T_1660 = and(_T_1657, _T_1659) @[ifu_bp_ctl.scala 533:22] + node _T_1661 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1662 = eq(_T_1661, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1663 = or(_T_1662, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1664 = and(_T_1660, _T_1663) @[ifu_bp_ctl.scala 533:87] + node _T_1665 = or(_T_1656, _T_1664) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][6] <= _T_1665 @[ifu_bp_ctl.scala 532:27] + node _T_1666 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1667 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1668 = eq(_T_1667, UInt<3>("h07")) @[ifu_bp_ctl.scala 532:97] + node _T_1669 = and(_T_1666, _T_1668) @[ifu_bp_ctl.scala 532:45] + node _T_1670 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1671 = eq(_T_1670, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1672 = or(_T_1671, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1673 = and(_T_1669, _T_1672) @[ifu_bp_ctl.scala 532:110] + node _T_1674 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1675 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1676 = eq(_T_1675, UInt<3>("h07")) @[ifu_bp_ctl.scala 533:74] + node _T_1677 = and(_T_1674, _T_1676) @[ifu_bp_ctl.scala 533:22] + node _T_1678 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1679 = eq(_T_1678, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1680 = or(_T_1679, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1681 = and(_T_1677, _T_1680) @[ifu_bp_ctl.scala 533:87] + node _T_1682 = or(_T_1673, _T_1681) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][7] <= _T_1682 @[ifu_bp_ctl.scala 532:27] + node _T_1683 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1684 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1685 = eq(_T_1684, UInt<4>("h08")) @[ifu_bp_ctl.scala 532:97] + node _T_1686 = and(_T_1683, _T_1685) @[ifu_bp_ctl.scala 532:45] + node _T_1687 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1688 = eq(_T_1687, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1689 = or(_T_1688, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1690 = and(_T_1686, _T_1689) @[ifu_bp_ctl.scala 532:110] + node _T_1691 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1692 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1693 = eq(_T_1692, UInt<4>("h08")) @[ifu_bp_ctl.scala 533:74] + node _T_1694 = and(_T_1691, _T_1693) @[ifu_bp_ctl.scala 533:22] + node _T_1695 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1696 = eq(_T_1695, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1697 = or(_T_1696, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1698 = and(_T_1694, _T_1697) @[ifu_bp_ctl.scala 533:87] + node _T_1699 = or(_T_1690, _T_1698) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][8] <= _T_1699 @[ifu_bp_ctl.scala 532:27] + node _T_1700 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1701 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1702 = eq(_T_1701, UInt<4>("h09")) @[ifu_bp_ctl.scala 532:97] + node _T_1703 = and(_T_1700, _T_1702) @[ifu_bp_ctl.scala 532:45] + node _T_1704 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1705 = eq(_T_1704, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1706 = or(_T_1705, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1707 = and(_T_1703, _T_1706) @[ifu_bp_ctl.scala 532:110] + node _T_1708 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1709 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1710 = eq(_T_1709, UInt<4>("h09")) @[ifu_bp_ctl.scala 533:74] + node _T_1711 = and(_T_1708, _T_1710) @[ifu_bp_ctl.scala 533:22] + node _T_1712 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1713 = eq(_T_1712, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1714 = or(_T_1713, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1715 = and(_T_1711, _T_1714) @[ifu_bp_ctl.scala 533:87] + node _T_1716 = or(_T_1707, _T_1715) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][9] <= _T_1716 @[ifu_bp_ctl.scala 532:27] + node _T_1717 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1718 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1719 = eq(_T_1718, UInt<4>("h0a")) @[ifu_bp_ctl.scala 532:97] + node _T_1720 = and(_T_1717, _T_1719) @[ifu_bp_ctl.scala 532:45] + node _T_1721 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1722 = eq(_T_1721, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1723 = or(_T_1722, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1724 = and(_T_1720, _T_1723) @[ifu_bp_ctl.scala 532:110] + node _T_1725 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1726 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1727 = eq(_T_1726, UInt<4>("h0a")) @[ifu_bp_ctl.scala 533:74] + node _T_1728 = and(_T_1725, _T_1727) @[ifu_bp_ctl.scala 533:22] + node _T_1729 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1730 = eq(_T_1729, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1731 = or(_T_1730, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1732 = and(_T_1728, _T_1731) @[ifu_bp_ctl.scala 533:87] + node _T_1733 = or(_T_1724, _T_1732) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][10] <= _T_1733 @[ifu_bp_ctl.scala 532:27] + node _T_1734 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1735 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1736 = eq(_T_1735, UInt<4>("h0b")) @[ifu_bp_ctl.scala 532:97] + node _T_1737 = and(_T_1734, _T_1736) @[ifu_bp_ctl.scala 532:45] + node _T_1738 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1739 = eq(_T_1738, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1740 = or(_T_1739, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1741 = and(_T_1737, _T_1740) @[ifu_bp_ctl.scala 532:110] + node _T_1742 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1743 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1744 = eq(_T_1743, UInt<4>("h0b")) @[ifu_bp_ctl.scala 533:74] + node _T_1745 = and(_T_1742, _T_1744) @[ifu_bp_ctl.scala 533:22] + node _T_1746 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1747 = eq(_T_1746, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1748 = or(_T_1747, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1749 = and(_T_1745, _T_1748) @[ifu_bp_ctl.scala 533:87] + node _T_1750 = or(_T_1741, _T_1749) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][11] <= _T_1750 @[ifu_bp_ctl.scala 532:27] + node _T_1751 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1752 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1753 = eq(_T_1752, UInt<4>("h0c")) @[ifu_bp_ctl.scala 532:97] + node _T_1754 = and(_T_1751, _T_1753) @[ifu_bp_ctl.scala 532:45] + node _T_1755 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1756 = eq(_T_1755, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1757 = or(_T_1756, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1758 = and(_T_1754, _T_1757) @[ifu_bp_ctl.scala 532:110] + node _T_1759 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1760 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1761 = eq(_T_1760, UInt<4>("h0c")) @[ifu_bp_ctl.scala 533:74] + node _T_1762 = and(_T_1759, _T_1761) @[ifu_bp_ctl.scala 533:22] + node _T_1763 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1764 = eq(_T_1763, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1765 = or(_T_1764, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1766 = and(_T_1762, _T_1765) @[ifu_bp_ctl.scala 533:87] + node _T_1767 = or(_T_1758, _T_1766) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][12] <= _T_1767 @[ifu_bp_ctl.scala 532:27] + node _T_1768 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1769 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1770 = eq(_T_1769, UInt<4>("h0d")) @[ifu_bp_ctl.scala 532:97] + node _T_1771 = and(_T_1768, _T_1770) @[ifu_bp_ctl.scala 532:45] + node _T_1772 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1773 = eq(_T_1772, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1774 = or(_T_1773, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1775 = and(_T_1771, _T_1774) @[ifu_bp_ctl.scala 532:110] + node _T_1776 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1777 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1778 = eq(_T_1777, UInt<4>("h0d")) @[ifu_bp_ctl.scala 533:74] + node _T_1779 = and(_T_1776, _T_1778) @[ifu_bp_ctl.scala 533:22] + node _T_1780 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1781 = eq(_T_1780, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1782 = or(_T_1781, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1783 = and(_T_1779, _T_1782) @[ifu_bp_ctl.scala 533:87] + node _T_1784 = or(_T_1775, _T_1783) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][13] <= _T_1784 @[ifu_bp_ctl.scala 532:27] + node _T_1785 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1786 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1787 = eq(_T_1786, UInt<4>("h0e")) @[ifu_bp_ctl.scala 532:97] + node _T_1788 = and(_T_1785, _T_1787) @[ifu_bp_ctl.scala 532:45] + node _T_1789 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1790 = eq(_T_1789, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1791 = or(_T_1790, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1792 = and(_T_1788, _T_1791) @[ifu_bp_ctl.scala 532:110] + node _T_1793 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1794 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1795 = eq(_T_1794, UInt<4>("h0e")) @[ifu_bp_ctl.scala 533:74] + node _T_1796 = and(_T_1793, _T_1795) @[ifu_bp_ctl.scala 533:22] + node _T_1797 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1798 = eq(_T_1797, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1799 = or(_T_1798, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1800 = and(_T_1796, _T_1799) @[ifu_bp_ctl.scala 533:87] + node _T_1801 = or(_T_1792, _T_1800) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][14] <= _T_1801 @[ifu_bp_ctl.scala 532:27] + node _T_1802 = bits(bht_wr_en0, 1, 1) @[ifu_bp_ctl.scala 532:41] + node _T_1803 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:60] + node _T_1804 = eq(_T_1803, UInt<4>("h0f")) @[ifu_bp_ctl.scala 532:97] + node _T_1805 = and(_T_1802, _T_1804) @[ifu_bp_ctl.scala 532:45] + node _T_1806 = bits(mp_hashed, 7, 0) @[ifu_bp_ctl.scala 532:126] + node _T_1807 = eq(_T_1806, UInt<1>("h00")) @[ifu_bp_ctl.scala 532:186] + node _T_1808 = or(_T_1807, UInt<1>("h01")) @[ifu_bp_ctl.scala 532:199] + node _T_1809 = and(_T_1805, _T_1808) @[ifu_bp_ctl.scala 532:110] + node _T_1810 = bits(bht_wr_en2, 1, 1) @[ifu_bp_ctl.scala 533:18] + node _T_1811 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:37] + node _T_1812 = eq(_T_1811, UInt<4>("h0f")) @[ifu_bp_ctl.scala 533:74] + node _T_1813 = and(_T_1810, _T_1812) @[ifu_bp_ctl.scala 533:22] + node _T_1814 = bits(br0_hashed_wb, 7, 0) @[ifu_bp_ctl.scala 533:103] + node _T_1815 = eq(_T_1814, UInt<1>("h00")) @[ifu_bp_ctl.scala 533:163] + node _T_1816 = or(_T_1815, UInt<1>("h01")) @[ifu_bp_ctl.scala 533:176] + node _T_1817 = and(_T_1813, _T_1816) @[ifu_bp_ctl.scala 533:87] + node _T_1818 = or(_T_1809, _T_1817) @[ifu_bp_ctl.scala 532:223] + bht_bank_sel[1][0][15] <= _T_1818 @[ifu_bp_ctl.scala 532:27] + wire bht_bank_rd_data_out : UInt<2>[16][2] @[ifu_bp_ctl.scala 536:34] + node _T_1819 = and(bht_bank_sel[0][0][0], bht_bank_sel[0][0][0]) @[lib.scala 383:57] reg _T_1820 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1819 : @[Reg.scala 28:19] - _T_1820 <= bht_bank_wr_data_0_0_1 @[Reg.scala 28:23] + _T_1820 <= bht_bank_wr_data_0_0_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][1] <= _T_1820 @[ifu_bp_ctl.scala 539:39] - node _T_1821 = and(bht_bank_sel[0][0][2], bht_bank_sel[0][0][2]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][0] <= _T_1820 @[ifu_bp_ctl.scala 538:39] + node _T_1821 = and(bht_bank_sel[0][0][1], bht_bank_sel[0][0][1]) @[lib.scala 383:57] reg _T_1822 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1821 : @[Reg.scala 28:19] - _T_1822 <= bht_bank_wr_data_0_0_2 @[Reg.scala 28:23] + _T_1822 <= bht_bank_wr_data_0_0_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][2] <= _T_1822 @[ifu_bp_ctl.scala 539:39] - node _T_1823 = and(bht_bank_sel[0][0][3], bht_bank_sel[0][0][3]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][1] <= _T_1822 @[ifu_bp_ctl.scala 538:39] + node _T_1823 = and(bht_bank_sel[0][0][2], bht_bank_sel[0][0][2]) @[lib.scala 383:57] reg _T_1824 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1823 : @[Reg.scala 28:19] - _T_1824 <= bht_bank_wr_data_0_0_3 @[Reg.scala 28:23] + _T_1824 <= bht_bank_wr_data_0_0_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][3] <= _T_1824 @[ifu_bp_ctl.scala 539:39] - node _T_1825 = and(bht_bank_sel[0][0][4], bht_bank_sel[0][0][4]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][2] <= _T_1824 @[ifu_bp_ctl.scala 538:39] + node _T_1825 = and(bht_bank_sel[0][0][3], bht_bank_sel[0][0][3]) @[lib.scala 383:57] reg _T_1826 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1825 : @[Reg.scala 28:19] - _T_1826 <= bht_bank_wr_data_0_0_4 @[Reg.scala 28:23] + _T_1826 <= bht_bank_wr_data_0_0_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][4] <= _T_1826 @[ifu_bp_ctl.scala 539:39] - node _T_1827 = and(bht_bank_sel[0][0][5], bht_bank_sel[0][0][5]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][3] <= _T_1826 @[ifu_bp_ctl.scala 538:39] + node _T_1827 = and(bht_bank_sel[0][0][4], bht_bank_sel[0][0][4]) @[lib.scala 383:57] reg _T_1828 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1827 : @[Reg.scala 28:19] - _T_1828 <= bht_bank_wr_data_0_0_5 @[Reg.scala 28:23] + _T_1828 <= bht_bank_wr_data_0_0_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][5] <= _T_1828 @[ifu_bp_ctl.scala 539:39] - node _T_1829 = and(bht_bank_sel[0][0][6], bht_bank_sel[0][0][6]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][4] <= _T_1828 @[ifu_bp_ctl.scala 538:39] + node _T_1829 = and(bht_bank_sel[0][0][5], bht_bank_sel[0][0][5]) @[lib.scala 383:57] reg _T_1830 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1829 : @[Reg.scala 28:19] - _T_1830 <= bht_bank_wr_data_0_0_6 @[Reg.scala 28:23] + _T_1830 <= bht_bank_wr_data_0_0_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][6] <= _T_1830 @[ifu_bp_ctl.scala 539:39] - node _T_1831 = and(bht_bank_sel[0][0][7], bht_bank_sel[0][0][7]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][5] <= _T_1830 @[ifu_bp_ctl.scala 538:39] + node _T_1831 = and(bht_bank_sel[0][0][6], bht_bank_sel[0][0][6]) @[lib.scala 383:57] reg _T_1832 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1831 : @[Reg.scala 28:19] - _T_1832 <= bht_bank_wr_data_0_0_7 @[Reg.scala 28:23] + _T_1832 <= bht_bank_wr_data_0_0_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][7] <= _T_1832 @[ifu_bp_ctl.scala 539:39] - node _T_1833 = and(bht_bank_sel[0][0][8], bht_bank_sel[0][0][8]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][6] <= _T_1832 @[ifu_bp_ctl.scala 538:39] + node _T_1833 = and(bht_bank_sel[0][0][7], bht_bank_sel[0][0][7]) @[lib.scala 383:57] reg _T_1834 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1833 : @[Reg.scala 28:19] - _T_1834 <= bht_bank_wr_data_0_0_8 @[Reg.scala 28:23] + _T_1834 <= bht_bank_wr_data_0_0_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][8] <= _T_1834 @[ifu_bp_ctl.scala 539:39] - node _T_1835 = and(bht_bank_sel[0][0][9], bht_bank_sel[0][0][9]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][7] <= _T_1834 @[ifu_bp_ctl.scala 538:39] + node _T_1835 = and(bht_bank_sel[0][0][8], bht_bank_sel[0][0][8]) @[lib.scala 383:57] reg _T_1836 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1835 : @[Reg.scala 28:19] - _T_1836 <= bht_bank_wr_data_0_0_9 @[Reg.scala 28:23] + _T_1836 <= bht_bank_wr_data_0_0_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][9] <= _T_1836 @[ifu_bp_ctl.scala 539:39] - node _T_1837 = and(bht_bank_sel[0][0][10], bht_bank_sel[0][0][10]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][8] <= _T_1836 @[ifu_bp_ctl.scala 538:39] + node _T_1837 = and(bht_bank_sel[0][0][9], bht_bank_sel[0][0][9]) @[lib.scala 383:57] reg _T_1838 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1837 : @[Reg.scala 28:19] - _T_1838 <= bht_bank_wr_data_0_0_10 @[Reg.scala 28:23] + _T_1838 <= bht_bank_wr_data_0_0_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][10] <= _T_1838 @[ifu_bp_ctl.scala 539:39] - node _T_1839 = and(bht_bank_sel[0][0][11], bht_bank_sel[0][0][11]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][9] <= _T_1838 @[ifu_bp_ctl.scala 538:39] + node _T_1839 = and(bht_bank_sel[0][0][10], bht_bank_sel[0][0][10]) @[lib.scala 383:57] reg _T_1840 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1839 : @[Reg.scala 28:19] - _T_1840 <= bht_bank_wr_data_0_0_11 @[Reg.scala 28:23] + _T_1840 <= bht_bank_wr_data_0_0_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][11] <= _T_1840 @[ifu_bp_ctl.scala 539:39] - node _T_1841 = and(bht_bank_sel[0][0][12], bht_bank_sel[0][0][12]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][10] <= _T_1840 @[ifu_bp_ctl.scala 538:39] + node _T_1841 = and(bht_bank_sel[0][0][11], bht_bank_sel[0][0][11]) @[lib.scala 383:57] reg _T_1842 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1841 : @[Reg.scala 28:19] - _T_1842 <= bht_bank_wr_data_0_0_12 @[Reg.scala 28:23] + _T_1842 <= bht_bank_wr_data_0_0_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][12] <= _T_1842 @[ifu_bp_ctl.scala 539:39] - node _T_1843 = and(bht_bank_sel[0][0][13], bht_bank_sel[0][0][13]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][11] <= _T_1842 @[ifu_bp_ctl.scala 538:39] + node _T_1843 = and(bht_bank_sel[0][0][12], bht_bank_sel[0][0][12]) @[lib.scala 383:57] reg _T_1844 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1843 : @[Reg.scala 28:19] - _T_1844 <= bht_bank_wr_data_0_0_13 @[Reg.scala 28:23] + _T_1844 <= bht_bank_wr_data_0_0_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][13] <= _T_1844 @[ifu_bp_ctl.scala 539:39] - node _T_1845 = and(bht_bank_sel[0][0][14], bht_bank_sel[0][0][14]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][12] <= _T_1844 @[ifu_bp_ctl.scala 538:39] + node _T_1845 = and(bht_bank_sel[0][0][13], bht_bank_sel[0][0][13]) @[lib.scala 383:57] reg _T_1846 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1845 : @[Reg.scala 28:19] - _T_1846 <= bht_bank_wr_data_0_0_14 @[Reg.scala 28:23] + _T_1846 <= bht_bank_wr_data_0_0_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][14] <= _T_1846 @[ifu_bp_ctl.scala 539:39] - node _T_1847 = and(bht_bank_sel[0][0][15], bht_bank_sel[0][0][15]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][13] <= _T_1846 @[ifu_bp_ctl.scala 538:39] + node _T_1847 = and(bht_bank_sel[0][0][14], bht_bank_sel[0][0][14]) @[lib.scala 383:57] reg _T_1848 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1847 : @[Reg.scala 28:19] - _T_1848 <= bht_bank_wr_data_0_0_15 @[Reg.scala 28:23] + _T_1848 <= bht_bank_wr_data_0_0_14 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][15] <= _T_1848 @[ifu_bp_ctl.scala 539:39] - node _T_1849 = and(bht_bank_sel[1][0][0], bht_bank_sel[1][0][0]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][14] <= _T_1848 @[ifu_bp_ctl.scala 538:39] + node _T_1849 = and(bht_bank_sel[0][0][15], bht_bank_sel[0][0][15]) @[lib.scala 383:57] reg _T_1850 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1849 : @[Reg.scala 28:19] - _T_1850 <= bht_bank_wr_data_1_0_0 @[Reg.scala 28:23] + _T_1850 <= bht_bank_wr_data_0_0_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][0] <= _T_1850 @[ifu_bp_ctl.scala 539:39] - node _T_1851 = and(bht_bank_sel[1][0][1], bht_bank_sel[1][0][1]) @[lib.scala 383:57] + bht_bank_rd_data_out[0][15] <= _T_1850 @[ifu_bp_ctl.scala 538:39] + node _T_1851 = and(bht_bank_sel[1][0][0], bht_bank_sel[1][0][0]) @[lib.scala 383:57] reg _T_1852 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1851 : @[Reg.scala 28:19] - _T_1852 <= bht_bank_wr_data_1_0_1 @[Reg.scala 28:23] + _T_1852 <= bht_bank_wr_data_1_0_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][1] <= _T_1852 @[ifu_bp_ctl.scala 539:39] - node _T_1853 = and(bht_bank_sel[1][0][2], bht_bank_sel[1][0][2]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][0] <= _T_1852 @[ifu_bp_ctl.scala 538:39] + node _T_1853 = and(bht_bank_sel[1][0][1], bht_bank_sel[1][0][1]) @[lib.scala 383:57] reg _T_1854 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1853 : @[Reg.scala 28:19] - _T_1854 <= bht_bank_wr_data_1_0_2 @[Reg.scala 28:23] + _T_1854 <= bht_bank_wr_data_1_0_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][2] <= _T_1854 @[ifu_bp_ctl.scala 539:39] - node _T_1855 = and(bht_bank_sel[1][0][3], bht_bank_sel[1][0][3]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][1] <= _T_1854 @[ifu_bp_ctl.scala 538:39] + node _T_1855 = and(bht_bank_sel[1][0][2], bht_bank_sel[1][0][2]) @[lib.scala 383:57] reg _T_1856 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1855 : @[Reg.scala 28:19] - _T_1856 <= bht_bank_wr_data_1_0_3 @[Reg.scala 28:23] + _T_1856 <= bht_bank_wr_data_1_0_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][3] <= _T_1856 @[ifu_bp_ctl.scala 539:39] - node _T_1857 = and(bht_bank_sel[1][0][4], bht_bank_sel[1][0][4]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][2] <= _T_1856 @[ifu_bp_ctl.scala 538:39] + node _T_1857 = and(bht_bank_sel[1][0][3], bht_bank_sel[1][0][3]) @[lib.scala 383:57] reg _T_1858 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1857 : @[Reg.scala 28:19] - _T_1858 <= bht_bank_wr_data_1_0_4 @[Reg.scala 28:23] + _T_1858 <= bht_bank_wr_data_1_0_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][4] <= _T_1858 @[ifu_bp_ctl.scala 539:39] - node _T_1859 = and(bht_bank_sel[1][0][5], bht_bank_sel[1][0][5]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][3] <= _T_1858 @[ifu_bp_ctl.scala 538:39] + node _T_1859 = and(bht_bank_sel[1][0][4], bht_bank_sel[1][0][4]) @[lib.scala 383:57] reg _T_1860 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1859 : @[Reg.scala 28:19] - _T_1860 <= bht_bank_wr_data_1_0_5 @[Reg.scala 28:23] + _T_1860 <= bht_bank_wr_data_1_0_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][5] <= _T_1860 @[ifu_bp_ctl.scala 539:39] - node _T_1861 = and(bht_bank_sel[1][0][6], bht_bank_sel[1][0][6]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][4] <= _T_1860 @[ifu_bp_ctl.scala 538:39] + node _T_1861 = and(bht_bank_sel[1][0][5], bht_bank_sel[1][0][5]) @[lib.scala 383:57] reg _T_1862 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1861 : @[Reg.scala 28:19] - _T_1862 <= bht_bank_wr_data_1_0_6 @[Reg.scala 28:23] + _T_1862 <= bht_bank_wr_data_1_0_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][6] <= _T_1862 @[ifu_bp_ctl.scala 539:39] - node _T_1863 = and(bht_bank_sel[1][0][7], bht_bank_sel[1][0][7]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][5] <= _T_1862 @[ifu_bp_ctl.scala 538:39] + node _T_1863 = and(bht_bank_sel[1][0][6], bht_bank_sel[1][0][6]) @[lib.scala 383:57] reg _T_1864 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1863 : @[Reg.scala 28:19] - _T_1864 <= bht_bank_wr_data_1_0_7 @[Reg.scala 28:23] + _T_1864 <= bht_bank_wr_data_1_0_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][7] <= _T_1864 @[ifu_bp_ctl.scala 539:39] - node _T_1865 = and(bht_bank_sel[1][0][8], bht_bank_sel[1][0][8]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][6] <= _T_1864 @[ifu_bp_ctl.scala 538:39] + node _T_1865 = and(bht_bank_sel[1][0][7], bht_bank_sel[1][0][7]) @[lib.scala 383:57] reg _T_1866 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1865 : @[Reg.scala 28:19] - _T_1866 <= bht_bank_wr_data_1_0_8 @[Reg.scala 28:23] + _T_1866 <= bht_bank_wr_data_1_0_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][8] <= _T_1866 @[ifu_bp_ctl.scala 539:39] - node _T_1867 = and(bht_bank_sel[1][0][9], bht_bank_sel[1][0][9]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][7] <= _T_1866 @[ifu_bp_ctl.scala 538:39] + node _T_1867 = and(bht_bank_sel[1][0][8], bht_bank_sel[1][0][8]) @[lib.scala 383:57] reg _T_1868 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1867 : @[Reg.scala 28:19] - _T_1868 <= bht_bank_wr_data_1_0_9 @[Reg.scala 28:23] + _T_1868 <= bht_bank_wr_data_1_0_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][9] <= _T_1868 @[ifu_bp_ctl.scala 539:39] - node _T_1869 = and(bht_bank_sel[1][0][10], bht_bank_sel[1][0][10]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][8] <= _T_1868 @[ifu_bp_ctl.scala 538:39] + node _T_1869 = and(bht_bank_sel[1][0][9], bht_bank_sel[1][0][9]) @[lib.scala 383:57] reg _T_1870 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1869 : @[Reg.scala 28:19] - _T_1870 <= bht_bank_wr_data_1_0_10 @[Reg.scala 28:23] + _T_1870 <= bht_bank_wr_data_1_0_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][10] <= _T_1870 @[ifu_bp_ctl.scala 539:39] - node _T_1871 = and(bht_bank_sel[1][0][11], bht_bank_sel[1][0][11]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][9] <= _T_1870 @[ifu_bp_ctl.scala 538:39] + node _T_1871 = and(bht_bank_sel[1][0][10], bht_bank_sel[1][0][10]) @[lib.scala 383:57] reg _T_1872 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1871 : @[Reg.scala 28:19] - _T_1872 <= bht_bank_wr_data_1_0_11 @[Reg.scala 28:23] + _T_1872 <= bht_bank_wr_data_1_0_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][11] <= _T_1872 @[ifu_bp_ctl.scala 539:39] - node _T_1873 = and(bht_bank_sel[1][0][12], bht_bank_sel[1][0][12]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][10] <= _T_1872 @[ifu_bp_ctl.scala 538:39] + node _T_1873 = and(bht_bank_sel[1][0][11], bht_bank_sel[1][0][11]) @[lib.scala 383:57] reg _T_1874 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1873 : @[Reg.scala 28:19] - _T_1874 <= bht_bank_wr_data_1_0_12 @[Reg.scala 28:23] + _T_1874 <= bht_bank_wr_data_1_0_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][12] <= _T_1874 @[ifu_bp_ctl.scala 539:39] - node _T_1875 = and(bht_bank_sel[1][0][13], bht_bank_sel[1][0][13]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][11] <= _T_1874 @[ifu_bp_ctl.scala 538:39] + node _T_1875 = and(bht_bank_sel[1][0][12], bht_bank_sel[1][0][12]) @[lib.scala 383:57] reg _T_1876 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1875 : @[Reg.scala 28:19] - _T_1876 <= bht_bank_wr_data_1_0_13 @[Reg.scala 28:23] + _T_1876 <= bht_bank_wr_data_1_0_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][13] <= _T_1876 @[ifu_bp_ctl.scala 539:39] - node _T_1877 = and(bht_bank_sel[1][0][14], bht_bank_sel[1][0][14]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][12] <= _T_1876 @[ifu_bp_ctl.scala 538:39] + node _T_1877 = and(bht_bank_sel[1][0][13], bht_bank_sel[1][0][13]) @[lib.scala 383:57] reg _T_1878 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1877 : @[Reg.scala 28:19] - _T_1878 <= bht_bank_wr_data_1_0_14 @[Reg.scala 28:23] + _T_1878 <= bht_bank_wr_data_1_0_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][14] <= _T_1878 @[ifu_bp_ctl.scala 539:39] - node _T_1879 = and(bht_bank_sel[1][0][15], bht_bank_sel[1][0][15]) @[lib.scala 383:57] + bht_bank_rd_data_out[1][13] <= _T_1878 @[ifu_bp_ctl.scala 538:39] + node _T_1879 = and(bht_bank_sel[1][0][14], bht_bank_sel[1][0][14]) @[lib.scala 383:57] reg _T_1880 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1879 : @[Reg.scala 28:19] - _T_1880 <= bht_bank_wr_data_1_0_15 @[Reg.scala 28:23] + _T_1880 <= bht_bank_wr_data_1_0_14 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][15] <= _T_1880 @[ifu_bp_ctl.scala 539:39] - node _T_1881 = eq(bht_rd_addr_hashed_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 543:79] - node _T_1882 = bits(_T_1881, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1883 = eq(bht_rd_addr_hashed_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 543:79] - node _T_1884 = bits(_T_1883, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1885 = eq(bht_rd_addr_hashed_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 543:79] - node _T_1886 = bits(_T_1885, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1887 = eq(bht_rd_addr_hashed_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 543:79] - node _T_1888 = bits(_T_1887, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1889 = eq(bht_rd_addr_hashed_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 543:79] - node _T_1890 = bits(_T_1889, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1891 = eq(bht_rd_addr_hashed_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 543:79] - node _T_1892 = bits(_T_1891, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1893 = eq(bht_rd_addr_hashed_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 543:79] - node _T_1894 = bits(_T_1893, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1895 = eq(bht_rd_addr_hashed_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 543:79] - node _T_1896 = bits(_T_1895, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1897 = eq(bht_rd_addr_hashed_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 543:79] - node _T_1898 = bits(_T_1897, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1899 = eq(bht_rd_addr_hashed_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 543:79] - node _T_1900 = bits(_T_1899, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1901 = eq(bht_rd_addr_hashed_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 543:79] - node _T_1902 = bits(_T_1901, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1903 = eq(bht_rd_addr_hashed_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 543:79] - node _T_1904 = bits(_T_1903, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1905 = eq(bht_rd_addr_hashed_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 543:79] - node _T_1906 = bits(_T_1905, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1907 = eq(bht_rd_addr_hashed_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 543:79] - node _T_1908 = bits(_T_1907, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1909 = eq(bht_rd_addr_hashed_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 543:79] - node _T_1910 = bits(_T_1909, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1911 = eq(bht_rd_addr_hashed_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 543:79] - node _T_1912 = bits(_T_1911, 0, 0) @[ifu_bp_ctl.scala 543:87] - node _T_1913 = mux(_T_1882, bht_bank_rd_data_out[0][0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1914 = mux(_T_1884, bht_bank_rd_data_out[0][1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1915 = mux(_T_1886, bht_bank_rd_data_out[0][2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1916 = mux(_T_1888, bht_bank_rd_data_out[0][3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1917 = mux(_T_1890, bht_bank_rd_data_out[0][4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1918 = mux(_T_1892, bht_bank_rd_data_out[0][5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1919 = mux(_T_1894, bht_bank_rd_data_out[0][6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1920 = mux(_T_1896, bht_bank_rd_data_out[0][7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1921 = mux(_T_1898, bht_bank_rd_data_out[0][8], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1922 = mux(_T_1900, bht_bank_rd_data_out[0][9], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1923 = mux(_T_1902, bht_bank_rd_data_out[0][10], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1924 = mux(_T_1904, bht_bank_rd_data_out[0][11], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1925 = mux(_T_1906, bht_bank_rd_data_out[0][12], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1926 = mux(_T_1908, bht_bank_rd_data_out[0][13], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1927 = mux(_T_1910, bht_bank_rd_data_out[0][14], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1928 = mux(_T_1912, bht_bank_rd_data_out[0][15], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1929 = or(_T_1913, _T_1914) @[Mux.scala 27:72] - node _T_1930 = or(_T_1929, _T_1915) @[Mux.scala 27:72] - node _T_1931 = or(_T_1930, _T_1916) @[Mux.scala 27:72] + bht_bank_rd_data_out[1][14] <= _T_1880 @[ifu_bp_ctl.scala 538:39] + node _T_1881 = and(bht_bank_sel[1][0][15], bht_bank_sel[1][0][15]) @[lib.scala 383:57] + reg _T_1882 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1881 : @[Reg.scala 28:19] + _T_1882 <= bht_bank_wr_data_1_0_15 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][15] <= _T_1882 @[ifu_bp_ctl.scala 538:39] + node _T_1883 = eq(bht_rd_addr_hashed_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 542:79] + node _T_1884 = bits(_T_1883, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1885 = eq(bht_rd_addr_hashed_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 542:79] + node _T_1886 = bits(_T_1885, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1887 = eq(bht_rd_addr_hashed_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 542:79] + node _T_1888 = bits(_T_1887, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1889 = eq(bht_rd_addr_hashed_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 542:79] + node _T_1890 = bits(_T_1889, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1891 = eq(bht_rd_addr_hashed_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 542:79] + node _T_1892 = bits(_T_1891, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1893 = eq(bht_rd_addr_hashed_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 542:79] + node _T_1894 = bits(_T_1893, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1895 = eq(bht_rd_addr_hashed_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 542:79] + node _T_1896 = bits(_T_1895, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1897 = eq(bht_rd_addr_hashed_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 542:79] + node _T_1898 = bits(_T_1897, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1899 = eq(bht_rd_addr_hashed_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 542:79] + node _T_1900 = bits(_T_1899, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1901 = eq(bht_rd_addr_hashed_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 542:79] + node _T_1902 = bits(_T_1901, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1903 = eq(bht_rd_addr_hashed_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 542:79] + node _T_1904 = bits(_T_1903, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1905 = eq(bht_rd_addr_hashed_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 542:79] + node _T_1906 = bits(_T_1905, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1907 = eq(bht_rd_addr_hashed_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 542:79] + node _T_1908 = bits(_T_1907, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1909 = eq(bht_rd_addr_hashed_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 542:79] + node _T_1910 = bits(_T_1909, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1911 = eq(bht_rd_addr_hashed_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 542:79] + node _T_1912 = bits(_T_1911, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1913 = eq(bht_rd_addr_hashed_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 542:79] + node _T_1914 = bits(_T_1913, 0, 0) @[ifu_bp_ctl.scala 542:87] + node _T_1915 = mux(_T_1884, bht_bank_rd_data_out[0][0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1916 = mux(_T_1886, bht_bank_rd_data_out[0][1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1917 = mux(_T_1888, bht_bank_rd_data_out[0][2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1918 = mux(_T_1890, bht_bank_rd_data_out[0][3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1919 = mux(_T_1892, bht_bank_rd_data_out[0][4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1920 = mux(_T_1894, bht_bank_rd_data_out[0][5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1921 = mux(_T_1896, bht_bank_rd_data_out[0][6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1922 = mux(_T_1898, bht_bank_rd_data_out[0][7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1923 = mux(_T_1900, bht_bank_rd_data_out[0][8], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1924 = mux(_T_1902, bht_bank_rd_data_out[0][9], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1925 = mux(_T_1904, bht_bank_rd_data_out[0][10], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1926 = mux(_T_1906, bht_bank_rd_data_out[0][11], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1927 = mux(_T_1908, bht_bank_rd_data_out[0][12], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1928 = mux(_T_1910, bht_bank_rd_data_out[0][13], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1929 = mux(_T_1912, bht_bank_rd_data_out[0][14], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1930 = mux(_T_1914, bht_bank_rd_data_out[0][15], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1931 = or(_T_1915, _T_1916) @[Mux.scala 27:72] node _T_1932 = or(_T_1931, _T_1917) @[Mux.scala 27:72] node _T_1933 = or(_T_1932, _T_1918) @[Mux.scala 27:72] node _T_1934 = or(_T_1933, _T_1919) @[Mux.scala 27:72] @@ -3853,60 +3853,60 @@ circuit ifu_bp_ctl : node _T_1941 = or(_T_1940, _T_1926) @[Mux.scala 27:72] node _T_1942 = or(_T_1941, _T_1927) @[Mux.scala 27:72] node _T_1943 = or(_T_1942, _T_1928) @[Mux.scala 27:72] - wire _T_1944 : UInt<2> @[Mux.scala 27:72] - _T_1944 <= _T_1943 @[Mux.scala 27:72] - bht_bank0_rd_data_f <= _T_1944 @[ifu_bp_ctl.scala 543:23] - node _T_1945 = eq(bht_rd_addr_hashed_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 544:79] - node _T_1946 = bits(_T_1945, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1947 = eq(bht_rd_addr_hashed_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 544:79] - node _T_1948 = bits(_T_1947, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1949 = eq(bht_rd_addr_hashed_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 544:79] - node _T_1950 = bits(_T_1949, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1951 = eq(bht_rd_addr_hashed_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 544:79] - node _T_1952 = bits(_T_1951, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1953 = eq(bht_rd_addr_hashed_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 544:79] - node _T_1954 = bits(_T_1953, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1955 = eq(bht_rd_addr_hashed_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 544:79] - node _T_1956 = bits(_T_1955, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1957 = eq(bht_rd_addr_hashed_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 544:79] - node _T_1958 = bits(_T_1957, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1959 = eq(bht_rd_addr_hashed_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 544:79] - node _T_1960 = bits(_T_1959, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1961 = eq(bht_rd_addr_hashed_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 544:79] - node _T_1962 = bits(_T_1961, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1963 = eq(bht_rd_addr_hashed_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 544:79] - node _T_1964 = bits(_T_1963, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1965 = eq(bht_rd_addr_hashed_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 544:79] - node _T_1966 = bits(_T_1965, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1967 = eq(bht_rd_addr_hashed_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 544:79] - node _T_1968 = bits(_T_1967, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1969 = eq(bht_rd_addr_hashed_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 544:79] - node _T_1970 = bits(_T_1969, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1971 = eq(bht_rd_addr_hashed_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 544:79] - node _T_1972 = bits(_T_1971, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1973 = eq(bht_rd_addr_hashed_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 544:79] - node _T_1974 = bits(_T_1973, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1975 = eq(bht_rd_addr_hashed_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 544:79] - node _T_1976 = bits(_T_1975, 0, 0) @[ifu_bp_ctl.scala 544:87] - node _T_1977 = mux(_T_1946, bht_bank_rd_data_out[1][0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1978 = mux(_T_1948, bht_bank_rd_data_out[1][1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1979 = mux(_T_1950, bht_bank_rd_data_out[1][2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1980 = mux(_T_1952, bht_bank_rd_data_out[1][3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1981 = mux(_T_1954, bht_bank_rd_data_out[1][4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1982 = mux(_T_1956, bht_bank_rd_data_out[1][5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1983 = mux(_T_1958, bht_bank_rd_data_out[1][6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1984 = mux(_T_1960, bht_bank_rd_data_out[1][7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1985 = mux(_T_1962, bht_bank_rd_data_out[1][8], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1986 = mux(_T_1964, bht_bank_rd_data_out[1][9], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1987 = mux(_T_1966, bht_bank_rd_data_out[1][10], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1988 = mux(_T_1968, bht_bank_rd_data_out[1][11], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1989 = mux(_T_1970, bht_bank_rd_data_out[1][12], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1990 = mux(_T_1972, bht_bank_rd_data_out[1][13], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1991 = mux(_T_1974, bht_bank_rd_data_out[1][14], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1992 = mux(_T_1976, bht_bank_rd_data_out[1][15], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1993 = or(_T_1977, _T_1978) @[Mux.scala 27:72] - node _T_1994 = or(_T_1993, _T_1979) @[Mux.scala 27:72] - node _T_1995 = or(_T_1994, _T_1980) @[Mux.scala 27:72] + node _T_1944 = or(_T_1943, _T_1929) @[Mux.scala 27:72] + node _T_1945 = or(_T_1944, _T_1930) @[Mux.scala 27:72] + wire _T_1946 : UInt<2> @[Mux.scala 27:72] + _T_1946 <= _T_1945 @[Mux.scala 27:72] + bht_bank0_rd_data_f <= _T_1946 @[ifu_bp_ctl.scala 542:23] + node _T_1947 = eq(bht_rd_addr_hashed_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 543:79] + node _T_1948 = bits(_T_1947, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1949 = eq(bht_rd_addr_hashed_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 543:79] + node _T_1950 = bits(_T_1949, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1951 = eq(bht_rd_addr_hashed_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 543:79] + node _T_1952 = bits(_T_1951, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1953 = eq(bht_rd_addr_hashed_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 543:79] + node _T_1954 = bits(_T_1953, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1955 = eq(bht_rd_addr_hashed_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 543:79] + node _T_1956 = bits(_T_1955, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1957 = eq(bht_rd_addr_hashed_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 543:79] + node _T_1958 = bits(_T_1957, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1959 = eq(bht_rd_addr_hashed_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 543:79] + node _T_1960 = bits(_T_1959, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1961 = eq(bht_rd_addr_hashed_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 543:79] + node _T_1962 = bits(_T_1961, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1963 = eq(bht_rd_addr_hashed_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 543:79] + node _T_1964 = bits(_T_1963, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1965 = eq(bht_rd_addr_hashed_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 543:79] + node _T_1966 = bits(_T_1965, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1967 = eq(bht_rd_addr_hashed_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 543:79] + node _T_1968 = bits(_T_1967, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1969 = eq(bht_rd_addr_hashed_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 543:79] + node _T_1970 = bits(_T_1969, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1971 = eq(bht_rd_addr_hashed_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 543:79] + node _T_1972 = bits(_T_1971, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1973 = eq(bht_rd_addr_hashed_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 543:79] + node _T_1974 = bits(_T_1973, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1975 = eq(bht_rd_addr_hashed_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 543:79] + node _T_1976 = bits(_T_1975, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1977 = eq(bht_rd_addr_hashed_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 543:79] + node _T_1978 = bits(_T_1977, 0, 0) @[ifu_bp_ctl.scala 543:87] + node _T_1979 = mux(_T_1948, bht_bank_rd_data_out[1][0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1980 = mux(_T_1950, bht_bank_rd_data_out[1][1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1981 = mux(_T_1952, bht_bank_rd_data_out[1][2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1982 = mux(_T_1954, bht_bank_rd_data_out[1][3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1983 = mux(_T_1956, bht_bank_rd_data_out[1][4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1984 = mux(_T_1958, bht_bank_rd_data_out[1][5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1985 = mux(_T_1960, bht_bank_rd_data_out[1][6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1986 = mux(_T_1962, bht_bank_rd_data_out[1][7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1987 = mux(_T_1964, bht_bank_rd_data_out[1][8], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1988 = mux(_T_1966, bht_bank_rd_data_out[1][9], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1989 = mux(_T_1968, bht_bank_rd_data_out[1][10], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1990 = mux(_T_1970, bht_bank_rd_data_out[1][11], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1991 = mux(_T_1972, bht_bank_rd_data_out[1][12], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1992 = mux(_T_1974, bht_bank_rd_data_out[1][13], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1993 = mux(_T_1976, bht_bank_rd_data_out[1][14], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1994 = mux(_T_1978, bht_bank_rd_data_out[1][15], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1995 = or(_T_1979, _T_1980) @[Mux.scala 27:72] node _T_1996 = or(_T_1995, _T_1981) @[Mux.scala 27:72] node _T_1997 = or(_T_1996, _T_1982) @[Mux.scala 27:72] node _T_1998 = or(_T_1997, _T_1983) @[Mux.scala 27:72] @@ -3919,60 +3919,60 @@ circuit ifu_bp_ctl : node _T_2005 = or(_T_2004, _T_1990) @[Mux.scala 27:72] node _T_2006 = or(_T_2005, _T_1991) @[Mux.scala 27:72] node _T_2007 = or(_T_2006, _T_1992) @[Mux.scala 27:72] - wire _T_2008 : UInt<2> @[Mux.scala 27:72] - _T_2008 <= _T_2007 @[Mux.scala 27:72] - bht_bank1_rd_data_f <= _T_2008 @[ifu_bp_ctl.scala 544:23] - node _T_2009 = eq(bht_rd_addr_hashed_p1_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 545:85] - node _T_2010 = bits(_T_2009, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2011 = eq(bht_rd_addr_hashed_p1_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 545:85] - node _T_2012 = bits(_T_2011, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2013 = eq(bht_rd_addr_hashed_p1_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 545:85] - node _T_2014 = bits(_T_2013, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2015 = eq(bht_rd_addr_hashed_p1_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 545:85] - node _T_2016 = bits(_T_2015, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2017 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 545:85] - node _T_2018 = bits(_T_2017, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2019 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 545:85] - node _T_2020 = bits(_T_2019, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2021 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 545:85] - node _T_2022 = bits(_T_2021, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2023 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 545:85] - node _T_2024 = bits(_T_2023, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2025 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 545:85] - node _T_2026 = bits(_T_2025, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2027 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 545:85] - node _T_2028 = bits(_T_2027, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2029 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 545:85] - node _T_2030 = bits(_T_2029, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2031 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 545:85] - node _T_2032 = bits(_T_2031, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2033 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 545:85] - node _T_2034 = bits(_T_2033, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2035 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 545:85] - node _T_2036 = bits(_T_2035, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2037 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 545:85] - node _T_2038 = bits(_T_2037, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2039 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 545:85] - node _T_2040 = bits(_T_2039, 0, 0) @[ifu_bp_ctl.scala 545:93] - node _T_2041 = mux(_T_2010, bht_bank_rd_data_out[0][0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2042 = mux(_T_2012, bht_bank_rd_data_out[0][1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2043 = mux(_T_2014, bht_bank_rd_data_out[0][2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2044 = mux(_T_2016, bht_bank_rd_data_out[0][3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2045 = mux(_T_2018, bht_bank_rd_data_out[0][4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2046 = mux(_T_2020, bht_bank_rd_data_out[0][5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2047 = mux(_T_2022, bht_bank_rd_data_out[0][6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2048 = mux(_T_2024, bht_bank_rd_data_out[0][7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2049 = mux(_T_2026, bht_bank_rd_data_out[0][8], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2050 = mux(_T_2028, bht_bank_rd_data_out[0][9], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2051 = mux(_T_2030, bht_bank_rd_data_out[0][10], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2052 = mux(_T_2032, bht_bank_rd_data_out[0][11], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2053 = mux(_T_2034, bht_bank_rd_data_out[0][12], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2054 = mux(_T_2036, bht_bank_rd_data_out[0][13], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2055 = mux(_T_2038, bht_bank_rd_data_out[0][14], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2056 = mux(_T_2040, bht_bank_rd_data_out[0][15], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2057 = or(_T_2041, _T_2042) @[Mux.scala 27:72] - node _T_2058 = or(_T_2057, _T_2043) @[Mux.scala 27:72] - node _T_2059 = or(_T_2058, _T_2044) @[Mux.scala 27:72] + node _T_2008 = or(_T_2007, _T_1993) @[Mux.scala 27:72] + node _T_2009 = or(_T_2008, _T_1994) @[Mux.scala 27:72] + wire _T_2010 : UInt<2> @[Mux.scala 27:72] + _T_2010 <= _T_2009 @[Mux.scala 27:72] + bht_bank1_rd_data_f <= _T_2010 @[ifu_bp_ctl.scala 543:23] + node _T_2011 = eq(bht_rd_addr_hashed_p1_f, UInt<1>("h00")) @[ifu_bp_ctl.scala 544:85] + node _T_2012 = bits(_T_2011, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2013 = eq(bht_rd_addr_hashed_p1_f, UInt<1>("h01")) @[ifu_bp_ctl.scala 544:85] + node _T_2014 = bits(_T_2013, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2015 = eq(bht_rd_addr_hashed_p1_f, UInt<2>("h02")) @[ifu_bp_ctl.scala 544:85] + node _T_2016 = bits(_T_2015, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2017 = eq(bht_rd_addr_hashed_p1_f, UInt<2>("h03")) @[ifu_bp_ctl.scala 544:85] + node _T_2018 = bits(_T_2017, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2019 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h04")) @[ifu_bp_ctl.scala 544:85] + node _T_2020 = bits(_T_2019, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2021 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h05")) @[ifu_bp_ctl.scala 544:85] + node _T_2022 = bits(_T_2021, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2023 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h06")) @[ifu_bp_ctl.scala 544:85] + node _T_2024 = bits(_T_2023, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2025 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h07")) @[ifu_bp_ctl.scala 544:85] + node _T_2026 = bits(_T_2025, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2027 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h08")) @[ifu_bp_ctl.scala 544:85] + node _T_2028 = bits(_T_2027, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2029 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h09")) @[ifu_bp_ctl.scala 544:85] + node _T_2030 = bits(_T_2029, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2031 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0a")) @[ifu_bp_ctl.scala 544:85] + node _T_2032 = bits(_T_2031, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2033 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0b")) @[ifu_bp_ctl.scala 544:85] + node _T_2034 = bits(_T_2033, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2035 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0c")) @[ifu_bp_ctl.scala 544:85] + node _T_2036 = bits(_T_2035, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2037 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0d")) @[ifu_bp_ctl.scala 544:85] + node _T_2038 = bits(_T_2037, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2039 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0e")) @[ifu_bp_ctl.scala 544:85] + node _T_2040 = bits(_T_2039, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2041 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0f")) @[ifu_bp_ctl.scala 544:85] + node _T_2042 = bits(_T_2041, 0, 0) @[ifu_bp_ctl.scala 544:93] + node _T_2043 = mux(_T_2012, bht_bank_rd_data_out[0][0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2044 = mux(_T_2014, bht_bank_rd_data_out[0][1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2045 = mux(_T_2016, bht_bank_rd_data_out[0][2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2046 = mux(_T_2018, bht_bank_rd_data_out[0][3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2047 = mux(_T_2020, bht_bank_rd_data_out[0][4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2048 = mux(_T_2022, bht_bank_rd_data_out[0][5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2049 = mux(_T_2024, bht_bank_rd_data_out[0][6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2050 = mux(_T_2026, bht_bank_rd_data_out[0][7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2051 = mux(_T_2028, bht_bank_rd_data_out[0][8], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2052 = mux(_T_2030, bht_bank_rd_data_out[0][9], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2053 = mux(_T_2032, bht_bank_rd_data_out[0][10], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2054 = mux(_T_2034, bht_bank_rd_data_out[0][11], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2055 = mux(_T_2036, bht_bank_rd_data_out[0][12], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2056 = mux(_T_2038, bht_bank_rd_data_out[0][13], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2057 = mux(_T_2040, bht_bank_rd_data_out[0][14], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2058 = mux(_T_2042, bht_bank_rd_data_out[0][15], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2059 = or(_T_2043, _T_2044) @[Mux.scala 27:72] node _T_2060 = or(_T_2059, _T_2045) @[Mux.scala 27:72] node _T_2061 = or(_T_2060, _T_2046) @[Mux.scala 27:72] node _T_2062 = or(_T_2061, _T_2047) @[Mux.scala 27:72] @@ -3985,7 +3985,9 @@ circuit ifu_bp_ctl : node _T_2069 = or(_T_2068, _T_2054) @[Mux.scala 27:72] node _T_2070 = or(_T_2069, _T_2055) @[Mux.scala 27:72] node _T_2071 = or(_T_2070, _T_2056) @[Mux.scala 27:72] - wire _T_2072 : UInt<2> @[Mux.scala 27:72] - _T_2072 <= _T_2071 @[Mux.scala 27:72] - bht_bank0_rd_data_p1_f <= _T_2072 @[ifu_bp_ctl.scala 545:26] + node _T_2072 = or(_T_2071, _T_2057) @[Mux.scala 27:72] + node _T_2073 = or(_T_2072, _T_2058) @[Mux.scala 27:72] + wire _T_2074 : UInt<2> @[Mux.scala 27:72] + _T_2074 <= _T_2073 @[Mux.scala 27:72] + bht_bank0_rd_data_p1_f <= _T_2074 @[ifu_bp_ctl.scala 544:26] diff --git a/ifu_bp_ctl.v b/ifu_bp_ctl.v index 68fc2b86..3adcaecc 100644 --- a/ifu_bp_ctl.v +++ b/ifu_bp_ctl.v @@ -140,6 +140,15 @@ module ifu_bp_ctl( reg [31:0] _RAND_66; reg [255:0] _RAND_67; reg [31:0] _RAND_68; + reg [31:0] _RAND_69; + reg [31:0] _RAND_70; + reg [31:0] _RAND_71; + reg [31:0] _RAND_72; + reg [31:0] _RAND_73; + reg [31:0] _RAND_74; + reg [31:0] _RAND_75; + reg [31:0] _RAND_76; + reg [31:0] _RAND_77; `endif // RANDOMIZE_REG_INIT wire rvclkhdr_io_clk; // @[lib.scala 399:23] wire rvclkhdr_io_en; // @[lib.scala 399:23] @@ -241,204 +250,70 @@ module ifu_bp_ctl( wire [30:0] _T_8 = {fetch_addr_p1_f,1'h0}; // @[Cat.scala 29:58] wire [7:0] _T_11 = _T_8[8:1] ^ _T_8[16:9]; // @[lib.scala 51:47] wire [7:0] btb_rd_addr_p1_f = _T_11 ^ _T_8[24:17]; // @[lib.scala 51:85] - wire _T_248 = ~io_ifc_fetch_addr_f[0]; // @[ifu_bp_ctl.scala 292:40] - wire [9:0] _T_580 = {btb_rd_addr_f,2'h0}; // @[Cat.scala 29:58] - reg [7:0] fghr; // @[Reg.scala 27:20] - wire [7:0] bht_rd_addr_hashed_f = _T_580[9:2] ^ fghr; // @[lib.scala 56:35] - wire _T_1945 = bht_rd_addr_hashed_f == 8'h0; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_0; // @[Reg.scala 27:20] - wire [1:0] _T_1977 = _T_1945 ? bht_bank_rd_data_out_1_0 : 2'h0; // @[Mux.scala 27:72] - wire _T_1947 = bht_rd_addr_hashed_f == 8'h1; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_1; // @[Reg.scala 27:20] - wire [1:0] _T_1978 = _T_1947 ? bht_bank_rd_data_out_1_1 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1993 = _T_1977 | _T_1978; // @[Mux.scala 27:72] - wire _T_1949 = bht_rd_addr_hashed_f == 8'h2; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_2; // @[Reg.scala 27:20] - wire [1:0] _T_1979 = _T_1949 ? bht_bank_rd_data_out_1_2 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1994 = _T_1993 | _T_1979; // @[Mux.scala 27:72] - wire _T_1951 = bht_rd_addr_hashed_f == 8'h3; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_3; // @[Reg.scala 27:20] - wire [1:0] _T_1980 = _T_1951 ? bht_bank_rd_data_out_1_3 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1995 = _T_1994 | _T_1980; // @[Mux.scala 27:72] - wire _T_1953 = bht_rd_addr_hashed_f == 8'h4; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_4; // @[Reg.scala 27:20] - wire [1:0] _T_1981 = _T_1953 ? bht_bank_rd_data_out_1_4 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1996 = _T_1995 | _T_1981; // @[Mux.scala 27:72] - wire _T_1955 = bht_rd_addr_hashed_f == 8'h5; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_5; // @[Reg.scala 27:20] - wire [1:0] _T_1982 = _T_1955 ? bht_bank_rd_data_out_1_5 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1997 = _T_1996 | _T_1982; // @[Mux.scala 27:72] - wire _T_1957 = bht_rd_addr_hashed_f == 8'h6; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_6; // @[Reg.scala 27:20] - wire [1:0] _T_1983 = _T_1957 ? bht_bank_rd_data_out_1_6 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1998 = _T_1997 | _T_1983; // @[Mux.scala 27:72] - wire _T_1959 = bht_rd_addr_hashed_f == 8'h7; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_7; // @[Reg.scala 27:20] - wire [1:0] _T_1984 = _T_1959 ? bht_bank_rd_data_out_1_7 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1999 = _T_1998 | _T_1984; // @[Mux.scala 27:72] - wire _T_1961 = bht_rd_addr_hashed_f == 8'h8; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_8; // @[Reg.scala 27:20] - wire [1:0] _T_1985 = _T_1961 ? bht_bank_rd_data_out_1_8 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2000 = _T_1999 | _T_1985; // @[Mux.scala 27:72] - wire _T_1963 = bht_rd_addr_hashed_f == 8'h9; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_9; // @[Reg.scala 27:20] - wire [1:0] _T_1986 = _T_1963 ? bht_bank_rd_data_out_1_9 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2001 = _T_2000 | _T_1986; // @[Mux.scala 27:72] - wire _T_1965 = bht_rd_addr_hashed_f == 8'ha; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_10; // @[Reg.scala 27:20] - wire [1:0] _T_1987 = _T_1965 ? bht_bank_rd_data_out_1_10 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2002 = _T_2001 | _T_1987; // @[Mux.scala 27:72] - wire _T_1967 = bht_rd_addr_hashed_f == 8'hb; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_11; // @[Reg.scala 27:20] - wire [1:0] _T_1988 = _T_1967 ? bht_bank_rd_data_out_1_11 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2003 = _T_2002 | _T_1988; // @[Mux.scala 27:72] - wire _T_1969 = bht_rd_addr_hashed_f == 8'hc; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_12; // @[Reg.scala 27:20] - wire [1:0] _T_1989 = _T_1969 ? bht_bank_rd_data_out_1_12 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2004 = _T_2003 | _T_1989; // @[Mux.scala 27:72] - wire _T_1971 = bht_rd_addr_hashed_f == 8'hd; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_13; // @[Reg.scala 27:20] - wire [1:0] _T_1990 = _T_1971 ? bht_bank_rd_data_out_1_13 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2005 = _T_2004 | _T_1990; // @[Mux.scala 27:72] - wire _T_1973 = bht_rd_addr_hashed_f == 8'he; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_14; // @[Reg.scala 27:20] - wire [1:0] _T_1991 = _T_1973 ? bht_bank_rd_data_out_1_14 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2006 = _T_2005 | _T_1991; // @[Mux.scala 27:72] - wire _T_1975 = bht_rd_addr_hashed_f == 8'hf; // @[ifu_bp_ctl.scala 544:79] - reg [1:0] bht_bank_rd_data_out_1_15; // @[Reg.scala 27:20] - wire [1:0] _T_1992 = _T_1975 ? bht_bank_rd_data_out_1_15 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_bank1_rd_data_f = _T_2006 | _T_1992; // @[Mux.scala 27:72] - wire [1:0] _T_251 = _T_248 ? bht_bank1_rd_data_f : 2'h0; // @[Mux.scala 27:72] - wire [9:0] _T_583 = {btb_rd_addr_p1_f,2'h0}; // @[Cat.scala 29:58] - wire [7:0] bht_rd_addr_hashed_p1_f = _T_583[9:2] ^ fghr; // @[lib.scala 56:35] - wire _T_2009 = bht_rd_addr_hashed_p1_f == 8'h0; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_0; // @[Reg.scala 27:20] - wire [1:0] _T_2041 = _T_2009 ? bht_bank_rd_data_out_0_0 : 2'h0; // @[Mux.scala 27:72] - wire _T_2011 = bht_rd_addr_hashed_p1_f == 8'h1; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_1; // @[Reg.scala 27:20] - wire [1:0] _T_2042 = _T_2011 ? bht_bank_rd_data_out_0_1 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2057 = _T_2041 | _T_2042; // @[Mux.scala 27:72] - wire _T_2013 = bht_rd_addr_hashed_p1_f == 8'h2; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_2; // @[Reg.scala 27:20] - wire [1:0] _T_2043 = _T_2013 ? bht_bank_rd_data_out_0_2 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2058 = _T_2057 | _T_2043; // @[Mux.scala 27:72] - wire _T_2015 = bht_rd_addr_hashed_p1_f == 8'h3; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_3; // @[Reg.scala 27:20] - wire [1:0] _T_2044 = _T_2015 ? bht_bank_rd_data_out_0_3 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2059 = _T_2058 | _T_2044; // @[Mux.scala 27:72] - wire _T_2017 = bht_rd_addr_hashed_p1_f == 8'h4; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_4; // @[Reg.scala 27:20] - wire [1:0] _T_2045 = _T_2017 ? bht_bank_rd_data_out_0_4 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2060 = _T_2059 | _T_2045; // @[Mux.scala 27:72] - wire _T_2019 = bht_rd_addr_hashed_p1_f == 8'h5; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_5; // @[Reg.scala 27:20] - wire [1:0] _T_2046 = _T_2019 ? bht_bank_rd_data_out_0_5 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2061 = _T_2060 | _T_2046; // @[Mux.scala 27:72] - wire _T_2021 = bht_rd_addr_hashed_p1_f == 8'h6; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_6; // @[Reg.scala 27:20] - wire [1:0] _T_2047 = _T_2021 ? bht_bank_rd_data_out_0_6 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2062 = _T_2061 | _T_2047; // @[Mux.scala 27:72] - wire _T_2023 = bht_rd_addr_hashed_p1_f == 8'h7; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_7; // @[Reg.scala 27:20] - wire [1:0] _T_2048 = _T_2023 ? bht_bank_rd_data_out_0_7 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2063 = _T_2062 | _T_2048; // @[Mux.scala 27:72] - wire _T_2025 = bht_rd_addr_hashed_p1_f == 8'h8; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_8; // @[Reg.scala 27:20] - wire [1:0] _T_2049 = _T_2025 ? bht_bank_rd_data_out_0_8 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2064 = _T_2063 | _T_2049; // @[Mux.scala 27:72] - wire _T_2027 = bht_rd_addr_hashed_p1_f == 8'h9; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_9; // @[Reg.scala 27:20] - wire [1:0] _T_2050 = _T_2027 ? bht_bank_rd_data_out_0_9 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2065 = _T_2064 | _T_2050; // @[Mux.scala 27:72] - wire _T_2029 = bht_rd_addr_hashed_p1_f == 8'ha; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_10; // @[Reg.scala 27:20] - wire [1:0] _T_2051 = _T_2029 ? bht_bank_rd_data_out_0_10 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2066 = _T_2065 | _T_2051; // @[Mux.scala 27:72] - wire _T_2031 = bht_rd_addr_hashed_p1_f == 8'hb; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_11; // @[Reg.scala 27:20] - wire [1:0] _T_2052 = _T_2031 ? bht_bank_rd_data_out_0_11 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2067 = _T_2066 | _T_2052; // @[Mux.scala 27:72] - wire _T_2033 = bht_rd_addr_hashed_p1_f == 8'hc; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_12; // @[Reg.scala 27:20] - wire [1:0] _T_2053 = _T_2033 ? bht_bank_rd_data_out_0_12 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2068 = _T_2067 | _T_2053; // @[Mux.scala 27:72] - wire _T_2035 = bht_rd_addr_hashed_p1_f == 8'hd; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_13; // @[Reg.scala 27:20] - wire [1:0] _T_2054 = _T_2035 ? bht_bank_rd_data_out_0_13 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2069 = _T_2068 | _T_2054; // @[Mux.scala 27:72] - wire _T_2037 = bht_rd_addr_hashed_p1_f == 8'he; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_14; // @[Reg.scala 27:20] - wire [1:0] _T_2055 = _T_2037 ? bht_bank_rd_data_out_0_14 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_2070 = _T_2069 | _T_2055; // @[Mux.scala 27:72] - wire _T_2039 = bht_rd_addr_hashed_p1_f == 8'hf; // @[ifu_bp_ctl.scala 545:85] - reg [1:0] bht_bank_rd_data_out_0_15; // @[Reg.scala 27:20] - wire [1:0] _T_2056 = _T_2039 ? bht_bank_rd_data_out_0_15 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_bank0_rd_data_p1_f = _T_2070 | _T_2056; // @[Mux.scala 27:72] - wire [1:0] _T_252 = io_ifc_fetch_addr_f[0] ? bht_bank0_rd_data_p1_f : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_vbank1_rd_data_f = _T_251 | _T_252; // @[Mux.scala 27:72] - wire _T_707 = btb_rd_addr_f == 8'h0; // @[ifu_bp_ctl.scala 448:80] + wire _T_147 = ~io_ifc_fetch_addr_f[0]; // @[ifu_bp_ctl.scala 191:37] + wire _T_709 = btb_rd_addr_f == 8'h0; // @[ifu_bp_ctl.scala 447:80] reg [21:0] btb_bank0_rd_data_way0_out_0; // @[Reg.scala 27:20] - wire [21:0] _T_739 = _T_707 ? btb_bank0_rd_data_way0_out_0 : 22'h0; // @[Mux.scala 27:72] - wire _T_709 = btb_rd_addr_f == 8'h1; // @[ifu_bp_ctl.scala 448:80] + wire [21:0] _T_741 = _T_709 ? btb_bank0_rd_data_way0_out_0 : 22'h0; // @[Mux.scala 27:72] + wire _T_711 = btb_rd_addr_f == 8'h1; // @[ifu_bp_ctl.scala 447:80] reg [21:0] btb_bank0_rd_data_way0_out_1; // @[Reg.scala 27:20] - wire [21:0] _T_740 = _T_709 ? btb_bank0_rd_data_way0_out_1 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_755 = _T_739 | _T_740; // @[Mux.scala 27:72] - wire _T_711 = btb_rd_addr_f == 8'h2; // @[ifu_bp_ctl.scala 448:80] + wire [21:0] _T_742 = _T_711 ? btb_bank0_rd_data_way0_out_1 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_757 = _T_741 | _T_742; // @[Mux.scala 27:72] + wire _T_713 = btb_rd_addr_f == 8'h2; // @[ifu_bp_ctl.scala 447:80] reg [21:0] btb_bank0_rd_data_way0_out_2; // @[Reg.scala 27:20] - wire [21:0] _T_741 = _T_711 ? btb_bank0_rd_data_way0_out_2 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_756 = _T_755 | _T_741; // @[Mux.scala 27:72] - wire _T_713 = btb_rd_addr_f == 8'h3; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_3; // @[Reg.scala 27:20] - wire [21:0] _T_742 = _T_713 ? btb_bank0_rd_data_way0_out_3 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_757 = _T_756 | _T_742; // @[Mux.scala 27:72] - wire _T_715 = btb_rd_addr_f == 8'h4; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_4; // @[Reg.scala 27:20] - wire [21:0] _T_743 = _T_715 ? btb_bank0_rd_data_way0_out_4 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_743 = _T_713 ? btb_bank0_rd_data_way0_out_2 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_758 = _T_757 | _T_743; // @[Mux.scala 27:72] - wire _T_717 = btb_rd_addr_f == 8'h5; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_5; // @[Reg.scala 27:20] - wire [21:0] _T_744 = _T_717 ? btb_bank0_rd_data_way0_out_5 : 22'h0; // @[Mux.scala 27:72] + wire _T_715 = btb_rd_addr_f == 8'h3; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_3; // @[Reg.scala 27:20] + wire [21:0] _T_744 = _T_715 ? btb_bank0_rd_data_way0_out_3 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_759 = _T_758 | _T_744; // @[Mux.scala 27:72] - wire _T_719 = btb_rd_addr_f == 8'h6; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_6; // @[Reg.scala 27:20] - wire [21:0] _T_745 = _T_719 ? btb_bank0_rd_data_way0_out_6 : 22'h0; // @[Mux.scala 27:72] + wire _T_717 = btb_rd_addr_f == 8'h4; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_4; // @[Reg.scala 27:20] + wire [21:0] _T_745 = _T_717 ? btb_bank0_rd_data_way0_out_4 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_760 = _T_759 | _T_745; // @[Mux.scala 27:72] - wire _T_721 = btb_rd_addr_f == 8'h7; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_7; // @[Reg.scala 27:20] - wire [21:0] _T_746 = _T_721 ? btb_bank0_rd_data_way0_out_7 : 22'h0; // @[Mux.scala 27:72] + wire _T_719 = btb_rd_addr_f == 8'h5; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_5; // @[Reg.scala 27:20] + wire [21:0] _T_746 = _T_719 ? btb_bank0_rd_data_way0_out_5 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_761 = _T_760 | _T_746; // @[Mux.scala 27:72] - wire _T_723 = btb_rd_addr_f == 8'h8; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_8; // @[Reg.scala 27:20] - wire [21:0] _T_747 = _T_723 ? btb_bank0_rd_data_way0_out_8 : 22'h0; // @[Mux.scala 27:72] + wire _T_721 = btb_rd_addr_f == 8'h6; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_6; // @[Reg.scala 27:20] + wire [21:0] _T_747 = _T_721 ? btb_bank0_rd_data_way0_out_6 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_762 = _T_761 | _T_747; // @[Mux.scala 27:72] - wire _T_725 = btb_rd_addr_f == 8'h9; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_9; // @[Reg.scala 27:20] - wire [21:0] _T_748 = _T_725 ? btb_bank0_rd_data_way0_out_9 : 22'h0; // @[Mux.scala 27:72] + wire _T_723 = btb_rd_addr_f == 8'h7; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_7; // @[Reg.scala 27:20] + wire [21:0] _T_748 = _T_723 ? btb_bank0_rd_data_way0_out_7 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_763 = _T_762 | _T_748; // @[Mux.scala 27:72] - wire _T_727 = btb_rd_addr_f == 8'ha; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_10; // @[Reg.scala 27:20] - wire [21:0] _T_749 = _T_727 ? btb_bank0_rd_data_way0_out_10 : 22'h0; // @[Mux.scala 27:72] + wire _T_725 = btb_rd_addr_f == 8'h8; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_8; // @[Reg.scala 27:20] + wire [21:0] _T_749 = _T_725 ? btb_bank0_rd_data_way0_out_8 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_764 = _T_763 | _T_749; // @[Mux.scala 27:72] - wire _T_729 = btb_rd_addr_f == 8'hb; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_11; // @[Reg.scala 27:20] - wire [21:0] _T_750 = _T_729 ? btb_bank0_rd_data_way0_out_11 : 22'h0; // @[Mux.scala 27:72] + wire _T_727 = btb_rd_addr_f == 8'h9; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_9; // @[Reg.scala 27:20] + wire [21:0] _T_750 = _T_727 ? btb_bank0_rd_data_way0_out_9 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_765 = _T_764 | _T_750; // @[Mux.scala 27:72] - wire _T_731 = btb_rd_addr_f == 8'hc; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_12; // @[Reg.scala 27:20] - wire [21:0] _T_751 = _T_731 ? btb_bank0_rd_data_way0_out_12 : 22'h0; // @[Mux.scala 27:72] + wire _T_729 = btb_rd_addr_f == 8'ha; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_10; // @[Reg.scala 27:20] + wire [21:0] _T_751 = _T_729 ? btb_bank0_rd_data_way0_out_10 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_766 = _T_765 | _T_751; // @[Mux.scala 27:72] - wire _T_733 = btb_rd_addr_f == 8'hd; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_13; // @[Reg.scala 27:20] - wire [21:0] _T_752 = _T_733 ? btb_bank0_rd_data_way0_out_13 : 22'h0; // @[Mux.scala 27:72] + wire _T_731 = btb_rd_addr_f == 8'hb; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_11; // @[Reg.scala 27:20] + wire [21:0] _T_752 = _T_731 ? btb_bank0_rd_data_way0_out_11 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_767 = _T_766 | _T_752; // @[Mux.scala 27:72] - wire _T_735 = btb_rd_addr_f == 8'he; // @[ifu_bp_ctl.scala 448:80] - reg [21:0] btb_bank0_rd_data_way0_out_14; // @[Reg.scala 27:20] - wire [21:0] _T_753 = _T_735 ? btb_bank0_rd_data_way0_out_14 : 22'h0; // @[Mux.scala 27:72] + wire _T_733 = btb_rd_addr_f == 8'hc; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_12; // @[Reg.scala 27:20] + wire [21:0] _T_753 = _T_733 ? btb_bank0_rd_data_way0_out_12 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_768 = _T_767 | _T_753; // @[Mux.scala 27:72] - wire _T_737 = btb_rd_addr_f == 8'hf; // @[ifu_bp_ctl.scala 448:80] + wire _T_735 = btb_rd_addr_f == 8'hd; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_13; // @[Reg.scala 27:20] + wire [21:0] _T_754 = _T_735 ? btb_bank0_rd_data_way0_out_13 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_769 = _T_768 | _T_754; // @[Mux.scala 27:72] + wire _T_737 = btb_rd_addr_f == 8'he; // @[ifu_bp_ctl.scala 447:80] + reg [21:0] btb_bank0_rd_data_way0_out_14; // @[Reg.scala 27:20] + wire [21:0] _T_755 = _T_737 ? btb_bank0_rd_data_way0_out_14 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_770 = _T_769 | _T_755; // @[Mux.scala 27:72] + wire _T_739 = btb_rd_addr_f == 8'hf; // @[ifu_bp_ctl.scala 447:80] reg [21:0] btb_bank0_rd_data_way0_out_15; // @[Reg.scala 27:20] - wire [21:0] _T_754 = _T_737 ? btb_bank0_rd_data_way0_out_15 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0_rd_data_way0_f = _T_768 | _T_754; // @[Mux.scala 27:72] + wire [21:0] _T_756 = _T_739 ? btb_bank0_rd_data_way0_out_15 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0_rd_data_way0_f = _T_770 | _T_756; // @[Mux.scala 27:72] wire [4:0] _T_29 = io_ifc_fetch_addr_f[13:9] ^ io_ifc_fetch_addr_f[18:14]; // @[lib.scala 42:111] wire [4:0] fetch_rd_tag_f = _T_29 ^ io_ifc_fetch_addr_f[23:19]; // @[lib.scala 42:111] wire _T_46 = btb_bank0_rd_data_way0_f[21:17] == fetch_rd_tag_f; // @[ifu_bp_ctl.scala 144:98] @@ -456,53 +331,54 @@ module ifu_bp_ctl( wire _T_87 = ~_T_82; // @[ifu_bp_ctl.scala 160:24] wire _T_88 = tag_match_way0_f & _T_87; // @[ifu_bp_ctl.scala 160:22] wire [1:0] tag_match_way0_expanded_f = {_T_83,_T_88}; // @[Cat.scala 29:58] + wire [21:0] _T_129 = tag_match_way0_expanded_f[1] ? btb_bank0_rd_data_way0_f : 22'h0; // @[Mux.scala 27:72] reg [21:0] btb_bank0_rd_data_way1_out_0; // @[Reg.scala 27:20] - wire [21:0] _T_803 = _T_707 ? btb_bank0_rd_data_way1_out_0 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_805 = _T_709 ? btb_bank0_rd_data_way1_out_0 : 22'h0; // @[Mux.scala 27:72] reg [21:0] btb_bank0_rd_data_way1_out_1; // @[Reg.scala 27:20] - wire [21:0] _T_804 = _T_709 ? btb_bank0_rd_data_way1_out_1 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_819 = _T_803 | _T_804; // @[Mux.scala 27:72] + wire [21:0] _T_806 = _T_711 ? btb_bank0_rd_data_way1_out_1 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_821 = _T_805 | _T_806; // @[Mux.scala 27:72] reg [21:0] btb_bank0_rd_data_way1_out_2; // @[Reg.scala 27:20] - wire [21:0] _T_805 = _T_711 ? btb_bank0_rd_data_way1_out_2 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_820 = _T_819 | _T_805; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_3; // @[Reg.scala 27:20] - wire [21:0] _T_806 = _T_713 ? btb_bank0_rd_data_way1_out_3 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_821 = _T_820 | _T_806; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_4; // @[Reg.scala 27:20] - wire [21:0] _T_807 = _T_715 ? btb_bank0_rd_data_way1_out_4 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_807 = _T_713 ? btb_bank0_rd_data_way1_out_2 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_822 = _T_821 | _T_807; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_5; // @[Reg.scala 27:20] - wire [21:0] _T_808 = _T_717 ? btb_bank0_rd_data_way1_out_5 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_3; // @[Reg.scala 27:20] + wire [21:0] _T_808 = _T_715 ? btb_bank0_rd_data_way1_out_3 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_823 = _T_822 | _T_808; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_6; // @[Reg.scala 27:20] - wire [21:0] _T_809 = _T_719 ? btb_bank0_rd_data_way1_out_6 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_4; // @[Reg.scala 27:20] + wire [21:0] _T_809 = _T_717 ? btb_bank0_rd_data_way1_out_4 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_824 = _T_823 | _T_809; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_7; // @[Reg.scala 27:20] - wire [21:0] _T_810 = _T_721 ? btb_bank0_rd_data_way1_out_7 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_5; // @[Reg.scala 27:20] + wire [21:0] _T_810 = _T_719 ? btb_bank0_rd_data_way1_out_5 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_825 = _T_824 | _T_810; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_8; // @[Reg.scala 27:20] - wire [21:0] _T_811 = _T_723 ? btb_bank0_rd_data_way1_out_8 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_6; // @[Reg.scala 27:20] + wire [21:0] _T_811 = _T_721 ? btb_bank0_rd_data_way1_out_6 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_826 = _T_825 | _T_811; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_9; // @[Reg.scala 27:20] - wire [21:0] _T_812 = _T_725 ? btb_bank0_rd_data_way1_out_9 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_7; // @[Reg.scala 27:20] + wire [21:0] _T_812 = _T_723 ? btb_bank0_rd_data_way1_out_7 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_827 = _T_826 | _T_812; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_10; // @[Reg.scala 27:20] - wire [21:0] _T_813 = _T_727 ? btb_bank0_rd_data_way1_out_10 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_8; // @[Reg.scala 27:20] + wire [21:0] _T_813 = _T_725 ? btb_bank0_rd_data_way1_out_8 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_828 = _T_827 | _T_813; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_11; // @[Reg.scala 27:20] - wire [21:0] _T_814 = _T_729 ? btb_bank0_rd_data_way1_out_11 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_9; // @[Reg.scala 27:20] + wire [21:0] _T_814 = _T_727 ? btb_bank0_rd_data_way1_out_9 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_829 = _T_828 | _T_814; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_12; // @[Reg.scala 27:20] - wire [21:0] _T_815 = _T_731 ? btb_bank0_rd_data_way1_out_12 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_10; // @[Reg.scala 27:20] + wire [21:0] _T_815 = _T_729 ? btb_bank0_rd_data_way1_out_10 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_830 = _T_829 | _T_815; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_13; // @[Reg.scala 27:20] - wire [21:0] _T_816 = _T_733 ? btb_bank0_rd_data_way1_out_13 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_11; // @[Reg.scala 27:20] + wire [21:0] _T_816 = _T_731 ? btb_bank0_rd_data_way1_out_11 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_831 = _T_830 | _T_816; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_14; // @[Reg.scala 27:20] - wire [21:0] _T_817 = _T_735 ? btb_bank0_rd_data_way1_out_14 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_12; // @[Reg.scala 27:20] + wire [21:0] _T_817 = _T_733 ? btb_bank0_rd_data_way1_out_12 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_832 = _T_831 | _T_817; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_13; // @[Reg.scala 27:20] + wire [21:0] _T_818 = _T_735 ? btb_bank0_rd_data_way1_out_13 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_833 = _T_832 | _T_818; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_14; // @[Reg.scala 27:20] + wire [21:0] _T_819 = _T_737 ? btb_bank0_rd_data_way1_out_14 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_834 = _T_833 | _T_819; // @[Mux.scala 27:72] reg [21:0] btb_bank0_rd_data_way1_out_15; // @[Reg.scala 27:20] - wire [21:0] _T_818 = _T_737 ? btb_bank0_rd_data_way1_out_15 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0_rd_data_way1_f = _T_832 | _T_818; // @[Mux.scala 27:72] + wire [21:0] _T_820 = _T_739 ? btb_bank0_rd_data_way1_out_15 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0_rd_data_way1_f = _T_834 | _T_820; // @[Mux.scala 27:72] wire _T_55 = btb_bank0_rd_data_way1_f[21:17] == fetch_rd_tag_f; // @[ifu_bp_ctl.scala 148:98] wire _T_56 = btb_bank0_rd_data_way1_f[0] & _T_55; // @[ifu_bp_ctl.scala 148:55] wire _T_59 = _T_56 & _T_49; // @[ifu_bp_ctl.scala 148:118] @@ -513,55 +389,56 @@ module ifu_bp_ctl( wire _T_96 = ~_T_91; // @[ifu_bp_ctl.scala 163:24] wire _T_97 = tag_match_way1_f & _T_96; // @[ifu_bp_ctl.scala 163:22] wire [1:0] tag_match_way1_expanded_f = {_T_92,_T_97}; // @[Cat.scala 29:58] - wire [1:0] wayhit_f = tag_match_way0_expanded_f | tag_match_way1_expanded_f; // @[ifu_bp_ctl.scala 172:41] - wire [1:0] _T_605 = _T_248 ? wayhit_f : 2'h0; // @[Mux.scala 27:72] - wire _T_835 = btb_rd_addr_p1_f == 8'h0; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_867 = _T_835 ? btb_bank0_rd_data_way0_out_0 : 22'h0; // @[Mux.scala 27:72] - wire _T_837 = btb_rd_addr_p1_f == 8'h1; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_868 = _T_837 ? btb_bank0_rd_data_way0_out_1 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_883 = _T_867 | _T_868; // @[Mux.scala 27:72] - wire _T_839 = btb_rd_addr_p1_f == 8'h2; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_869 = _T_839 ? btb_bank0_rd_data_way0_out_2 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_884 = _T_883 | _T_869; // @[Mux.scala 27:72] - wire _T_841 = btb_rd_addr_p1_f == 8'h3; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_870 = _T_841 ? btb_bank0_rd_data_way0_out_3 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_885 = _T_884 | _T_870; // @[Mux.scala 27:72] - wire _T_843 = btb_rd_addr_p1_f == 8'h4; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_871 = _T_843 ? btb_bank0_rd_data_way0_out_4 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_130 = tag_match_way1_expanded_f[1] ? btb_bank0_rd_data_way1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0o_rd_data_f = _T_129 | _T_130; // @[Mux.scala 27:72] + wire [21:0] _T_149 = _T_147 ? btb_bank0o_rd_data_f : 22'h0; // @[Mux.scala 27:72] + wire _T_837 = btb_rd_addr_p1_f == 8'h0; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_869 = _T_837 ? btb_bank0_rd_data_way0_out_0 : 22'h0; // @[Mux.scala 27:72] + wire _T_839 = btb_rd_addr_p1_f == 8'h1; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_870 = _T_839 ? btb_bank0_rd_data_way0_out_1 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_885 = _T_869 | _T_870; // @[Mux.scala 27:72] + wire _T_841 = btb_rd_addr_p1_f == 8'h2; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_871 = _T_841 ? btb_bank0_rd_data_way0_out_2 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_886 = _T_885 | _T_871; // @[Mux.scala 27:72] - wire _T_845 = btb_rd_addr_p1_f == 8'h5; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_872 = _T_845 ? btb_bank0_rd_data_way0_out_5 : 22'h0; // @[Mux.scala 27:72] + wire _T_843 = btb_rd_addr_p1_f == 8'h3; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_872 = _T_843 ? btb_bank0_rd_data_way0_out_3 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_887 = _T_886 | _T_872; // @[Mux.scala 27:72] - wire _T_847 = btb_rd_addr_p1_f == 8'h6; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_873 = _T_847 ? btb_bank0_rd_data_way0_out_6 : 22'h0; // @[Mux.scala 27:72] + wire _T_845 = btb_rd_addr_p1_f == 8'h4; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_873 = _T_845 ? btb_bank0_rd_data_way0_out_4 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_888 = _T_887 | _T_873; // @[Mux.scala 27:72] - wire _T_849 = btb_rd_addr_p1_f == 8'h7; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_874 = _T_849 ? btb_bank0_rd_data_way0_out_7 : 22'h0; // @[Mux.scala 27:72] + wire _T_847 = btb_rd_addr_p1_f == 8'h5; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_874 = _T_847 ? btb_bank0_rd_data_way0_out_5 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_889 = _T_888 | _T_874; // @[Mux.scala 27:72] - wire _T_851 = btb_rd_addr_p1_f == 8'h8; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_875 = _T_851 ? btb_bank0_rd_data_way0_out_8 : 22'h0; // @[Mux.scala 27:72] + wire _T_849 = btb_rd_addr_p1_f == 8'h6; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_875 = _T_849 ? btb_bank0_rd_data_way0_out_6 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_890 = _T_889 | _T_875; // @[Mux.scala 27:72] - wire _T_853 = btb_rd_addr_p1_f == 8'h9; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_876 = _T_853 ? btb_bank0_rd_data_way0_out_9 : 22'h0; // @[Mux.scala 27:72] + wire _T_851 = btb_rd_addr_p1_f == 8'h7; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_876 = _T_851 ? btb_bank0_rd_data_way0_out_7 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_891 = _T_890 | _T_876; // @[Mux.scala 27:72] - wire _T_855 = btb_rd_addr_p1_f == 8'ha; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_877 = _T_855 ? btb_bank0_rd_data_way0_out_10 : 22'h0; // @[Mux.scala 27:72] + wire _T_853 = btb_rd_addr_p1_f == 8'h8; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_877 = _T_853 ? btb_bank0_rd_data_way0_out_8 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_892 = _T_891 | _T_877; // @[Mux.scala 27:72] - wire _T_857 = btb_rd_addr_p1_f == 8'hb; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_878 = _T_857 ? btb_bank0_rd_data_way0_out_11 : 22'h0; // @[Mux.scala 27:72] + wire _T_855 = btb_rd_addr_p1_f == 8'h9; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_878 = _T_855 ? btb_bank0_rd_data_way0_out_9 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_893 = _T_892 | _T_878; // @[Mux.scala 27:72] - wire _T_859 = btb_rd_addr_p1_f == 8'hc; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_879 = _T_859 ? btb_bank0_rd_data_way0_out_12 : 22'h0; // @[Mux.scala 27:72] + wire _T_857 = btb_rd_addr_p1_f == 8'ha; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_879 = _T_857 ? btb_bank0_rd_data_way0_out_10 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_894 = _T_893 | _T_879; // @[Mux.scala 27:72] - wire _T_861 = btb_rd_addr_p1_f == 8'hd; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_880 = _T_861 ? btb_bank0_rd_data_way0_out_13 : 22'h0; // @[Mux.scala 27:72] + wire _T_859 = btb_rd_addr_p1_f == 8'hb; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_880 = _T_859 ? btb_bank0_rd_data_way0_out_11 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_895 = _T_894 | _T_880; // @[Mux.scala 27:72] - wire _T_863 = btb_rd_addr_p1_f == 8'he; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_881 = _T_863 ? btb_bank0_rd_data_way0_out_14 : 22'h0; // @[Mux.scala 27:72] + wire _T_861 = btb_rd_addr_p1_f == 8'hc; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_881 = _T_861 ? btb_bank0_rd_data_way0_out_12 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_896 = _T_895 | _T_881; // @[Mux.scala 27:72] - wire _T_865 = btb_rd_addr_p1_f == 8'hf; // @[ifu_bp_ctl.scala 452:86] - wire [21:0] _T_882 = _T_865 ? btb_bank0_rd_data_way0_out_15 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0_rd_data_way0_p1_f = _T_896 | _T_882; // @[Mux.scala 27:72] + wire _T_863 = btb_rd_addr_p1_f == 8'hd; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_882 = _T_863 ? btb_bank0_rd_data_way0_out_13 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_897 = _T_896 | _T_882; // @[Mux.scala 27:72] + wire _T_865 = btb_rd_addr_p1_f == 8'he; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_883 = _T_865 ? btb_bank0_rd_data_way0_out_14 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_898 = _T_897 | _T_883; // @[Mux.scala 27:72] + wire _T_867 = btb_rd_addr_p1_f == 8'hf; // @[ifu_bp_ctl.scala 451:86] + wire [21:0] _T_884 = _T_867 ? btb_bank0_rd_data_way0_out_15 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0_rd_data_way0_p1_f = _T_898 | _T_884; // @[Mux.scala 27:72] wire [4:0] _T_35 = _T_8[13:9] ^ _T_8[18:14]; // @[lib.scala 42:111] wire [4:0] fetch_rd_tag_p1_f = _T_35 ^ _T_8[23:19]; // @[lib.scala 42:111] wire _T_64 = btb_bank0_rd_data_way0_p1_f[21:17] == fetch_rd_tag_p1_f; // @[ifu_bp_ctl.scala 152:107] @@ -579,37 +456,38 @@ module ifu_bp_ctl( wire _T_105 = ~_T_100; // @[ifu_bp_ctl.scala 166:27] wire _T_106 = tag_match_way0_p1_f & _T_105; // @[ifu_bp_ctl.scala 166:25] wire [1:0] tag_match_way0_expanded_p1_f = {_T_101,_T_106}; // @[Cat.scala 29:58] - wire [21:0] _T_931 = _T_835 ? btb_bank0_rd_data_way1_out_0 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_932 = _T_837 ? btb_bank0_rd_data_way1_out_1 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_947 = _T_931 | _T_932; // @[Mux.scala 27:72] - wire [21:0] _T_933 = _T_839 ? btb_bank0_rd_data_way1_out_2 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_948 = _T_947 | _T_933; // @[Mux.scala 27:72] - wire [21:0] _T_934 = _T_841 ? btb_bank0_rd_data_way1_out_3 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_949 = _T_948 | _T_934; // @[Mux.scala 27:72] - wire [21:0] _T_935 = _T_843 ? btb_bank0_rd_data_way1_out_4 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_136 = tag_match_way0_expanded_p1_f[0] ? btb_bank0_rd_data_way0_p1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_933 = _T_837 ? btb_bank0_rd_data_way1_out_0 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_934 = _T_839 ? btb_bank0_rd_data_way1_out_1 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_949 = _T_933 | _T_934; // @[Mux.scala 27:72] + wire [21:0] _T_935 = _T_841 ? btb_bank0_rd_data_way1_out_2 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_950 = _T_949 | _T_935; // @[Mux.scala 27:72] - wire [21:0] _T_936 = _T_845 ? btb_bank0_rd_data_way1_out_5 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_936 = _T_843 ? btb_bank0_rd_data_way1_out_3 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_951 = _T_950 | _T_936; // @[Mux.scala 27:72] - wire [21:0] _T_937 = _T_847 ? btb_bank0_rd_data_way1_out_6 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_937 = _T_845 ? btb_bank0_rd_data_way1_out_4 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_952 = _T_951 | _T_937; // @[Mux.scala 27:72] - wire [21:0] _T_938 = _T_849 ? btb_bank0_rd_data_way1_out_7 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_938 = _T_847 ? btb_bank0_rd_data_way1_out_5 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_953 = _T_952 | _T_938; // @[Mux.scala 27:72] - wire [21:0] _T_939 = _T_851 ? btb_bank0_rd_data_way1_out_8 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_939 = _T_849 ? btb_bank0_rd_data_way1_out_6 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_954 = _T_953 | _T_939; // @[Mux.scala 27:72] - wire [21:0] _T_940 = _T_853 ? btb_bank0_rd_data_way1_out_9 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_940 = _T_851 ? btb_bank0_rd_data_way1_out_7 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_955 = _T_954 | _T_940; // @[Mux.scala 27:72] - wire [21:0] _T_941 = _T_855 ? btb_bank0_rd_data_way1_out_10 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_941 = _T_853 ? btb_bank0_rd_data_way1_out_8 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_956 = _T_955 | _T_941; // @[Mux.scala 27:72] - wire [21:0] _T_942 = _T_857 ? btb_bank0_rd_data_way1_out_11 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_942 = _T_855 ? btb_bank0_rd_data_way1_out_9 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_957 = _T_956 | _T_942; // @[Mux.scala 27:72] - wire [21:0] _T_943 = _T_859 ? btb_bank0_rd_data_way1_out_12 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_943 = _T_857 ? btb_bank0_rd_data_way1_out_10 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_958 = _T_957 | _T_943; // @[Mux.scala 27:72] - wire [21:0] _T_944 = _T_861 ? btb_bank0_rd_data_way1_out_13 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_944 = _T_859 ? btb_bank0_rd_data_way1_out_11 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_959 = _T_958 | _T_944; // @[Mux.scala 27:72] - wire [21:0] _T_945 = _T_863 ? btb_bank0_rd_data_way1_out_14 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_945 = _T_861 ? btb_bank0_rd_data_way1_out_12 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_960 = _T_959 | _T_945; // @[Mux.scala 27:72] - wire [21:0] _T_946 = _T_865 ? btb_bank0_rd_data_way1_out_15 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0_rd_data_way1_p1_f = _T_960 | _T_946; // @[Mux.scala 27:72] + wire [21:0] _T_946 = _T_863 ? btb_bank0_rd_data_way1_out_13 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_961 = _T_960 | _T_946; // @[Mux.scala 27:72] + wire [21:0] _T_947 = _T_865 ? btb_bank0_rd_data_way1_out_14 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_962 = _T_961 | _T_947; // @[Mux.scala 27:72] + wire [21:0] _T_948 = _T_867 ? btb_bank0_rd_data_way1_out_15 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0_rd_data_way1_p1_f = _T_962 | _T_948; // @[Mux.scala 27:72] wire _T_73 = btb_bank0_rd_data_way1_p1_f[21:17] == fetch_rd_tag_p1_f; // @[ifu_bp_ctl.scala 155:107] wire _T_74 = btb_bank0_rd_data_way1_p1_f[0] & _T_73; // @[ifu_bp_ctl.scala 155:61] wire _T_77 = _T_74 & _T_67; // @[ifu_bp_ctl.scala 155:130] @@ -620,56 +498,208 @@ module ifu_bp_ctl( wire _T_114 = ~_T_109; // @[ifu_bp_ctl.scala 169:27] wire _T_115 = tag_match_way1_p1_f & _T_114; // @[ifu_bp_ctl.scala 169:25] wire [1:0] tag_match_way1_expanded_p1_f = {_T_110,_T_115}; // @[Cat.scala 29:58] + wire [21:0] _T_137 = tag_match_way1_expanded_p1_f[0] ? btb_bank0_rd_data_way1_p1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0e_rd_data_p1_f = _T_136 | _T_137; // @[Mux.scala 27:72] + wire [21:0] _T_150 = io_ifc_fetch_addr_f[0] ? btb_bank0e_rd_data_p1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_vbank1_rd_data_f = _T_149 | _T_150; // @[Mux.scala 27:72] + wire _T_236 = btb_vbank1_rd_data_f[2] | btb_vbank1_rd_data_f[1]; // @[ifu_bp_ctl.scala 280:59] + wire [21:0] _T_122 = tag_match_way0_expanded_f[0] ? btb_bank0_rd_data_way0_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_123 = tag_match_way1_expanded_f[0] ? btb_bank0_rd_data_way1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0e_rd_data_f = _T_122 | _T_123; // @[Mux.scala 27:72] + wire [21:0] _T_142 = _T_147 ? btb_bank0e_rd_data_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_143 = io_ifc_fetch_addr_f[0] ? btb_bank0o_rd_data_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_vbank0_rd_data_f = _T_142 | _T_143; // @[Mux.scala 27:72] + wire _T_239 = btb_vbank0_rd_data_f[2] | btb_vbank0_rd_data_f[1]; // @[ifu_bp_ctl.scala 281:59] + wire [1:0] bht_force_taken_f = {_T_236,_T_239}; // @[Cat.scala 29:58] + wire [9:0] _T_582 = {btb_rd_addr_f,2'h0}; // @[Cat.scala 29:58] + reg [7:0] fghr; // @[Reg.scala 27:20] + wire [7:0] bht_rd_addr_hashed_f = _T_582[9:2] ^ fghr; // @[lib.scala 56:35] + wire _T_1947 = bht_rd_addr_hashed_f == 8'h0; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_0; // @[Reg.scala 27:20] + wire [1:0] _T_1979 = _T_1947 ? bht_bank_rd_data_out_1_0 : 2'h0; // @[Mux.scala 27:72] + wire _T_1949 = bht_rd_addr_hashed_f == 8'h1; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_1; // @[Reg.scala 27:20] + wire [1:0] _T_1980 = _T_1949 ? bht_bank_rd_data_out_1_1 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1995 = _T_1979 | _T_1980; // @[Mux.scala 27:72] + wire _T_1951 = bht_rd_addr_hashed_f == 8'h2; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_2; // @[Reg.scala 27:20] + wire [1:0] _T_1981 = _T_1951 ? bht_bank_rd_data_out_1_2 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1996 = _T_1995 | _T_1981; // @[Mux.scala 27:72] + wire _T_1953 = bht_rd_addr_hashed_f == 8'h3; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_3; // @[Reg.scala 27:20] + wire [1:0] _T_1982 = _T_1953 ? bht_bank_rd_data_out_1_3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1997 = _T_1996 | _T_1982; // @[Mux.scala 27:72] + wire _T_1955 = bht_rd_addr_hashed_f == 8'h4; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_4; // @[Reg.scala 27:20] + wire [1:0] _T_1983 = _T_1955 ? bht_bank_rd_data_out_1_4 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1998 = _T_1997 | _T_1983; // @[Mux.scala 27:72] + wire _T_1957 = bht_rd_addr_hashed_f == 8'h5; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_5; // @[Reg.scala 27:20] + wire [1:0] _T_1984 = _T_1957 ? bht_bank_rd_data_out_1_5 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1999 = _T_1998 | _T_1984; // @[Mux.scala 27:72] + wire _T_1959 = bht_rd_addr_hashed_f == 8'h6; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_6; // @[Reg.scala 27:20] + wire [1:0] _T_1985 = _T_1959 ? bht_bank_rd_data_out_1_6 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2000 = _T_1999 | _T_1985; // @[Mux.scala 27:72] + wire _T_1961 = bht_rd_addr_hashed_f == 8'h7; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_7; // @[Reg.scala 27:20] + wire [1:0] _T_1986 = _T_1961 ? bht_bank_rd_data_out_1_7 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2001 = _T_2000 | _T_1986; // @[Mux.scala 27:72] + wire _T_1963 = bht_rd_addr_hashed_f == 8'h8; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_8; // @[Reg.scala 27:20] + wire [1:0] _T_1987 = _T_1963 ? bht_bank_rd_data_out_1_8 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2002 = _T_2001 | _T_1987; // @[Mux.scala 27:72] + wire _T_1965 = bht_rd_addr_hashed_f == 8'h9; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_9; // @[Reg.scala 27:20] + wire [1:0] _T_1988 = _T_1965 ? bht_bank_rd_data_out_1_9 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2003 = _T_2002 | _T_1988; // @[Mux.scala 27:72] + wire _T_1967 = bht_rd_addr_hashed_f == 8'ha; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_10; // @[Reg.scala 27:20] + wire [1:0] _T_1989 = _T_1967 ? bht_bank_rd_data_out_1_10 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2004 = _T_2003 | _T_1989; // @[Mux.scala 27:72] + wire _T_1969 = bht_rd_addr_hashed_f == 8'hb; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_11; // @[Reg.scala 27:20] + wire [1:0] _T_1990 = _T_1969 ? bht_bank_rd_data_out_1_11 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2005 = _T_2004 | _T_1990; // @[Mux.scala 27:72] + wire _T_1971 = bht_rd_addr_hashed_f == 8'hc; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_12; // @[Reg.scala 27:20] + wire [1:0] _T_1991 = _T_1971 ? bht_bank_rd_data_out_1_12 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2006 = _T_2005 | _T_1991; // @[Mux.scala 27:72] + wire _T_1973 = bht_rd_addr_hashed_f == 8'hd; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_13; // @[Reg.scala 27:20] + wire [1:0] _T_1992 = _T_1973 ? bht_bank_rd_data_out_1_13 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2007 = _T_2006 | _T_1992; // @[Mux.scala 27:72] + wire _T_1975 = bht_rd_addr_hashed_f == 8'he; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_14; // @[Reg.scala 27:20] + wire [1:0] _T_1993 = _T_1975 ? bht_bank_rd_data_out_1_14 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2008 = _T_2007 | _T_1993; // @[Mux.scala 27:72] + wire _T_1977 = bht_rd_addr_hashed_f == 8'hf; // @[ifu_bp_ctl.scala 543:79] + reg [1:0] bht_bank_rd_data_out_1_15; // @[Reg.scala 27:20] + wire [1:0] _T_1994 = _T_1977 ? bht_bank_rd_data_out_1_15 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_bank1_rd_data_f = _T_2008 | _T_1994; // @[Mux.scala 27:72] + wire [1:0] _T_253 = _T_147 ? bht_bank1_rd_data_f : 2'h0; // @[Mux.scala 27:72] + wire [9:0] _T_585 = {btb_rd_addr_p1_f,2'h0}; // @[Cat.scala 29:58] + wire [7:0] bht_rd_addr_hashed_p1_f = _T_585[9:2] ^ fghr; // @[lib.scala 56:35] + wire _T_2011 = bht_rd_addr_hashed_p1_f == 8'h0; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_0; // @[Reg.scala 27:20] + wire [1:0] _T_2043 = _T_2011 ? bht_bank_rd_data_out_0_0 : 2'h0; // @[Mux.scala 27:72] + wire _T_2013 = bht_rd_addr_hashed_p1_f == 8'h1; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_1; // @[Reg.scala 27:20] + wire [1:0] _T_2044 = _T_2013 ? bht_bank_rd_data_out_0_1 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2059 = _T_2043 | _T_2044; // @[Mux.scala 27:72] + wire _T_2015 = bht_rd_addr_hashed_p1_f == 8'h2; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_2; // @[Reg.scala 27:20] + wire [1:0] _T_2045 = _T_2015 ? bht_bank_rd_data_out_0_2 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2060 = _T_2059 | _T_2045; // @[Mux.scala 27:72] + wire _T_2017 = bht_rd_addr_hashed_p1_f == 8'h3; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_3; // @[Reg.scala 27:20] + wire [1:0] _T_2046 = _T_2017 ? bht_bank_rd_data_out_0_3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2061 = _T_2060 | _T_2046; // @[Mux.scala 27:72] + wire _T_2019 = bht_rd_addr_hashed_p1_f == 8'h4; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_4; // @[Reg.scala 27:20] + wire [1:0] _T_2047 = _T_2019 ? bht_bank_rd_data_out_0_4 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2062 = _T_2061 | _T_2047; // @[Mux.scala 27:72] + wire _T_2021 = bht_rd_addr_hashed_p1_f == 8'h5; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_5; // @[Reg.scala 27:20] + wire [1:0] _T_2048 = _T_2021 ? bht_bank_rd_data_out_0_5 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2063 = _T_2062 | _T_2048; // @[Mux.scala 27:72] + wire _T_2023 = bht_rd_addr_hashed_p1_f == 8'h6; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_6; // @[Reg.scala 27:20] + wire [1:0] _T_2049 = _T_2023 ? bht_bank_rd_data_out_0_6 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2064 = _T_2063 | _T_2049; // @[Mux.scala 27:72] + wire _T_2025 = bht_rd_addr_hashed_p1_f == 8'h7; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_7; // @[Reg.scala 27:20] + wire [1:0] _T_2050 = _T_2025 ? bht_bank_rd_data_out_0_7 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2065 = _T_2064 | _T_2050; // @[Mux.scala 27:72] + wire _T_2027 = bht_rd_addr_hashed_p1_f == 8'h8; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_8; // @[Reg.scala 27:20] + wire [1:0] _T_2051 = _T_2027 ? bht_bank_rd_data_out_0_8 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2066 = _T_2065 | _T_2051; // @[Mux.scala 27:72] + wire _T_2029 = bht_rd_addr_hashed_p1_f == 8'h9; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_9; // @[Reg.scala 27:20] + wire [1:0] _T_2052 = _T_2029 ? bht_bank_rd_data_out_0_9 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2067 = _T_2066 | _T_2052; // @[Mux.scala 27:72] + wire _T_2031 = bht_rd_addr_hashed_p1_f == 8'ha; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_10; // @[Reg.scala 27:20] + wire [1:0] _T_2053 = _T_2031 ? bht_bank_rd_data_out_0_10 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2068 = _T_2067 | _T_2053; // @[Mux.scala 27:72] + wire _T_2033 = bht_rd_addr_hashed_p1_f == 8'hb; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_11; // @[Reg.scala 27:20] + wire [1:0] _T_2054 = _T_2033 ? bht_bank_rd_data_out_0_11 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2069 = _T_2068 | _T_2054; // @[Mux.scala 27:72] + wire _T_2035 = bht_rd_addr_hashed_p1_f == 8'hc; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_12; // @[Reg.scala 27:20] + wire [1:0] _T_2055 = _T_2035 ? bht_bank_rd_data_out_0_12 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2070 = _T_2069 | _T_2055; // @[Mux.scala 27:72] + wire _T_2037 = bht_rd_addr_hashed_p1_f == 8'hd; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_13; // @[Reg.scala 27:20] + wire [1:0] _T_2056 = _T_2037 ? bht_bank_rd_data_out_0_13 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2071 = _T_2070 | _T_2056; // @[Mux.scala 27:72] + wire _T_2039 = bht_rd_addr_hashed_p1_f == 8'he; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_14; // @[Reg.scala 27:20] + wire [1:0] _T_2057 = _T_2039 ? bht_bank_rd_data_out_0_14 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_2072 = _T_2071 | _T_2057; // @[Mux.scala 27:72] + wire _T_2041 = bht_rd_addr_hashed_p1_f == 8'hf; // @[ifu_bp_ctl.scala 544:85] + reg [1:0] bht_bank_rd_data_out_0_15; // @[Reg.scala 27:20] + wire [1:0] _T_2058 = _T_2041 ? bht_bank_rd_data_out_0_15 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_bank0_rd_data_p1_f = _T_2072 | _T_2058; // @[Mux.scala 27:72] + wire [1:0] _T_254 = io_ifc_fetch_addr_f[0] ? bht_bank0_rd_data_p1_f : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_vbank1_rd_data_f = _T_253 | _T_254; // @[Mux.scala 27:72] + wire _T_258 = bht_force_taken_f[1] | bht_vbank1_rd_data_f[1]; // @[ifu_bp_ctl.scala 298:42] + wire [1:0] wayhit_f = tag_match_way0_expanded_f | tag_match_way1_expanded_f; // @[ifu_bp_ctl.scala 172:41] + wire [1:0] _T_607 = _T_147 ? wayhit_f : 2'h0; // @[Mux.scala 27:72] wire [1:0] wayhit_p1_f = tag_match_way0_expanded_p1_f | tag_match_way1_expanded_p1_f; // @[ifu_bp_ctl.scala 174:47] - wire [1:0] _T_604 = {wayhit_p1_f[0],wayhit_f[1]}; // @[Cat.scala 29:58] - wire [1:0] _T_606 = io_ifc_fetch_addr_f[0] ? _T_604 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_607 = _T_605 | _T_606; // @[Mux.scala 27:72] - wire eoc_near = &io_ifc_fetch_addr_f[4:2]; // @[ifu_bp_ctl.scala 257:64] - wire _T_210 = ~eoc_near; // @[ifu_bp_ctl.scala 259:15] - wire [1:0] _T_212 = ~io_ifc_fetch_addr_f[1:0]; // @[ifu_bp_ctl.scala 259:28] - wire _T_213 = |_T_212; // @[ifu_bp_ctl.scala 259:58] - wire eoc_mask = _T_210 | _T_213; // @[ifu_bp_ctl.scala 259:25] - wire [1:0] _T_609 = {eoc_mask,1'h1}; // @[Cat.scala 29:58] - wire [1:0] vwayhit_f = _T_607 & _T_609; // @[ifu_bp_ctl.scala 441:71] - wire _T_258 = bht_vbank1_rd_data_f[1] & vwayhit_f[1]; // @[ifu_bp_ctl.scala 296:69] - wire [1:0] _T_1913 = _T_1945 ? bht_bank_rd_data_out_0_0 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1914 = _T_1947 ? bht_bank_rd_data_out_0_1 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1929 = _T_1913 | _T_1914; // @[Mux.scala 27:72] - wire [1:0] _T_1915 = _T_1949 ? bht_bank_rd_data_out_0_2 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1930 = _T_1929 | _T_1915; // @[Mux.scala 27:72] - wire [1:0] _T_1916 = _T_1951 ? bht_bank_rd_data_out_0_3 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_1931 = _T_1930 | _T_1916; // @[Mux.scala 27:72] - wire [1:0] _T_1917 = _T_1953 ? bht_bank_rd_data_out_0_4 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_606 = {wayhit_p1_f[0],wayhit_f[1]}; // @[Cat.scala 29:58] + wire [1:0] _T_608 = io_ifc_fetch_addr_f[0] ? _T_606 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_609 = _T_607 | _T_608; // @[Mux.scala 27:72] + wire eoc_near = &io_ifc_fetch_addr_f[4:2]; // @[ifu_bp_ctl.scala 258:64] + wire _T_212 = ~eoc_near; // @[ifu_bp_ctl.scala 260:15] + wire [1:0] _T_214 = ~io_ifc_fetch_addr_f[1:0]; // @[ifu_bp_ctl.scala 260:28] + wire _T_215 = |_T_214; // @[ifu_bp_ctl.scala 260:58] + wire eoc_mask = _T_212 | _T_215; // @[ifu_bp_ctl.scala 260:25] + wire [1:0] _T_611 = {eoc_mask,1'h1}; // @[Cat.scala 29:58] + wire [1:0] vwayhit_f = _T_609 & _T_611; // @[ifu_bp_ctl.scala 443:71] + wire _T_260 = _T_258 & vwayhit_f[1]; // @[ifu_bp_ctl.scala 298:69] + wire [1:0] _T_1915 = _T_1947 ? bht_bank_rd_data_out_0_0 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1916 = _T_1949 ? bht_bank_rd_data_out_0_1 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1931 = _T_1915 | _T_1916; // @[Mux.scala 27:72] + wire [1:0] _T_1917 = _T_1951 ? bht_bank_rd_data_out_0_2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1932 = _T_1931 | _T_1917; // @[Mux.scala 27:72] - wire [1:0] _T_1918 = _T_1955 ? bht_bank_rd_data_out_0_5 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1918 = _T_1953 ? bht_bank_rd_data_out_0_3 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1933 = _T_1932 | _T_1918; // @[Mux.scala 27:72] - wire [1:0] _T_1919 = _T_1957 ? bht_bank_rd_data_out_0_6 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1919 = _T_1955 ? bht_bank_rd_data_out_0_4 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1934 = _T_1933 | _T_1919; // @[Mux.scala 27:72] - wire [1:0] _T_1920 = _T_1959 ? bht_bank_rd_data_out_0_7 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1920 = _T_1957 ? bht_bank_rd_data_out_0_5 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1935 = _T_1934 | _T_1920; // @[Mux.scala 27:72] - wire [1:0] _T_1921 = _T_1961 ? bht_bank_rd_data_out_0_8 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1921 = _T_1959 ? bht_bank_rd_data_out_0_6 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1936 = _T_1935 | _T_1921; // @[Mux.scala 27:72] - wire [1:0] _T_1922 = _T_1963 ? bht_bank_rd_data_out_0_9 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1922 = _T_1961 ? bht_bank_rd_data_out_0_7 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1937 = _T_1936 | _T_1922; // @[Mux.scala 27:72] - wire [1:0] _T_1923 = _T_1965 ? bht_bank_rd_data_out_0_10 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1923 = _T_1963 ? bht_bank_rd_data_out_0_8 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1938 = _T_1937 | _T_1923; // @[Mux.scala 27:72] - wire [1:0] _T_1924 = _T_1967 ? bht_bank_rd_data_out_0_11 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1924 = _T_1965 ? bht_bank_rd_data_out_0_9 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1939 = _T_1938 | _T_1924; // @[Mux.scala 27:72] - wire [1:0] _T_1925 = _T_1969 ? bht_bank_rd_data_out_0_12 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1925 = _T_1967 ? bht_bank_rd_data_out_0_10 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1940 = _T_1939 | _T_1925; // @[Mux.scala 27:72] - wire [1:0] _T_1926 = _T_1971 ? bht_bank_rd_data_out_0_13 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1926 = _T_1969 ? bht_bank_rd_data_out_0_11 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1941 = _T_1940 | _T_1926; // @[Mux.scala 27:72] - wire [1:0] _T_1927 = _T_1973 ? bht_bank_rd_data_out_0_14 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1927 = _T_1971 ? bht_bank_rd_data_out_0_12 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_1942 = _T_1941 | _T_1927; // @[Mux.scala 27:72] - wire [1:0] _T_1928 = _T_1975 ? bht_bank_rd_data_out_0_15 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_bank0_rd_data_f = _T_1942 | _T_1928; // @[Mux.scala 27:72] - wire [1:0] _T_243 = _T_248 ? bht_bank0_rd_data_f : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_244 = io_ifc_fetch_addr_f[0] ? bht_bank1_rd_data_f : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_vbank0_rd_data_f = _T_243 | _T_244; // @[Mux.scala 27:72] - wire _T_263 = bht_vbank0_rd_data_f[1] & vwayhit_f[0]; // @[ifu_bp_ctl.scala 297:72] - wire [1:0] bht_dir_f = {_T_258,_T_263}; // @[Cat.scala 29:58] + wire [1:0] _T_1928 = _T_1973 ? bht_bank_rd_data_out_0_13 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1943 = _T_1942 | _T_1928; // @[Mux.scala 27:72] + wire [1:0] _T_1929 = _T_1975 ? bht_bank_rd_data_out_0_14 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1944 = _T_1943 | _T_1929; // @[Mux.scala 27:72] + wire [1:0] _T_1930 = _T_1977 ? bht_bank_rd_data_out_0_15 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_bank0_rd_data_f = _T_1944 | _T_1930; // @[Mux.scala 27:72] + wire [1:0] _T_245 = _T_147 ? bht_bank0_rd_data_f : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_246 = io_ifc_fetch_addr_f[0] ? bht_bank1_rd_data_f : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_vbank0_rd_data_f = _T_245 | _T_246; // @[Mux.scala 27:72] + wire _T_263 = bht_force_taken_f[0] | bht_vbank0_rd_data_f[1]; // @[ifu_bp_ctl.scala 299:45] + wire _T_265 = _T_263 & vwayhit_f[0]; // @[ifu_bp_ctl.scala 299:72] + wire [1:0] bht_dir_f = {_T_260,_T_265}; // @[Cat.scala 29:58] wire _T_14 = ~bht_dir_f[0]; // @[ifu_bp_ctl.scala 119:23] wire [1:0] btb_sel_f = {_T_14,bht_dir_f[0]}; // @[Cat.scala 29:58] + wire [1:0] fetch_start_f = {io_ifc_fetch_addr_f[0],_T_147}; // @[Cat.scala 29:58] wire _T_36 = io_exu_bp_exu_mp_btag == fetch_rd_tag_f; // @[ifu_bp_ctl.scala 140:53] wire _T_37 = _T_36 & exu_mp_valid; // @[ifu_bp_ctl.scala 140:73] wire _T_38 = _T_37 & io_ifc_fetch_req_f; // @[ifu_bp_ctl.scala 140:88] @@ -680,311 +710,431 @@ module ifu_bp_ctl( wire _T_42 = _T_41 & io_ifc_fetch_req_f; // @[ifu_bp_ctl.scala 141:94] wire _T_43 = io_exu_bp_exu_mp_index == btb_rd_addr_p1_f; // @[ifu_bp_ctl.scala 141:130] wire fetch_mp_collision_p1_f = _T_42 & _T_43; // @[ifu_bp_ctl.scala 141:115] - wire [1:0] _T_151 = ~vwayhit_f; // @[ifu_bp_ctl.scala 194:44] + wire [1:0] _T_153 = ~vwayhit_f; // @[ifu_bp_ctl.scala 194:44] reg exu_mp_way_f; // @[Reg.scala 27:20] wire [255:0] fetch_wrindex_dec = 256'h1 << btb_rd_addr_f; // @[ifu_bp_ctl.scala 213:31] - reg [255:0] _T_208; // @[Reg.scala 27:20] - wire [15:0] btb_lru_b0_f = _T_208[15:0]; // @[ifu_bp_ctl.scala 251:16] + reg [255:0] _T_210; // @[Reg.scala 27:20] + wire [15:0] btb_lru_b0_f = _T_210[15:0]; // @[ifu_bp_ctl.scala 251:16] wire [255:0] _GEN_78 = {{240'd0}, btb_lru_b0_f}; // @[ifu_bp_ctl.scala 239:78] - wire [255:0] _T_179 = fetch_wrindex_dec & _GEN_78; // @[ifu_bp_ctl.scala 239:78] - wire _T_180 = |_T_179; // @[ifu_bp_ctl.scala 239:94] - wire btb_lru_rd_f = fetch_mp_collision_f ? exu_mp_way_f : _T_180; // @[ifu_bp_ctl.scala 239:25] - wire [1:0] _T_186 = {btb_lru_rd_f,btb_lru_rd_f}; // @[Cat.scala 29:58] - wire [1:0] _T_190 = _T_248 ? _T_186 : 2'h0; // @[Mux.scala 27:72] + wire [255:0] _T_181 = fetch_wrindex_dec & _GEN_78; // @[ifu_bp_ctl.scala 239:78] + wire _T_182 = |_T_181; // @[ifu_bp_ctl.scala 239:94] + wire btb_lru_rd_f = fetch_mp_collision_f ? exu_mp_way_f : _T_182; // @[ifu_bp_ctl.scala 239:25] + wire [1:0] _T_188 = {btb_lru_rd_f,btb_lru_rd_f}; // @[Cat.scala 29:58] + wire [1:0] _T_192 = _T_147 ? _T_188 : 2'h0; // @[Mux.scala 27:72] wire [255:0] fetch_wrindex_p1_dec = 256'h1 << btb_rd_addr_p1_f; // @[ifu_bp_ctl.scala 216:34] - wire [255:0] _T_182 = fetch_wrindex_p1_dec & _GEN_78; // @[ifu_bp_ctl.scala 241:87] - wire _T_183 = |_T_182; // @[ifu_bp_ctl.scala 241:103] - wire btb_lru_rd_p1_f = fetch_mp_collision_p1_f ? exu_mp_way_f : _T_183; // @[ifu_bp_ctl.scala 241:28] - wire [1:0] _T_189 = {btb_lru_rd_p1_f,btb_lru_rd_f}; // @[Cat.scala 29:58] - wire [1:0] _T_191 = io_ifc_fetch_addr_f[0] ? _T_189 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] btb_vlru_rd_f = _T_190 | _T_191; // @[Mux.scala 27:72] - wire [1:0] _T_152 = _T_151 & btb_vlru_rd_f; // @[ifu_bp_ctl.scala 194:55] - wire [1:0] _T_202 = _T_248 ? tag_match_way1_expanded_f : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_201 = {tag_match_way1_expanded_p1_f[0],tag_match_way1_expanded_f[1]}; // @[Cat.scala 29:58] - wire [1:0] _T_203 = io_ifc_fetch_addr_f[0] ? _T_201 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] tag_match_vway1_expanded_f = _T_202 | _T_203; // @[Mux.scala 27:72] + wire [255:0] _T_184 = fetch_wrindex_p1_dec & _GEN_78; // @[ifu_bp_ctl.scala 241:87] + wire _T_185 = |_T_184; // @[ifu_bp_ctl.scala 241:103] + wire btb_lru_rd_p1_f = fetch_mp_collision_p1_f ? exu_mp_way_f : _T_185; // @[ifu_bp_ctl.scala 241:28] + wire [1:0] _T_191 = {btb_lru_rd_p1_f,btb_lru_rd_f}; // @[Cat.scala 29:58] + wire [1:0] _T_193 = io_ifc_fetch_addr_f[0] ? _T_191 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] btb_vlru_rd_f = _T_192 | _T_193; // @[Mux.scala 27:72] + wire [1:0] _T_154 = _T_153 & btb_vlru_rd_f; // @[ifu_bp_ctl.scala 194:55] + wire [1:0] _T_204 = _T_147 ? tag_match_way1_expanded_f : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_203 = {tag_match_way1_expanded_p1_f[0],tag_match_way1_expanded_f[1]}; // @[Cat.scala 29:58] + wire [1:0] _T_205 = io_ifc_fetch_addr_f[0] ? _T_203 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] tag_match_vway1_expanded_f = _T_204 | _T_205; // @[Mux.scala 27:72] wire [255:0] mp_wrindex_dec = 256'h1 << io_exu_bp_exu_mp_index; // @[ifu_bp_ctl.scala 210:28] - wire [15:0] _T_155 = exu_mp_valid ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] - wire [255:0] _GEN_80 = {{240'd0}, _T_155}; // @[ifu_bp_ctl.scala 219:36] + wire [15:0] _T_157 = exu_mp_valid ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] + wire [255:0] _GEN_80 = {{240'd0}, _T_157}; // @[ifu_bp_ctl.scala 219:36] wire [255:0] mp_wrlru_b0 = mp_wrindex_dec & _GEN_80; // @[ifu_bp_ctl.scala 219:36] - wire _T_158 = vwayhit_f[0] | vwayhit_f[1]; // @[ifu_bp_ctl.scala 222:42] - wire _T_159 = _T_158 & io_ifc_fetch_req_f; // @[ifu_bp_ctl.scala 222:58] - wire lru_update_valid_f = _T_159 & _T; // @[ifu_bp_ctl.scala 222:79] - wire [15:0] _T_162 = lru_update_valid_f ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] - wire [255:0] _GEN_81 = {{240'd0}, _T_162}; // @[ifu_bp_ctl.scala 224:42] + wire _T_160 = vwayhit_f[0] | vwayhit_f[1]; // @[ifu_bp_ctl.scala 222:42] + wire _T_161 = _T_160 & io_ifc_fetch_req_f; // @[ifu_bp_ctl.scala 222:58] + wire lru_update_valid_f = _T_161 & _T; // @[ifu_bp_ctl.scala 222:79] + wire [15:0] _T_164 = lru_update_valid_f ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] + wire [255:0] _GEN_81 = {{240'd0}, _T_164}; // @[ifu_bp_ctl.scala 224:42] wire [255:0] fetch_wrlru_b0 = fetch_wrindex_dec & _GEN_81; // @[ifu_bp_ctl.scala 224:42] wire [255:0] fetch_wrlru_p1_b0 = fetch_wrindex_p1_dec & _GEN_81; // @[ifu_bp_ctl.scala 225:48] - wire [255:0] _T_165 = ~mp_wrlru_b0; // @[ifu_bp_ctl.scala 227:25] - wire [255:0] _T_166 = ~fetch_wrlru_b0; // @[ifu_bp_ctl.scala 227:40] - wire [255:0] btb_lru_b0_hold = _T_165 & _T_166; // @[ifu_bp_ctl.scala 227:38] - wire _T_168 = ~io_exu_bp_exu_mp_pkt_bits_way; // @[ifu_bp_ctl.scala 234:39] - wire [255:0] _T_171 = _T_168 ? mp_wrlru_b0 : 256'h0; // @[Mux.scala 27:72] - wire [255:0] _T_172 = tag_match_way0_f ? fetch_wrlru_b0 : 256'h0; // @[Mux.scala 27:72] - wire [255:0] _T_173 = tag_match_way0_p1_f ? fetch_wrlru_p1_b0 : 256'h0; // @[Mux.scala 27:72] - wire [255:0] _T_174 = _T_171 | _T_172; // @[Mux.scala 27:72] - wire [255:0] _T_175 = _T_174 | _T_173; // @[Mux.scala 27:72] - wire [255:0] _T_177 = btb_lru_b0_hold & _GEN_78; // @[ifu_bp_ctl.scala 236:73] - wire [255:0] btb_lru_b0_ns = _T_175 | _T_177; // @[ifu_bp_ctl.scala 236:55] - wire _T_206 = io_ifc_fetch_req_f | exu_mp_valid; // @[ifu_bp_ctl.scala 251:60] - wire [1:0] hist1_raw = {bht_vbank1_rd_data_f[1],bht_vbank0_rd_data_f[1]}; // @[Cat.scala 29:58] - wire [1:0] _T_225 = vwayhit_f & hist1_raw; // @[ifu_bp_ctl.scala 276:39] - wire _T_226 = |_T_225; // @[ifu_bp_ctl.scala 276:52] - wire _T_227 = _T_226 & io_ifc_fetch_req_f; // @[ifu_bp_ctl.scala 276:56] - wire _T_228 = ~leak_one_f_d1; // @[ifu_bp_ctl.scala 276:79] - wire _T_229 = _T_227 & _T_228; // @[ifu_bp_ctl.scala 276:77] - wire _T_230 = ~io_dec_bp_dec_tlu_bpred_disable; // @[ifu_bp_ctl.scala 276:96] - wire _T_266 = io_ifu_bp_hit_taken_f & btb_sel_f[1]; // @[ifu_bp_ctl.scala 300:51] - wire _T_267 = ~io_ifu_bp_hit_taken_f; // @[ifu_bp_ctl.scala 300:69] - wire [1:0] num_valids = vwayhit_f[1] + vwayhit_f[0]; // @[ifu_bp_ctl.scala 317:35] - wire [1:0] _T_295 = btb_sel_f & bht_dir_f; // @[ifu_bp_ctl.scala 320:28] - wire final_h = |_T_295; // @[ifu_bp_ctl.scala 320:41] - wire _T_296 = num_valids == 2'h2; // @[ifu_bp_ctl.scala 324:41] - wire [7:0] _T_300 = {fghr[5:0],1'h0,final_h}; // @[Cat.scala 29:58] - wire _T_301 = num_valids == 2'h1; // @[ifu_bp_ctl.scala 325:41] - wire [7:0] _T_304 = {fghr[6:0],final_h}; // @[Cat.scala 29:58] - wire _T_305 = num_valids == 2'h0; // @[ifu_bp_ctl.scala 326:41] - wire [7:0] _T_308 = _T_296 ? _T_300 : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_309 = _T_301 ? _T_304 : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_310 = _T_305 ? fghr : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_311 = _T_308 | _T_309; // @[Mux.scala 27:72] - wire [7:0] merged_ghr = _T_311 | _T_310; // @[Mux.scala 27:72] + wire [255:0] _T_167 = ~mp_wrlru_b0; // @[ifu_bp_ctl.scala 227:25] + wire [255:0] _T_168 = ~fetch_wrlru_b0; // @[ifu_bp_ctl.scala 227:40] + wire [255:0] btb_lru_b0_hold = _T_167 & _T_168; // @[ifu_bp_ctl.scala 227:38] + wire _T_170 = ~io_exu_bp_exu_mp_pkt_bits_way; // @[ifu_bp_ctl.scala 234:39] + wire [255:0] _T_173 = _T_170 ? mp_wrlru_b0 : 256'h0; // @[Mux.scala 27:72] + wire [255:0] _T_174 = tag_match_way0_f ? fetch_wrlru_b0 : 256'h0; // @[Mux.scala 27:72] + wire [255:0] _T_175 = tag_match_way0_p1_f ? fetch_wrlru_p1_b0 : 256'h0; // @[Mux.scala 27:72] + wire [255:0] _T_176 = _T_173 | _T_174; // @[Mux.scala 27:72] + wire [255:0] _T_177 = _T_176 | _T_175; // @[Mux.scala 27:72] + wire [255:0] _T_179 = btb_lru_b0_hold & _GEN_78; // @[ifu_bp_ctl.scala 236:73] + wire [255:0] btb_lru_b0_ns = _T_177 | _T_179; // @[ifu_bp_ctl.scala 236:55] + wire _T_208 = io_ifc_fetch_req_f | exu_mp_valid; // @[ifu_bp_ctl.scala 251:60] + wire [15:0] _T_223 = btb_sel_f[1] ? btb_vbank1_rd_data_f[16:1] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_224 = btb_sel_f[0] ? btb_vbank0_rd_data_f[16:1] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] btb_sel_data_f = _T_223 | _T_224; // @[Mux.scala 27:72] + wire [11:0] btb_rd_tgt_f = btb_sel_data_f[15:4]; // @[ifu_bp_ctl.scala 267:36] + wire btb_rd_pc4_f = btb_sel_data_f[3]; // @[ifu_bp_ctl.scala 268:36] + wire btb_rd_call_f = btb_sel_data_f[1]; // @[ifu_bp_ctl.scala 269:37] + wire btb_rd_ret_f = btb_sel_data_f[0]; // @[ifu_bp_ctl.scala 270:36] + wire [1:0] _T_273 = {bht_vbank1_rd_data_f[1],bht_vbank0_rd_data_f[1]}; // @[Cat.scala 29:58] + wire [1:0] hist1_raw = bht_force_taken_f | _T_273; // @[ifu_bp_ctl.scala 305:34] + wire [1:0] _T_227 = vwayhit_f & hist1_raw; // @[ifu_bp_ctl.scala 277:39] + wire _T_228 = |_T_227; // @[ifu_bp_ctl.scala 277:52] + wire _T_229 = _T_228 & io_ifc_fetch_req_f; // @[ifu_bp_ctl.scala 277:56] + wire _T_230 = ~leak_one_f_d1; // @[ifu_bp_ctl.scala 277:79] + wire _T_231 = _T_229 & _T_230; // @[ifu_bp_ctl.scala 277:77] + wire _T_232 = ~io_dec_bp_dec_tlu_bpred_disable; // @[ifu_bp_ctl.scala 277:96] + wire _T_268 = io_ifu_bp_hit_taken_f & btb_sel_f[1]; // @[ifu_bp_ctl.scala 302:51] + wire _T_269 = ~io_ifu_bp_hit_taken_f; // @[ifu_bp_ctl.scala 302:69] + wire _T_279 = vwayhit_f[1] & btb_vbank1_rd_data_f[4]; // @[ifu_bp_ctl.scala 311:34] + wire _T_282 = vwayhit_f[0] & btb_vbank0_rd_data_f[4]; // @[ifu_bp_ctl.scala 312:34] + wire _T_285 = ~btb_vbank1_rd_data_f[2]; // @[ifu_bp_ctl.scala 315:37] + wire _T_286 = vwayhit_f[1] & _T_285; // @[ifu_bp_ctl.scala 315:35] + wire _T_288 = _T_286 & btb_vbank1_rd_data_f[1]; // @[ifu_bp_ctl.scala 315:65] + wire _T_291 = ~btb_vbank0_rd_data_f[2]; // @[ifu_bp_ctl.scala 316:37] + wire _T_292 = vwayhit_f[0] & _T_291; // @[ifu_bp_ctl.scala 316:35] + wire _T_294 = _T_292 & btb_vbank0_rd_data_f[1]; // @[ifu_bp_ctl.scala 316:65] + wire [1:0] num_valids = vwayhit_f[1] + vwayhit_f[0]; // @[ifu_bp_ctl.scala 319:35] + wire [1:0] _T_297 = btb_sel_f & bht_dir_f; // @[ifu_bp_ctl.scala 322:28] + wire final_h = |_T_297; // @[ifu_bp_ctl.scala 322:41] + wire _T_298 = num_valids == 2'h2; // @[ifu_bp_ctl.scala 326:41] + wire [7:0] _T_302 = {fghr[5:0],1'h0,final_h}; // @[Cat.scala 29:58] + wire _T_303 = num_valids == 2'h1; // @[ifu_bp_ctl.scala 327:41] + wire [7:0] _T_306 = {fghr[6:0],final_h}; // @[Cat.scala 29:58] + wire _T_307 = num_valids == 2'h0; // @[ifu_bp_ctl.scala 328:41] + wire [7:0] _T_310 = _T_298 ? _T_302 : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_311 = _T_303 ? _T_306 : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_312 = _T_307 ? fghr : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_313 = _T_310 | _T_311; // @[Mux.scala 27:72] + wire [7:0] merged_ghr = _T_313 | _T_312; // @[Mux.scala 27:72] reg exu_flush_final_d1; // @[Reg.scala 27:20] - wire _T_314 = ~exu_flush_final_d1; // @[ifu_bp_ctl.scala 335:27] - wire _T_315 = _T_314 & io_ifc_fetch_req_f; // @[ifu_bp_ctl.scala 335:47] - wire _T_316 = _T_315 & io_ic_hit_f; // @[ifu_bp_ctl.scala 335:70] - wire _T_318 = _T_316 & _T_228; // @[ifu_bp_ctl.scala 335:84] - wire _T_321 = io_ifc_fetch_req_f & io_ic_hit_f; // @[ifu_bp_ctl.scala 336:70] - wire _T_323 = _T_321 & _T_228; // @[ifu_bp_ctl.scala 336:84] - wire _T_324 = ~_T_323; // @[ifu_bp_ctl.scala 336:49] - wire _T_325 = _T_314 & _T_324; // @[ifu_bp_ctl.scala 336:47] - wire [7:0] _T_327 = exu_flush_final_d1 ? io_exu_bp_exu_mp_fghr : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_328 = _T_318 ? merged_ghr : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_329 = _T_325 ? fghr : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_330 = _T_327 | _T_328; // @[Mux.scala 27:72] - wire [7:0] fghr_ns = _T_330 | _T_329; // @[Mux.scala 27:72] - wire _T_334 = leak_one_f ^ leak_one_f_d1; // @[lib.scala 436:21] - wire _T_335 = |_T_334; // @[lib.scala 436:29] - wire _T_338 = io_exu_bp_exu_mp_pkt_bits_way ^ exu_mp_way_f; // @[lib.scala 436:21] - wire _T_339 = |_T_338; // @[lib.scala 436:29] - wire _T_342 = io_exu_flush_final ^ exu_flush_final_d1; // @[lib.scala 458:21] - wire _T_343 = |_T_342; // @[lib.scala 458:29] - wire [7:0] _T_346 = fghr_ns ^ fghr; // @[lib.scala 436:21] - wire _T_347 = |_T_346; // @[lib.scala 436:29] - wire [1:0] _T_350 = io_dec_bp_dec_tlu_bpred_disable ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_351 = ~_T_350; // @[ifu_bp_ctl.scala 348:36] - wire _T_550 = ~dec_tlu_error_wb; // @[ifu_bp_ctl.scala 395:35] - wire btb_valid = exu_mp_valid & _T_550; // @[ifu_bp_ctl.scala 395:32] - wire _T_551 = io_exu_bp_exu_mp_pkt_bits_pcall | io_exu_bp_exu_mp_pkt_bits_pja; // @[ifu_bp_ctl.scala 409:89] - wire _T_552 = io_exu_bp_exu_mp_pkt_bits_pret | io_exu_bp_exu_mp_pkt_bits_pja; // @[ifu_bp_ctl.scala 409:113] - wire [21:0] btb_wr_data = {io_exu_bp_exu_mp_btag,io_exu_bp_exu_mp_pkt_bits_toffset,io_exu_bp_exu_mp_pkt_bits_pc4,io_exu_bp_exu_mp_pkt_bits_boffset,_T_551,_T_552,btb_valid}; // @[Cat.scala 29:58] - wire _T_558 = exu_mp_valid & io_exu_bp_exu_mp_pkt_bits_ataken; // @[ifu_bp_ctl.scala 410:41] - wire _T_559 = ~io_exu_bp_exu_mp_pkt_valid; // @[ifu_bp_ctl.scala 410:59] - wire exu_mp_valid_write = _T_558 & _T_559; // @[ifu_bp_ctl.scala 410:57] - wire middle_of_bank = io_exu_bp_exu_mp_pkt_bits_pc4 ^ io_exu_bp_exu_mp_pkt_bits_boffset; // @[ifu_bp_ctl.scala 411:35] - wire _T_560 = ~io_exu_bp_exu_mp_pkt_bits_pcall; // @[ifu_bp_ctl.scala 414:43] - wire _T_561 = exu_mp_valid & _T_560; // @[ifu_bp_ctl.scala 414:41] - wire _T_562 = ~io_exu_bp_exu_mp_pkt_bits_pret; // @[ifu_bp_ctl.scala 414:58] - wire _T_563 = _T_561 & _T_562; // @[ifu_bp_ctl.scala 414:56] - wire _T_564 = ~io_exu_bp_exu_mp_pkt_bits_pja; // @[ifu_bp_ctl.scala 414:72] - wire _T_565 = _T_563 & _T_564; // @[ifu_bp_ctl.scala 414:70] - wire [1:0] _T_567 = _T_565 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire _T_568 = ~middle_of_bank; // @[ifu_bp_ctl.scala 414:106] - wire [1:0] _T_569 = {middle_of_bank,_T_568}; // @[Cat.scala 29:58] - wire [1:0] bht_wr_en0 = _T_567 & _T_569; // @[ifu_bp_ctl.scala 414:84] - wire [1:0] _T_571 = io_dec_bp_dec_tlu_br0_r_pkt_valid ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire _T_572 = ~io_dec_bp_dec_tlu_br0_r_pkt_bits_middle; // @[ifu_bp_ctl.scala 415:75] - wire [1:0] _T_573 = {io_dec_bp_dec_tlu_br0_r_pkt_bits_middle,_T_572}; // @[Cat.scala 29:58] - wire [1:0] bht_wr_en2 = _T_571 & _T_573; // @[ifu_bp_ctl.scala 415:46] - wire [9:0] _T_574 = {io_exu_bp_exu_mp_index,2'h0}; // @[Cat.scala 29:58] - wire [7:0] mp_hashed = _T_574[9:2] ^ io_exu_bp_exu_mp_eghr; // @[lib.scala 56:35] - wire [9:0] _T_577 = {io_exu_bp_exu_i0_br_index_r,2'h0}; // @[Cat.scala 29:58] - wire [7:0] br0_hashed_wb = _T_577[9:2] ^ io_exu_bp_exu_i0_br_fghr_r; // @[lib.scala 56:35] - wire _T_587 = _T_168 & exu_mp_valid_write; // @[ifu_bp_ctl.scala 434:39] - wire _T_589 = _T_587 & _T_550; // @[ifu_bp_ctl.scala 434:60] - wire _T_590 = ~io_dec_bp_dec_tlu_br0_r_pkt_bits_way; // @[ifu_bp_ctl.scala 434:87] - wire _T_591 = _T_590 & dec_tlu_error_wb; // @[ifu_bp_ctl.scala 434:104] - wire btb_wr_en_way0 = _T_589 | _T_591; // @[ifu_bp_ctl.scala 434:83] - wire _T_592 = io_exu_bp_exu_mp_pkt_bits_way & exu_mp_valid_write; // @[ifu_bp_ctl.scala 435:36] - wire _T_594 = _T_592 & _T_550; // @[ifu_bp_ctl.scala 435:57] - wire _T_595 = io_dec_bp_dec_tlu_br0_r_pkt_bits_way & dec_tlu_error_wb; // @[ifu_bp_ctl.scala 435:98] - wire btb_wr_en_way1 = _T_594 | _T_595; // @[ifu_bp_ctl.scala 435:80] - wire [7:0] btb_wr_addr = dec_tlu_error_wb ? io_exu_bp_exu_i0_br_index_r : io_exu_bp_exu_mp_index; // @[ifu_bp_ctl.scala 438:24] - wire _T_611 = btb_wr_addr == 8'h0; // @[ifu_bp_ctl.scala 445:98] - wire _T_612 = _T_611 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_614 = btb_wr_addr == 8'h1; // @[ifu_bp_ctl.scala 445:98] - wire _T_615 = _T_614 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_617 = btb_wr_addr == 8'h2; // @[ifu_bp_ctl.scala 445:98] - wire _T_618 = _T_617 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_620 = btb_wr_addr == 8'h3; // @[ifu_bp_ctl.scala 445:98] - wire _T_621 = _T_620 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_623 = btb_wr_addr == 8'h4; // @[ifu_bp_ctl.scala 445:98] - wire _T_624 = _T_623 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_626 = btb_wr_addr == 8'h5; // @[ifu_bp_ctl.scala 445:98] - wire _T_627 = _T_626 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_629 = btb_wr_addr == 8'h6; // @[ifu_bp_ctl.scala 445:98] - wire _T_630 = _T_629 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_632 = btb_wr_addr == 8'h7; // @[ifu_bp_ctl.scala 445:98] - wire _T_633 = _T_632 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_635 = btb_wr_addr == 8'h8; // @[ifu_bp_ctl.scala 445:98] - wire _T_636 = _T_635 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_638 = btb_wr_addr == 8'h9; // @[ifu_bp_ctl.scala 445:98] - wire _T_639 = _T_638 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_641 = btb_wr_addr == 8'ha; // @[ifu_bp_ctl.scala 445:98] - wire _T_642 = _T_641 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_644 = btb_wr_addr == 8'hb; // @[ifu_bp_ctl.scala 445:98] - wire _T_645 = _T_644 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_647 = btb_wr_addr == 8'hc; // @[ifu_bp_ctl.scala 445:98] - wire _T_648 = _T_647 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_650 = btb_wr_addr == 8'hd; // @[ifu_bp_ctl.scala 445:98] - wire _T_651 = _T_650 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_653 = btb_wr_addr == 8'he; // @[ifu_bp_ctl.scala 445:98] - wire _T_654 = _T_653 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_656 = btb_wr_addr == 8'hf; // @[ifu_bp_ctl.scala 445:98] - wire _T_657 = _T_656 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 445:107] - wire _T_660 = _T_611 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_663 = _T_614 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_666 = _T_617 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_669 = _T_620 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_672 = _T_623 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_675 = _T_626 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_678 = _T_629 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_681 = _T_632 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_684 = _T_635 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_687 = _T_638 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_690 = _T_641 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_693 = _T_644 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_696 = _T_647 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_699 = _T_650 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_702 = _T_653 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_705 = _T_656 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 446:107] - wire _T_965 = mp_hashed == 8'h0; // @[ifu_bp_ctl.scala 519:109] - wire _T_970 = br0_hashed_wb == 8'h0; // @[ifu_bp_ctl.scala 520:109] - wire _T_988 = bht_wr_en2[0] & _T_970; // @[ifu_bp_ctl.scala 525:23] - wire _T_996 = br0_hashed_wb == 8'h1; // @[ifu_bp_ctl.scala 525:74] - wire _T_997 = bht_wr_en2[0] & _T_996; // @[ifu_bp_ctl.scala 525:23] - wire _T_1005 = br0_hashed_wb == 8'h2; // @[ifu_bp_ctl.scala 525:74] - wire _T_1006 = bht_wr_en2[0] & _T_1005; // @[ifu_bp_ctl.scala 525:23] - wire _T_1014 = br0_hashed_wb == 8'h3; // @[ifu_bp_ctl.scala 525:74] - wire _T_1015 = bht_wr_en2[0] & _T_1014; // @[ifu_bp_ctl.scala 525:23] - wire _T_1023 = br0_hashed_wb == 8'h4; // @[ifu_bp_ctl.scala 525:74] - wire _T_1024 = bht_wr_en2[0] & _T_1023; // @[ifu_bp_ctl.scala 525:23] - wire _T_1032 = br0_hashed_wb == 8'h5; // @[ifu_bp_ctl.scala 525:74] - wire _T_1033 = bht_wr_en2[0] & _T_1032; // @[ifu_bp_ctl.scala 525:23] - wire _T_1041 = br0_hashed_wb == 8'h6; // @[ifu_bp_ctl.scala 525:74] - wire _T_1042 = bht_wr_en2[0] & _T_1041; // @[ifu_bp_ctl.scala 525:23] - wire _T_1050 = br0_hashed_wb == 8'h7; // @[ifu_bp_ctl.scala 525:74] - wire _T_1051 = bht_wr_en2[0] & _T_1050; // @[ifu_bp_ctl.scala 525:23] - wire _T_1059 = br0_hashed_wb == 8'h8; // @[ifu_bp_ctl.scala 525:74] - wire _T_1060 = bht_wr_en2[0] & _T_1059; // @[ifu_bp_ctl.scala 525:23] - wire _T_1068 = br0_hashed_wb == 8'h9; // @[ifu_bp_ctl.scala 525:74] - wire _T_1069 = bht_wr_en2[0] & _T_1068; // @[ifu_bp_ctl.scala 525:23] - wire _T_1077 = br0_hashed_wb == 8'ha; // @[ifu_bp_ctl.scala 525:74] - wire _T_1078 = bht_wr_en2[0] & _T_1077; // @[ifu_bp_ctl.scala 525:23] - wire _T_1086 = br0_hashed_wb == 8'hb; // @[ifu_bp_ctl.scala 525:74] - wire _T_1087 = bht_wr_en2[0] & _T_1086; // @[ifu_bp_ctl.scala 525:23] - wire _T_1095 = br0_hashed_wb == 8'hc; // @[ifu_bp_ctl.scala 525:74] - wire _T_1096 = bht_wr_en2[0] & _T_1095; // @[ifu_bp_ctl.scala 525:23] - wire _T_1104 = br0_hashed_wb == 8'hd; // @[ifu_bp_ctl.scala 525:74] - wire _T_1105 = bht_wr_en2[0] & _T_1104; // @[ifu_bp_ctl.scala 525:23] - wire _T_1113 = br0_hashed_wb == 8'he; // @[ifu_bp_ctl.scala 525:74] - wire _T_1114 = bht_wr_en2[0] & _T_1113; // @[ifu_bp_ctl.scala 525:23] - wire _T_1122 = br0_hashed_wb == 8'hf; // @[ifu_bp_ctl.scala 525:74] - wire _T_1123 = bht_wr_en2[0] & _T_1122; // @[ifu_bp_ctl.scala 525:23] - wire _T_1132 = bht_wr_en2[1] & _T_970; // @[ifu_bp_ctl.scala 525:23] - wire _T_1141 = bht_wr_en2[1] & _T_996; // @[ifu_bp_ctl.scala 525:23] - wire _T_1150 = bht_wr_en2[1] & _T_1005; // @[ifu_bp_ctl.scala 525:23] - wire _T_1159 = bht_wr_en2[1] & _T_1014; // @[ifu_bp_ctl.scala 525:23] - wire _T_1168 = bht_wr_en2[1] & _T_1023; // @[ifu_bp_ctl.scala 525:23] - wire _T_1177 = bht_wr_en2[1] & _T_1032; // @[ifu_bp_ctl.scala 525:23] - wire _T_1186 = bht_wr_en2[1] & _T_1041; // @[ifu_bp_ctl.scala 525:23] - wire _T_1195 = bht_wr_en2[1] & _T_1050; // @[ifu_bp_ctl.scala 525:23] - wire _T_1204 = bht_wr_en2[1] & _T_1059; // @[ifu_bp_ctl.scala 525:23] - wire _T_1213 = bht_wr_en2[1] & _T_1068; // @[ifu_bp_ctl.scala 525:23] - wire _T_1222 = bht_wr_en2[1] & _T_1077; // @[ifu_bp_ctl.scala 525:23] - wire _T_1231 = bht_wr_en2[1] & _T_1086; // @[ifu_bp_ctl.scala 525:23] - wire _T_1240 = bht_wr_en2[1] & _T_1095; // @[ifu_bp_ctl.scala 525:23] - wire _T_1249 = bht_wr_en2[1] & _T_1104; // @[ifu_bp_ctl.scala 525:23] - wire _T_1258 = bht_wr_en2[1] & _T_1113; // @[ifu_bp_ctl.scala 525:23] - wire _T_1267 = bht_wr_en2[1] & _T_1122; // @[ifu_bp_ctl.scala 525:23] - wire _T_1276 = bht_wr_en0[0] & _T_965; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_0 = _T_1276 | _T_988; // @[ifu_bp_ctl.scala 533:223] - wire _T_1292 = mp_hashed == 8'h1; // @[ifu_bp_ctl.scala 533:97] - wire _T_1293 = bht_wr_en0[0] & _T_1292; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_1 = _T_1293 | _T_997; // @[ifu_bp_ctl.scala 533:223] - wire _T_1309 = mp_hashed == 8'h2; // @[ifu_bp_ctl.scala 533:97] - wire _T_1310 = bht_wr_en0[0] & _T_1309; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_2 = _T_1310 | _T_1006; // @[ifu_bp_ctl.scala 533:223] - wire _T_1326 = mp_hashed == 8'h3; // @[ifu_bp_ctl.scala 533:97] - wire _T_1327 = bht_wr_en0[0] & _T_1326; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_3 = _T_1327 | _T_1015; // @[ifu_bp_ctl.scala 533:223] - wire _T_1343 = mp_hashed == 8'h4; // @[ifu_bp_ctl.scala 533:97] - wire _T_1344 = bht_wr_en0[0] & _T_1343; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_4 = _T_1344 | _T_1024; // @[ifu_bp_ctl.scala 533:223] - wire _T_1360 = mp_hashed == 8'h5; // @[ifu_bp_ctl.scala 533:97] - wire _T_1361 = bht_wr_en0[0] & _T_1360; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_5 = _T_1361 | _T_1033; // @[ifu_bp_ctl.scala 533:223] - wire _T_1377 = mp_hashed == 8'h6; // @[ifu_bp_ctl.scala 533:97] - wire _T_1378 = bht_wr_en0[0] & _T_1377; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_6 = _T_1378 | _T_1042; // @[ifu_bp_ctl.scala 533:223] - wire _T_1394 = mp_hashed == 8'h7; // @[ifu_bp_ctl.scala 533:97] - wire _T_1395 = bht_wr_en0[0] & _T_1394; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_7 = _T_1395 | _T_1051; // @[ifu_bp_ctl.scala 533:223] - wire _T_1411 = mp_hashed == 8'h8; // @[ifu_bp_ctl.scala 533:97] - wire _T_1412 = bht_wr_en0[0] & _T_1411; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_8 = _T_1412 | _T_1060; // @[ifu_bp_ctl.scala 533:223] - wire _T_1428 = mp_hashed == 8'h9; // @[ifu_bp_ctl.scala 533:97] - wire _T_1429 = bht_wr_en0[0] & _T_1428; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_9 = _T_1429 | _T_1069; // @[ifu_bp_ctl.scala 533:223] - wire _T_1445 = mp_hashed == 8'ha; // @[ifu_bp_ctl.scala 533:97] - wire _T_1446 = bht_wr_en0[0] & _T_1445; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_10 = _T_1446 | _T_1078; // @[ifu_bp_ctl.scala 533:223] - wire _T_1462 = mp_hashed == 8'hb; // @[ifu_bp_ctl.scala 533:97] - wire _T_1463 = bht_wr_en0[0] & _T_1462; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_11 = _T_1463 | _T_1087; // @[ifu_bp_ctl.scala 533:223] - wire _T_1479 = mp_hashed == 8'hc; // @[ifu_bp_ctl.scala 533:97] - wire _T_1480 = bht_wr_en0[0] & _T_1479; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_12 = _T_1480 | _T_1096; // @[ifu_bp_ctl.scala 533:223] - wire _T_1496 = mp_hashed == 8'hd; // @[ifu_bp_ctl.scala 533:97] - wire _T_1497 = bht_wr_en0[0] & _T_1496; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_13 = _T_1497 | _T_1105; // @[ifu_bp_ctl.scala 533:223] - wire _T_1513 = mp_hashed == 8'he; // @[ifu_bp_ctl.scala 533:97] - wire _T_1514 = bht_wr_en0[0] & _T_1513; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_14 = _T_1514 | _T_1114; // @[ifu_bp_ctl.scala 533:223] - wire _T_1530 = mp_hashed == 8'hf; // @[ifu_bp_ctl.scala 533:97] - wire _T_1531 = bht_wr_en0[0] & _T_1530; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_0_0_15 = _T_1531 | _T_1123; // @[ifu_bp_ctl.scala 533:223] - wire _T_1548 = bht_wr_en0[1] & _T_965; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_0 = _T_1548 | _T_1132; // @[ifu_bp_ctl.scala 533:223] - wire _T_1565 = bht_wr_en0[1] & _T_1292; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_1 = _T_1565 | _T_1141; // @[ifu_bp_ctl.scala 533:223] - wire _T_1582 = bht_wr_en0[1] & _T_1309; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_2 = _T_1582 | _T_1150; // @[ifu_bp_ctl.scala 533:223] - wire _T_1599 = bht_wr_en0[1] & _T_1326; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_3 = _T_1599 | _T_1159; // @[ifu_bp_ctl.scala 533:223] - wire _T_1616 = bht_wr_en0[1] & _T_1343; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_4 = _T_1616 | _T_1168; // @[ifu_bp_ctl.scala 533:223] - wire _T_1633 = bht_wr_en0[1] & _T_1360; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_5 = _T_1633 | _T_1177; // @[ifu_bp_ctl.scala 533:223] - wire _T_1650 = bht_wr_en0[1] & _T_1377; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_6 = _T_1650 | _T_1186; // @[ifu_bp_ctl.scala 533:223] - wire _T_1667 = bht_wr_en0[1] & _T_1394; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_7 = _T_1667 | _T_1195; // @[ifu_bp_ctl.scala 533:223] - wire _T_1684 = bht_wr_en0[1] & _T_1411; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_8 = _T_1684 | _T_1204; // @[ifu_bp_ctl.scala 533:223] - wire _T_1701 = bht_wr_en0[1] & _T_1428; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_9 = _T_1701 | _T_1213; // @[ifu_bp_ctl.scala 533:223] - wire _T_1718 = bht_wr_en0[1] & _T_1445; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_10 = _T_1718 | _T_1222; // @[ifu_bp_ctl.scala 533:223] - wire _T_1735 = bht_wr_en0[1] & _T_1462; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_11 = _T_1735 | _T_1231; // @[ifu_bp_ctl.scala 533:223] - wire _T_1752 = bht_wr_en0[1] & _T_1479; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_12 = _T_1752 | _T_1240; // @[ifu_bp_ctl.scala 533:223] - wire _T_1769 = bht_wr_en0[1] & _T_1496; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_13 = _T_1769 | _T_1249; // @[ifu_bp_ctl.scala 533:223] - wire _T_1786 = bht_wr_en0[1] & _T_1513; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_14 = _T_1786 | _T_1258; // @[ifu_bp_ctl.scala 533:223] - wire _T_1803 = bht_wr_en0[1] & _T_1530; // @[ifu_bp_ctl.scala 533:45] - wire bht_bank_sel_1_0_15 = _T_1803 | _T_1267; // @[ifu_bp_ctl.scala 533:223] + wire _T_316 = ~exu_flush_final_d1; // @[ifu_bp_ctl.scala 337:27] + wire _T_317 = _T_316 & io_ifc_fetch_req_f; // @[ifu_bp_ctl.scala 337:47] + wire _T_318 = _T_317 & io_ic_hit_f; // @[ifu_bp_ctl.scala 337:70] + wire _T_320 = _T_318 & _T_230; // @[ifu_bp_ctl.scala 337:84] + wire _T_323 = io_ifc_fetch_req_f & io_ic_hit_f; // @[ifu_bp_ctl.scala 338:70] + wire _T_325 = _T_323 & _T_230; // @[ifu_bp_ctl.scala 338:84] + wire _T_326 = ~_T_325; // @[ifu_bp_ctl.scala 338:49] + wire _T_327 = _T_316 & _T_326; // @[ifu_bp_ctl.scala 338:47] + wire [7:0] _T_329 = exu_flush_final_d1 ? io_exu_bp_exu_mp_fghr : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_330 = _T_320 ? merged_ghr : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_331 = _T_327 ? fghr : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_332 = _T_329 | _T_330; // @[Mux.scala 27:72] + wire [7:0] fghr_ns = _T_332 | _T_331; // @[Mux.scala 27:72] + wire _T_336 = leak_one_f ^ leak_one_f_d1; // @[lib.scala 436:21] + wire _T_337 = |_T_336; // @[lib.scala 436:29] + wire _T_340 = io_exu_bp_exu_mp_pkt_bits_way ^ exu_mp_way_f; // @[lib.scala 436:21] + wire _T_341 = |_T_340; // @[lib.scala 436:29] + wire _T_344 = io_exu_flush_final ^ exu_flush_final_d1; // @[lib.scala 458:21] + wire _T_345 = |_T_344; // @[lib.scala 458:29] + wire [7:0] _T_348 = fghr_ns ^ fghr; // @[lib.scala 436:21] + wire _T_349 = |_T_348; // @[lib.scala 436:29] + wire [1:0] _T_352 = io_dec_bp_dec_tlu_bpred_disable ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + wire [1:0] _T_353 = ~_T_352; // @[ifu_bp_ctl.scala 350:36] + wire _T_357 = ~fetch_start_f[0]; // @[ifu_bp_ctl.scala 354:36] + wire _T_358 = bht_dir_f[0] & _T_357; // @[ifu_bp_ctl.scala 354:34] + wire _T_362 = _T_14 & fetch_start_f[0]; // @[ifu_bp_ctl.scala 354:72] + wire _T_363 = _T_358 | _T_362; // @[ifu_bp_ctl.scala 354:55] + wire _T_366 = bht_dir_f[0] & fetch_start_f[0]; // @[ifu_bp_ctl.scala 355:34] + wire _T_371 = _T_14 & _T_357; // @[ifu_bp_ctl.scala 355:71] + wire _T_372 = _T_366 | _T_371; // @[ifu_bp_ctl.scala 355:54] + wire [1:0] bloc_f = {_T_363,_T_372}; // @[Cat.scala 29:58] + wire _T_376 = _T_14 & io_ifc_fetch_addr_f[0]; // @[ifu_bp_ctl.scala 357:35] + wire _T_377 = ~btb_rd_pc4_f; // @[ifu_bp_ctl.scala 357:62] + wire use_fa_plus = _T_376 & _T_377; // @[ifu_bp_ctl.scala 357:60] + wire _T_380 = fetch_start_f[0] & btb_sel_f[0]; // @[ifu_bp_ctl.scala 359:44] + wire btb_fg_crossing_f = _T_380 & btb_rd_pc4_f; // @[ifu_bp_ctl.scala 359:59] + wire bp_total_branch_offset_f = bloc_f[1] ^ btb_rd_pc4_f; // @[ifu_bp_ctl.scala 360:43] + wire _T_384 = io_ifc_fetch_req_f & _T_269; // @[ifu_bp_ctl.scala 361:117] + wire _T_385 = _T_384 & io_ic_hit_f; // @[ifu_bp_ctl.scala 361:142] + reg [29:0] ifc_fetch_adder_prior; // @[Reg.scala 27:20] + wire _T_390 = ~btb_fg_crossing_f; // @[ifu_bp_ctl.scala 367:32] + wire _T_391 = ~use_fa_plus; // @[ifu_bp_ctl.scala 367:53] + wire _T_392 = _T_390 & _T_391; // @[ifu_bp_ctl.scala 367:51] + wire [29:0] _T_395 = use_fa_plus ? fetch_addr_p1_f : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_396 = btb_fg_crossing_f ? ifc_fetch_adder_prior : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_397 = _T_392 ? io_ifc_fetch_addr_f[30:1] : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_398 = _T_395 | _T_396; // @[Mux.scala 27:72] + wire [29:0] adder_pc_in_f = _T_398 | _T_397; // @[Mux.scala 27:72] + wire [31:0] _T_402 = {adder_pc_in_f,bp_total_branch_offset_f,1'h0}; // @[Cat.scala 29:58] + wire [12:0] _T_403 = {btb_rd_tgt_f,1'h0}; // @[Cat.scala 29:58] + wire [12:0] _T_406 = _T_402[12:1] + _T_403[12:1]; // @[lib.scala 68:31] + wire [18:0] _T_409 = _T_402[31:13] + 19'h1; // @[lib.scala 69:27] + wire [18:0] _T_412 = _T_402[31:13] - 19'h1; // @[lib.scala 70:27] + wire _T_415 = ~_T_406[12]; // @[lib.scala 72:28] + wire _T_416 = _T_403[12] ^ _T_415; // @[lib.scala 72:26] + wire _T_419 = ~_T_403[12]; // @[lib.scala 73:20] + wire _T_421 = _T_419 & _T_406[12]; // @[lib.scala 73:26] + wire _T_425 = _T_403[12] & _T_415; // @[lib.scala 74:26] + wire [18:0] _T_427 = _T_416 ? _T_402[31:13] : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_428 = _T_421 ? _T_409 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_429 = _T_425 ? _T_412 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_430 = _T_427 | _T_428; // @[Mux.scala 27:72] + wire [18:0] _T_431 = _T_430 | _T_429; // @[Mux.scala 27:72] + wire [31:0] bp_btb_target_adder_f = {_T_431,_T_406[11:0],1'h0}; // @[Cat.scala 29:58] + wire _T_435 = ~btb_rd_call_f; // @[ifu_bp_ctl.scala 375:55] + wire _T_436 = btb_rd_ret_f & _T_435; // @[ifu_bp_ctl.scala 375:53] + reg [31:0] rets_out_0; // @[Reg.scala 27:20] + wire _T_438 = _T_436 & rets_out_0[0]; // @[ifu_bp_ctl.scala 375:70] + wire _T_439 = _T_438 & io_ifu_bp_hit_taken_f; // @[ifu_bp_ctl.scala 375:87] + wire [30:0] _T_441 = _T_439 ? 31'h7fffffff : 31'h0; // @[Bitwise.scala 72:12] + wire [30:0] _T_443 = _T_441 & rets_out_0[31:1]; // @[ifu_bp_ctl.scala 375:113] + wire _T_444 = ~btb_rd_ret_f; // @[ifu_bp_ctl.scala 376:15] + wire _T_446 = _T_444 & _T_435; // @[ifu_bp_ctl.scala 376:29] + wire _T_448 = _T_446 & rets_out_0[0]; // @[ifu_bp_ctl.scala 376:46] + wire _T_449 = _T_448 & io_ifu_bp_hit_taken_f; // @[ifu_bp_ctl.scala 376:63] + wire [30:0] _T_451 = _T_449 ? 31'h7fffffff : 31'h0; // @[Bitwise.scala 72:12] + wire [30:0] _T_453 = _T_451 & bp_btb_target_adder_f[31:1]; // @[ifu_bp_ctl.scala 376:89] + wire [12:0] _T_461 = {11'h0,_T_377,1'h0}; // @[Cat.scala 29:58] + wire [12:0] _T_464 = _T_402[12:1] + _T_461[12:1]; // @[lib.scala 68:31] + wire _T_473 = ~_T_464[12]; // @[lib.scala 72:28] + wire _T_474 = _T_461[12] ^ _T_473; // @[lib.scala 72:26] + wire _T_477 = ~_T_461[12]; // @[lib.scala 73:20] + wire _T_479 = _T_477 & _T_464[12]; // @[lib.scala 73:26] + wire _T_483 = _T_461[12] & _T_473; // @[lib.scala 74:26] + wire [18:0] _T_485 = _T_474 ? _T_402[31:13] : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_486 = _T_479 ? _T_409 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_487 = _T_483 ? _T_412 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_488 = _T_485 | _T_486; // @[Mux.scala 27:72] + wire [18:0] _T_489 = _T_488 | _T_487; // @[Mux.scala 27:72] + wire [31:0] bp_rs_call_target_f = {_T_489,_T_464[11:0],1'h0}; // @[Cat.scala 29:58] + wire _T_494 = btb_rd_call_f & _T_444; // @[ifu_bp_ctl.scala 381:31] + wire rs_push = _T_494 & io_ifu_bp_hit_taken_f; // @[ifu_bp_ctl.scala 381:47] + wire rs_pop = _T_436 & io_ifu_bp_hit_taken_f; // @[ifu_bp_ctl.scala 382:46] + wire _T_497 = ~rs_push; // @[ifu_bp_ctl.scala 383:17] + wire _T_498 = ~rs_pop; // @[ifu_bp_ctl.scala 383:28] + wire rs_hold = _T_497 & _T_498; // @[ifu_bp_ctl.scala 383:26] + wire rsenable_0 = ~rs_hold; // @[ifu_bp_ctl.scala 385:60] + wire rsenable_1 = rs_push | rs_pop; // @[ifu_bp_ctl.scala 385:119] + wire [31:0] _T_501 = {bp_rs_call_target_f[31:1],1'h1}; // @[Cat.scala 29:58] + wire [31:0] _T_503 = rs_push ? _T_501 : 32'h0; // @[Mux.scala 27:72] + reg [31:0] rets_out_1; // @[Reg.scala 27:20] + wire [31:0] _T_504 = rs_pop ? rets_out_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] rets_in_0 = _T_503 | _T_504; // @[Mux.scala 27:72] + wire [31:0] _T_508 = rs_push ? rets_out_0 : 32'h0; // @[Mux.scala 27:72] + reg [31:0] rets_out_2; // @[Reg.scala 27:20] + wire [31:0] _T_509 = rs_pop ? rets_out_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] rets_in_1 = _T_508 | _T_509; // @[Mux.scala 27:72] + wire [31:0] _T_513 = rs_push ? rets_out_1 : 32'h0; // @[Mux.scala 27:72] + reg [31:0] rets_out_3; // @[Reg.scala 27:20] + wire [31:0] _T_514 = rs_pop ? rets_out_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] rets_in_2 = _T_513 | _T_514; // @[Mux.scala 27:72] + wire [31:0] _T_518 = rs_push ? rets_out_2 : 32'h0; // @[Mux.scala 27:72] + reg [31:0] rets_out_4; // @[Reg.scala 27:20] + wire [31:0] _T_519 = rs_pop ? rets_out_4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] rets_in_3 = _T_518 | _T_519; // @[Mux.scala 27:72] + wire [31:0] _T_523 = rs_push ? rets_out_3 : 32'h0; // @[Mux.scala 27:72] + reg [31:0] rets_out_5; // @[Reg.scala 27:20] + wire [31:0] _T_524 = rs_pop ? rets_out_5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] rets_in_4 = _T_523 | _T_524; // @[Mux.scala 27:72] + wire [31:0] _T_528 = rs_push ? rets_out_4 : 32'h0; // @[Mux.scala 27:72] + reg [31:0] rets_out_6; // @[Reg.scala 27:20] + wire [31:0] _T_529 = rs_pop ? rets_out_6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] rets_in_5 = _T_528 | _T_529; // @[Mux.scala 27:72] + wire [31:0] _T_533 = rs_push ? rets_out_5 : 32'h0; // @[Mux.scala 27:72] + reg [31:0] rets_out_7; // @[Reg.scala 27:20] + wire [31:0] _T_534 = rs_pop ? rets_out_7 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] rets_in_6 = _T_533 | _T_534; // @[Mux.scala 27:72] + wire _T_552 = ~dec_tlu_error_wb; // @[ifu_bp_ctl.scala 397:35] + wire btb_valid = exu_mp_valid & _T_552; // @[ifu_bp_ctl.scala 397:32] + wire _T_553 = io_exu_bp_exu_mp_pkt_bits_pcall | io_exu_bp_exu_mp_pkt_bits_pja; // @[ifu_bp_ctl.scala 411:89] + wire _T_554 = io_exu_bp_exu_mp_pkt_bits_pret | io_exu_bp_exu_mp_pkt_bits_pja; // @[ifu_bp_ctl.scala 411:113] + wire [21:0] btb_wr_data = {io_exu_bp_exu_mp_btag,io_exu_bp_exu_mp_pkt_bits_toffset,io_exu_bp_exu_mp_pkt_bits_pc4,io_exu_bp_exu_mp_pkt_bits_boffset,_T_553,_T_554,btb_valid}; // @[Cat.scala 29:58] + wire _T_560 = exu_mp_valid & io_exu_bp_exu_mp_pkt_bits_ataken; // @[ifu_bp_ctl.scala 412:41] + wire _T_561 = ~io_exu_bp_exu_mp_pkt_valid; // @[ifu_bp_ctl.scala 412:59] + wire exu_mp_valid_write = _T_560 & _T_561; // @[ifu_bp_ctl.scala 412:57] + wire middle_of_bank = io_exu_bp_exu_mp_pkt_bits_pc4 ^ io_exu_bp_exu_mp_pkt_bits_boffset; // @[ifu_bp_ctl.scala 413:35] + wire _T_562 = ~io_exu_bp_exu_mp_pkt_bits_pcall; // @[ifu_bp_ctl.scala 416:43] + wire _T_563 = exu_mp_valid & _T_562; // @[ifu_bp_ctl.scala 416:41] + wire _T_564 = ~io_exu_bp_exu_mp_pkt_bits_pret; // @[ifu_bp_ctl.scala 416:58] + wire _T_565 = _T_563 & _T_564; // @[ifu_bp_ctl.scala 416:56] + wire _T_566 = ~io_exu_bp_exu_mp_pkt_bits_pja; // @[ifu_bp_ctl.scala 416:72] + wire _T_567 = _T_565 & _T_566; // @[ifu_bp_ctl.scala 416:70] + wire [1:0] _T_569 = _T_567 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + wire _T_570 = ~middle_of_bank; // @[ifu_bp_ctl.scala 416:106] + wire [1:0] _T_571 = {middle_of_bank,_T_570}; // @[Cat.scala 29:58] + wire [1:0] bht_wr_en0 = _T_569 & _T_571; // @[ifu_bp_ctl.scala 416:84] + wire [1:0] _T_573 = io_dec_bp_dec_tlu_br0_r_pkt_valid ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + wire _T_574 = ~io_dec_bp_dec_tlu_br0_r_pkt_bits_middle; // @[ifu_bp_ctl.scala 417:75] + wire [1:0] _T_575 = {io_dec_bp_dec_tlu_br0_r_pkt_bits_middle,_T_574}; // @[Cat.scala 29:58] + wire [1:0] bht_wr_en2 = _T_573 & _T_575; // @[ifu_bp_ctl.scala 417:46] + wire [9:0] _T_576 = {io_exu_bp_exu_mp_index,2'h0}; // @[Cat.scala 29:58] + wire [7:0] mp_hashed = _T_576[9:2] ^ io_exu_bp_exu_mp_eghr; // @[lib.scala 56:35] + wire [9:0] _T_579 = {io_exu_bp_exu_i0_br_index_r,2'h0}; // @[Cat.scala 29:58] + wire [7:0] br0_hashed_wb = _T_579[9:2] ^ io_exu_bp_exu_i0_br_fghr_r; // @[lib.scala 56:35] + wire _T_589 = _T_170 & exu_mp_valid_write; // @[ifu_bp_ctl.scala 436:39] + wire _T_591 = _T_589 & _T_552; // @[ifu_bp_ctl.scala 436:60] + wire _T_592 = ~io_dec_bp_dec_tlu_br0_r_pkt_bits_way; // @[ifu_bp_ctl.scala 436:87] + wire _T_593 = _T_592 & dec_tlu_error_wb; // @[ifu_bp_ctl.scala 436:104] + wire btb_wr_en_way0 = _T_591 | _T_593; // @[ifu_bp_ctl.scala 436:83] + wire _T_594 = io_exu_bp_exu_mp_pkt_bits_way & exu_mp_valid_write; // @[ifu_bp_ctl.scala 437:36] + wire _T_596 = _T_594 & _T_552; // @[ifu_bp_ctl.scala 437:57] + wire _T_597 = io_dec_bp_dec_tlu_br0_r_pkt_bits_way & dec_tlu_error_wb; // @[ifu_bp_ctl.scala 437:98] + wire btb_wr_en_way1 = _T_596 | _T_597; // @[ifu_bp_ctl.scala 437:80] + wire [7:0] btb_wr_addr = dec_tlu_error_wb ? io_exu_bp_exu_i0_br_index_r : io_exu_bp_exu_mp_index; // @[ifu_bp_ctl.scala 440:24] + wire _T_613 = btb_wr_addr == 8'h0; // @[ifu_bp_ctl.scala 444:98] + wire _T_614 = _T_613 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_616 = btb_wr_addr == 8'h1; // @[ifu_bp_ctl.scala 444:98] + wire _T_617 = _T_616 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_619 = btb_wr_addr == 8'h2; // @[ifu_bp_ctl.scala 444:98] + wire _T_620 = _T_619 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_622 = btb_wr_addr == 8'h3; // @[ifu_bp_ctl.scala 444:98] + wire _T_623 = _T_622 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_625 = btb_wr_addr == 8'h4; // @[ifu_bp_ctl.scala 444:98] + wire _T_626 = _T_625 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_628 = btb_wr_addr == 8'h5; // @[ifu_bp_ctl.scala 444:98] + wire _T_629 = _T_628 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_631 = btb_wr_addr == 8'h6; // @[ifu_bp_ctl.scala 444:98] + wire _T_632 = _T_631 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_634 = btb_wr_addr == 8'h7; // @[ifu_bp_ctl.scala 444:98] + wire _T_635 = _T_634 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_637 = btb_wr_addr == 8'h8; // @[ifu_bp_ctl.scala 444:98] + wire _T_638 = _T_637 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_640 = btb_wr_addr == 8'h9; // @[ifu_bp_ctl.scala 444:98] + wire _T_641 = _T_640 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_643 = btb_wr_addr == 8'ha; // @[ifu_bp_ctl.scala 444:98] + wire _T_644 = _T_643 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_646 = btb_wr_addr == 8'hb; // @[ifu_bp_ctl.scala 444:98] + wire _T_647 = _T_646 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_649 = btb_wr_addr == 8'hc; // @[ifu_bp_ctl.scala 444:98] + wire _T_650 = _T_649 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_652 = btb_wr_addr == 8'hd; // @[ifu_bp_ctl.scala 444:98] + wire _T_653 = _T_652 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_655 = btb_wr_addr == 8'he; // @[ifu_bp_ctl.scala 444:98] + wire _T_656 = _T_655 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_658 = btb_wr_addr == 8'hf; // @[ifu_bp_ctl.scala 444:98] + wire _T_659 = _T_658 & btb_wr_en_way0; // @[ifu_bp_ctl.scala 444:107] + wire _T_662 = _T_613 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_665 = _T_616 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_668 = _T_619 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_671 = _T_622 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_674 = _T_625 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_677 = _T_628 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_680 = _T_631 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_683 = _T_634 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_686 = _T_637 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_689 = _T_640 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_692 = _T_643 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_695 = _T_646 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_698 = _T_649 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_701 = _T_652 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_704 = _T_655 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_707 = _T_658 & btb_wr_en_way1; // @[ifu_bp_ctl.scala 445:107] + wire _T_967 = mp_hashed == 8'h0; // @[ifu_bp_ctl.scala 518:109] + wire _T_972 = br0_hashed_wb == 8'h0; // @[ifu_bp_ctl.scala 519:109] + wire _T_990 = bht_wr_en2[0] & _T_972; // @[ifu_bp_ctl.scala 524:23] + wire _T_998 = br0_hashed_wb == 8'h1; // @[ifu_bp_ctl.scala 524:74] + wire _T_999 = bht_wr_en2[0] & _T_998; // @[ifu_bp_ctl.scala 524:23] + wire _T_1007 = br0_hashed_wb == 8'h2; // @[ifu_bp_ctl.scala 524:74] + wire _T_1008 = bht_wr_en2[0] & _T_1007; // @[ifu_bp_ctl.scala 524:23] + wire _T_1016 = br0_hashed_wb == 8'h3; // @[ifu_bp_ctl.scala 524:74] + wire _T_1017 = bht_wr_en2[0] & _T_1016; // @[ifu_bp_ctl.scala 524:23] + wire _T_1025 = br0_hashed_wb == 8'h4; // @[ifu_bp_ctl.scala 524:74] + wire _T_1026 = bht_wr_en2[0] & _T_1025; // @[ifu_bp_ctl.scala 524:23] + wire _T_1034 = br0_hashed_wb == 8'h5; // @[ifu_bp_ctl.scala 524:74] + wire _T_1035 = bht_wr_en2[0] & _T_1034; // @[ifu_bp_ctl.scala 524:23] + wire _T_1043 = br0_hashed_wb == 8'h6; // @[ifu_bp_ctl.scala 524:74] + wire _T_1044 = bht_wr_en2[0] & _T_1043; // @[ifu_bp_ctl.scala 524:23] + wire _T_1052 = br0_hashed_wb == 8'h7; // @[ifu_bp_ctl.scala 524:74] + wire _T_1053 = bht_wr_en2[0] & _T_1052; // @[ifu_bp_ctl.scala 524:23] + wire _T_1061 = br0_hashed_wb == 8'h8; // @[ifu_bp_ctl.scala 524:74] + wire _T_1062 = bht_wr_en2[0] & _T_1061; // @[ifu_bp_ctl.scala 524:23] + wire _T_1070 = br0_hashed_wb == 8'h9; // @[ifu_bp_ctl.scala 524:74] + wire _T_1071 = bht_wr_en2[0] & _T_1070; // @[ifu_bp_ctl.scala 524:23] + wire _T_1079 = br0_hashed_wb == 8'ha; // @[ifu_bp_ctl.scala 524:74] + wire _T_1080 = bht_wr_en2[0] & _T_1079; // @[ifu_bp_ctl.scala 524:23] + wire _T_1088 = br0_hashed_wb == 8'hb; // @[ifu_bp_ctl.scala 524:74] + wire _T_1089 = bht_wr_en2[0] & _T_1088; // @[ifu_bp_ctl.scala 524:23] + wire _T_1097 = br0_hashed_wb == 8'hc; // @[ifu_bp_ctl.scala 524:74] + wire _T_1098 = bht_wr_en2[0] & _T_1097; // @[ifu_bp_ctl.scala 524:23] + wire _T_1106 = br0_hashed_wb == 8'hd; // @[ifu_bp_ctl.scala 524:74] + wire _T_1107 = bht_wr_en2[0] & _T_1106; // @[ifu_bp_ctl.scala 524:23] + wire _T_1115 = br0_hashed_wb == 8'he; // @[ifu_bp_ctl.scala 524:74] + wire _T_1116 = bht_wr_en2[0] & _T_1115; // @[ifu_bp_ctl.scala 524:23] + wire _T_1124 = br0_hashed_wb == 8'hf; // @[ifu_bp_ctl.scala 524:74] + wire _T_1125 = bht_wr_en2[0] & _T_1124; // @[ifu_bp_ctl.scala 524:23] + wire _T_1134 = bht_wr_en2[1] & _T_972; // @[ifu_bp_ctl.scala 524:23] + wire _T_1143 = bht_wr_en2[1] & _T_998; // @[ifu_bp_ctl.scala 524:23] + wire _T_1152 = bht_wr_en2[1] & _T_1007; // @[ifu_bp_ctl.scala 524:23] + wire _T_1161 = bht_wr_en2[1] & _T_1016; // @[ifu_bp_ctl.scala 524:23] + wire _T_1170 = bht_wr_en2[1] & _T_1025; // @[ifu_bp_ctl.scala 524:23] + wire _T_1179 = bht_wr_en2[1] & _T_1034; // @[ifu_bp_ctl.scala 524:23] + wire _T_1188 = bht_wr_en2[1] & _T_1043; // @[ifu_bp_ctl.scala 524:23] + wire _T_1197 = bht_wr_en2[1] & _T_1052; // @[ifu_bp_ctl.scala 524:23] + wire _T_1206 = bht_wr_en2[1] & _T_1061; // @[ifu_bp_ctl.scala 524:23] + wire _T_1215 = bht_wr_en2[1] & _T_1070; // @[ifu_bp_ctl.scala 524:23] + wire _T_1224 = bht_wr_en2[1] & _T_1079; // @[ifu_bp_ctl.scala 524:23] + wire _T_1233 = bht_wr_en2[1] & _T_1088; // @[ifu_bp_ctl.scala 524:23] + wire _T_1242 = bht_wr_en2[1] & _T_1097; // @[ifu_bp_ctl.scala 524:23] + wire _T_1251 = bht_wr_en2[1] & _T_1106; // @[ifu_bp_ctl.scala 524:23] + wire _T_1260 = bht_wr_en2[1] & _T_1115; // @[ifu_bp_ctl.scala 524:23] + wire _T_1269 = bht_wr_en2[1] & _T_1124; // @[ifu_bp_ctl.scala 524:23] + wire _T_1278 = bht_wr_en0[0] & _T_967; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_0 = _T_1278 | _T_990; // @[ifu_bp_ctl.scala 532:223] + wire _T_1294 = mp_hashed == 8'h1; // @[ifu_bp_ctl.scala 532:97] + wire _T_1295 = bht_wr_en0[0] & _T_1294; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_1 = _T_1295 | _T_999; // @[ifu_bp_ctl.scala 532:223] + wire _T_1311 = mp_hashed == 8'h2; // @[ifu_bp_ctl.scala 532:97] + wire _T_1312 = bht_wr_en0[0] & _T_1311; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_2 = _T_1312 | _T_1008; // @[ifu_bp_ctl.scala 532:223] + wire _T_1328 = mp_hashed == 8'h3; // @[ifu_bp_ctl.scala 532:97] + wire _T_1329 = bht_wr_en0[0] & _T_1328; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_3 = _T_1329 | _T_1017; // @[ifu_bp_ctl.scala 532:223] + wire _T_1345 = mp_hashed == 8'h4; // @[ifu_bp_ctl.scala 532:97] + wire _T_1346 = bht_wr_en0[0] & _T_1345; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_4 = _T_1346 | _T_1026; // @[ifu_bp_ctl.scala 532:223] + wire _T_1362 = mp_hashed == 8'h5; // @[ifu_bp_ctl.scala 532:97] + wire _T_1363 = bht_wr_en0[0] & _T_1362; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_5 = _T_1363 | _T_1035; // @[ifu_bp_ctl.scala 532:223] + wire _T_1379 = mp_hashed == 8'h6; // @[ifu_bp_ctl.scala 532:97] + wire _T_1380 = bht_wr_en0[0] & _T_1379; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_6 = _T_1380 | _T_1044; // @[ifu_bp_ctl.scala 532:223] + wire _T_1396 = mp_hashed == 8'h7; // @[ifu_bp_ctl.scala 532:97] + wire _T_1397 = bht_wr_en0[0] & _T_1396; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_7 = _T_1397 | _T_1053; // @[ifu_bp_ctl.scala 532:223] + wire _T_1413 = mp_hashed == 8'h8; // @[ifu_bp_ctl.scala 532:97] + wire _T_1414 = bht_wr_en0[0] & _T_1413; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_8 = _T_1414 | _T_1062; // @[ifu_bp_ctl.scala 532:223] + wire _T_1430 = mp_hashed == 8'h9; // @[ifu_bp_ctl.scala 532:97] + wire _T_1431 = bht_wr_en0[0] & _T_1430; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_9 = _T_1431 | _T_1071; // @[ifu_bp_ctl.scala 532:223] + wire _T_1447 = mp_hashed == 8'ha; // @[ifu_bp_ctl.scala 532:97] + wire _T_1448 = bht_wr_en0[0] & _T_1447; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_10 = _T_1448 | _T_1080; // @[ifu_bp_ctl.scala 532:223] + wire _T_1464 = mp_hashed == 8'hb; // @[ifu_bp_ctl.scala 532:97] + wire _T_1465 = bht_wr_en0[0] & _T_1464; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_11 = _T_1465 | _T_1089; // @[ifu_bp_ctl.scala 532:223] + wire _T_1481 = mp_hashed == 8'hc; // @[ifu_bp_ctl.scala 532:97] + wire _T_1482 = bht_wr_en0[0] & _T_1481; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_12 = _T_1482 | _T_1098; // @[ifu_bp_ctl.scala 532:223] + wire _T_1498 = mp_hashed == 8'hd; // @[ifu_bp_ctl.scala 532:97] + wire _T_1499 = bht_wr_en0[0] & _T_1498; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_13 = _T_1499 | _T_1107; // @[ifu_bp_ctl.scala 532:223] + wire _T_1515 = mp_hashed == 8'he; // @[ifu_bp_ctl.scala 532:97] + wire _T_1516 = bht_wr_en0[0] & _T_1515; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_14 = _T_1516 | _T_1116; // @[ifu_bp_ctl.scala 532:223] + wire _T_1532 = mp_hashed == 8'hf; // @[ifu_bp_ctl.scala 532:97] + wire _T_1533 = bht_wr_en0[0] & _T_1532; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_0_0_15 = _T_1533 | _T_1125; // @[ifu_bp_ctl.scala 532:223] + wire _T_1550 = bht_wr_en0[1] & _T_967; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_0 = _T_1550 | _T_1134; // @[ifu_bp_ctl.scala 532:223] + wire _T_1567 = bht_wr_en0[1] & _T_1294; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_1 = _T_1567 | _T_1143; // @[ifu_bp_ctl.scala 532:223] + wire _T_1584 = bht_wr_en0[1] & _T_1311; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_2 = _T_1584 | _T_1152; // @[ifu_bp_ctl.scala 532:223] + wire _T_1601 = bht_wr_en0[1] & _T_1328; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_3 = _T_1601 | _T_1161; // @[ifu_bp_ctl.scala 532:223] + wire _T_1618 = bht_wr_en0[1] & _T_1345; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_4 = _T_1618 | _T_1170; // @[ifu_bp_ctl.scala 532:223] + wire _T_1635 = bht_wr_en0[1] & _T_1362; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_5 = _T_1635 | _T_1179; // @[ifu_bp_ctl.scala 532:223] + wire _T_1652 = bht_wr_en0[1] & _T_1379; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_6 = _T_1652 | _T_1188; // @[ifu_bp_ctl.scala 532:223] + wire _T_1669 = bht_wr_en0[1] & _T_1396; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_7 = _T_1669 | _T_1197; // @[ifu_bp_ctl.scala 532:223] + wire _T_1686 = bht_wr_en0[1] & _T_1413; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_8 = _T_1686 | _T_1206; // @[ifu_bp_ctl.scala 532:223] + wire _T_1703 = bht_wr_en0[1] & _T_1430; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_9 = _T_1703 | _T_1215; // @[ifu_bp_ctl.scala 532:223] + wire _T_1720 = bht_wr_en0[1] & _T_1447; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_10 = _T_1720 | _T_1224; // @[ifu_bp_ctl.scala 532:223] + wire _T_1737 = bht_wr_en0[1] & _T_1464; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_11 = _T_1737 | _T_1233; // @[ifu_bp_ctl.scala 532:223] + wire _T_1754 = bht_wr_en0[1] & _T_1481; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_12 = _T_1754 | _T_1242; // @[ifu_bp_ctl.scala 532:223] + wire _T_1771 = bht_wr_en0[1] & _T_1498; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_13 = _T_1771 | _T_1251; // @[ifu_bp_ctl.scala 532:223] + wire _T_1788 = bht_wr_en0[1] & _T_1515; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_14 = _T_1788 | _T_1260; // @[ifu_bp_ctl.scala 532:223] + wire _T_1805 = bht_wr_en0[1] & _T_1532; // @[ifu_bp_ctl.scala 532:45] + wire bht_bank_sel_1_0_15 = _T_1805 | _T_1269; // @[ifu_bp_ctl.scala 532:223] rvclkhdr rvclkhdr ( // @[lib.scala 399:23] .io_clk(rvclkhdr_io_clk), .io_en(rvclkhdr_io_en) @@ -1157,101 +1307,101 @@ module ifu_bp_ctl( .io_clk(rvclkhdr_42_io_clk), .io_en(rvclkhdr_42_io_en) ); - assign io_ifu_bp_hit_taken_f = _T_229 & _T_230; // @[ifu_bp_ctl.scala 276:25] - assign io_ifu_bp_btb_target_f = 31'h0; // @[ifu_bp_ctl.scala 373:26] - assign io_ifu_bp_inst_mask_f = _T_266 | _T_267; // @[ifu_bp_ctl.scala 300:25] - assign io_ifu_bp_fghr_f = fghr; // @[ifu_bp_ctl.scala 343:20] - assign io_ifu_bp_way_f = tag_match_vway1_expanded_f | _T_152; // @[ifu_bp_ctl.scala 253:19] - assign io_ifu_bp_ret_f = 2'h0; // @[ifu_bp_ctl.scala 349:19] - assign io_ifu_bp_hist1_f = {bht_vbank1_rd_data_f[1],bht_vbank0_rd_data_f[1]}; // @[ifu_bp_ctl.scala 344:21] - assign io_ifu_bp_hist0_f = {bht_vbank1_rd_data_f[0],bht_vbank0_rd_data_f[0]}; // @[ifu_bp_ctl.scala 345:21] - assign io_ifu_bp_pc4_f = 2'h0; // @[ifu_bp_ctl.scala 346:19] - assign io_ifu_bp_valid_f = vwayhit_f & _T_351; // @[ifu_bp_ctl.scala 348:21] - assign io_ifu_bp_poffset_f = 12'h0; // @[ifu_bp_ctl.scala 361:23] + assign io_ifu_bp_hit_taken_f = _T_231 & _T_232; // @[ifu_bp_ctl.scala 277:25] + assign io_ifu_bp_btb_target_f = _T_443 | _T_453; // @[ifu_bp_ctl.scala 375:26] + assign io_ifu_bp_inst_mask_f = _T_268 | _T_269; // @[ifu_bp_ctl.scala 302:25] + assign io_ifu_bp_fghr_f = fghr; // @[ifu_bp_ctl.scala 345:20] + assign io_ifu_bp_way_f = tag_match_vway1_expanded_f | _T_154; // @[ifu_bp_ctl.scala 254:19] + assign io_ifu_bp_ret_f = {_T_288,_T_294}; // @[ifu_bp_ctl.scala 351:19] + assign io_ifu_bp_hist1_f = bht_force_taken_f | _T_273; // @[ifu_bp_ctl.scala 346:21] + assign io_ifu_bp_hist0_f = {bht_vbank1_rd_data_f[0],bht_vbank0_rd_data_f[0]}; // @[ifu_bp_ctl.scala 347:21] + assign io_ifu_bp_pc4_f = {_T_279,_T_282}; // @[ifu_bp_ctl.scala 348:19] + assign io_ifu_bp_valid_f = vwayhit_f & _T_353; // @[ifu_bp_ctl.scala 350:21] + assign io_ifu_bp_poffset_f = btb_sel_data_f[15:4]; // @[ifu_bp_ctl.scala 363:23] assign io_ifu_bp_fa_index_f_0 = 4'h0; // @[ifu_bp_ctl.scala 35:24] assign io_ifu_bp_fa_index_f_1 = 4'h0; // @[ifu_bp_ctl.scala 35:24] assign rvclkhdr_io_clk = clock; // @[lib.scala 401:18] assign rvclkhdr_io_en = io_ifc_fetch_req_f | exu_mp_valid; // @[lib.scala 402:17] assign rvclkhdr_1_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_1_io_en = 1'h0; // @[lib.scala 402:17] + assign rvclkhdr_1_io_en = ~rs_hold; // @[lib.scala 402:17] assign rvclkhdr_2_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_2_io_en = 1'h0; // @[lib.scala 402:17] + assign rvclkhdr_2_io_en = rs_push | rs_pop; // @[lib.scala 402:17] assign rvclkhdr_3_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_3_io_en = 1'h0; // @[lib.scala 402:17] + assign rvclkhdr_3_io_en = rs_push | rs_pop; // @[lib.scala 402:17] assign rvclkhdr_4_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_4_io_en = 1'h0; // @[lib.scala 402:17] + assign rvclkhdr_4_io_en = rs_push | rs_pop; // @[lib.scala 402:17] assign rvclkhdr_5_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_5_io_en = 1'h0; // @[lib.scala 402:17] + assign rvclkhdr_5_io_en = rs_push | rs_pop; // @[lib.scala 402:17] assign rvclkhdr_6_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_6_io_en = 1'h0; // @[lib.scala 402:17] + assign rvclkhdr_6_io_en = rs_push | rs_pop; // @[lib.scala 402:17] assign rvclkhdr_7_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_7_io_en = 1'h0; // @[lib.scala 402:17] + assign rvclkhdr_7_io_en = rs_push | rs_pop; // @[lib.scala 402:17] assign rvclkhdr_8_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_8_io_en = 1'h0; // @[lib.scala 402:17] + assign rvclkhdr_8_io_en = _T_494 & io_ifu_bp_hit_taken_f; // @[lib.scala 402:17] assign rvclkhdr_9_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_9_io_en = _T_611 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_9_io_en = _T_613 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_10_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_10_io_en = _T_614 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_10_io_en = _T_616 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_11_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_11_io_en = _T_617 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_11_io_en = _T_619 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_12_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_12_io_en = _T_620 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_12_io_en = _T_622 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_13_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_13_io_en = _T_623 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_13_io_en = _T_625 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_14_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_14_io_en = _T_626 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_14_io_en = _T_628 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_15_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_15_io_en = _T_629 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_15_io_en = _T_631 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_16_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_16_io_en = _T_632 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_16_io_en = _T_634 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_17_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_17_io_en = _T_635 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_17_io_en = _T_637 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_18_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_18_io_en = _T_638 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_18_io_en = _T_640 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_19_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_19_io_en = _T_641 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_19_io_en = _T_643 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_20_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_20_io_en = _T_644 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_20_io_en = _T_646 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_21_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_21_io_en = _T_647 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_21_io_en = _T_649 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_22_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_22_io_en = _T_650 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_22_io_en = _T_652 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_23_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_23_io_en = _T_653 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_23_io_en = _T_655 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_24_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_24_io_en = _T_656 & btb_wr_en_way0; // @[lib.scala 402:17] + assign rvclkhdr_24_io_en = _T_658 & btb_wr_en_way0; // @[lib.scala 402:17] assign rvclkhdr_25_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_25_io_en = _T_611 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_25_io_en = _T_613 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_26_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_26_io_en = _T_614 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_26_io_en = _T_616 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_27_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_27_io_en = _T_617 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_27_io_en = _T_619 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_28_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_28_io_en = _T_620 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_28_io_en = _T_622 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_29_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_29_io_en = _T_623 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_29_io_en = _T_625 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_30_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_30_io_en = _T_626 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_30_io_en = _T_628 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_31_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_31_io_en = _T_629 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_31_io_en = _T_631 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_32_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_32_io_en = _T_632 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_32_io_en = _T_634 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_33_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_33_io_en = _T_635 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_33_io_en = _T_637 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_34_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_34_io_en = _T_638 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_34_io_en = _T_640 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_35_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_35_io_en = _T_641 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_35_io_en = _T_643 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_36_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_36_io_en = _T_644 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_36_io_en = _T_646 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_37_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_37_io_en = _T_647 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_37_io_en = _T_649 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_38_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_38_io_en = _T_650 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_38_io_en = _T_652 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_39_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_39_io_en = _T_653 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_39_io_en = _T_655 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_40_io_clk = clock; // @[lib.scala 401:18] - assign rvclkhdr_40_io_en = _T_656 & btb_wr_en_way1; // @[lib.scala 402:17] + assign rvclkhdr_40_io_en = _T_658 & btb_wr_en_way1; // @[lib.scala 402:17] assign rvclkhdr_41_io_clk = clock; // @[lib.scala 344:17] assign rvclkhdr_41_io_en = bht_wr_en0[0] | bht_wr_en2[0]; // @[lib.scala 345:16] assign rvclkhdr_42_io_clk = clock; // @[lib.scala 344:17] @@ -1294,145 +1444,259 @@ initial begin _RAND_0 = {1{`RANDOM}}; leak_one_f_d1 = _RAND_0[0:0]; _RAND_1 = {1{`RANDOM}}; - fghr = _RAND_1[7:0]; + btb_bank0_rd_data_way0_out_0 = _RAND_1[21:0]; _RAND_2 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_0 = _RAND_2[1:0]; + btb_bank0_rd_data_way0_out_1 = _RAND_2[21:0]; _RAND_3 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_1 = _RAND_3[1:0]; + btb_bank0_rd_data_way0_out_2 = _RAND_3[21:0]; _RAND_4 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_2 = _RAND_4[1:0]; + btb_bank0_rd_data_way0_out_3 = _RAND_4[21:0]; _RAND_5 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_3 = _RAND_5[1:0]; + btb_bank0_rd_data_way0_out_4 = _RAND_5[21:0]; _RAND_6 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_4 = _RAND_6[1:0]; + btb_bank0_rd_data_way0_out_5 = _RAND_6[21:0]; _RAND_7 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_5 = _RAND_7[1:0]; + btb_bank0_rd_data_way0_out_6 = _RAND_7[21:0]; _RAND_8 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_6 = _RAND_8[1:0]; + btb_bank0_rd_data_way0_out_7 = _RAND_8[21:0]; _RAND_9 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_7 = _RAND_9[1:0]; + btb_bank0_rd_data_way0_out_8 = _RAND_9[21:0]; _RAND_10 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_8 = _RAND_10[1:0]; + btb_bank0_rd_data_way0_out_9 = _RAND_10[21:0]; _RAND_11 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_9 = _RAND_11[1:0]; + btb_bank0_rd_data_way0_out_10 = _RAND_11[21:0]; _RAND_12 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_10 = _RAND_12[1:0]; + btb_bank0_rd_data_way0_out_11 = _RAND_12[21:0]; _RAND_13 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_11 = _RAND_13[1:0]; + btb_bank0_rd_data_way0_out_12 = _RAND_13[21:0]; _RAND_14 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_12 = _RAND_14[1:0]; + btb_bank0_rd_data_way0_out_13 = _RAND_14[21:0]; _RAND_15 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_13 = _RAND_15[1:0]; + btb_bank0_rd_data_way0_out_14 = _RAND_15[21:0]; _RAND_16 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_14 = _RAND_16[1:0]; + btb_bank0_rd_data_way0_out_15 = _RAND_16[21:0]; _RAND_17 = {1{`RANDOM}}; - bht_bank_rd_data_out_1_15 = _RAND_17[1:0]; + btb_bank0_rd_data_way1_out_0 = _RAND_17[21:0]; _RAND_18 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_0 = _RAND_18[1:0]; + btb_bank0_rd_data_way1_out_1 = _RAND_18[21:0]; _RAND_19 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_1 = _RAND_19[1:0]; + btb_bank0_rd_data_way1_out_2 = _RAND_19[21:0]; _RAND_20 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_2 = _RAND_20[1:0]; + btb_bank0_rd_data_way1_out_3 = _RAND_20[21:0]; _RAND_21 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_3 = _RAND_21[1:0]; + btb_bank0_rd_data_way1_out_4 = _RAND_21[21:0]; _RAND_22 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_4 = _RAND_22[1:0]; + btb_bank0_rd_data_way1_out_5 = _RAND_22[21:0]; _RAND_23 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_5 = _RAND_23[1:0]; + btb_bank0_rd_data_way1_out_6 = _RAND_23[21:0]; _RAND_24 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_6 = _RAND_24[1:0]; + btb_bank0_rd_data_way1_out_7 = _RAND_24[21:0]; _RAND_25 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_7 = _RAND_25[1:0]; + btb_bank0_rd_data_way1_out_8 = _RAND_25[21:0]; _RAND_26 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_8 = _RAND_26[1:0]; + btb_bank0_rd_data_way1_out_9 = _RAND_26[21:0]; _RAND_27 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_9 = _RAND_27[1:0]; + btb_bank0_rd_data_way1_out_10 = _RAND_27[21:0]; _RAND_28 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_10 = _RAND_28[1:0]; + btb_bank0_rd_data_way1_out_11 = _RAND_28[21:0]; _RAND_29 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_11 = _RAND_29[1:0]; + btb_bank0_rd_data_way1_out_12 = _RAND_29[21:0]; _RAND_30 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_12 = _RAND_30[1:0]; + btb_bank0_rd_data_way1_out_13 = _RAND_30[21:0]; _RAND_31 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_13 = _RAND_31[1:0]; + btb_bank0_rd_data_way1_out_14 = _RAND_31[21:0]; _RAND_32 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_14 = _RAND_32[1:0]; + btb_bank0_rd_data_way1_out_15 = _RAND_32[21:0]; _RAND_33 = {1{`RANDOM}}; - bht_bank_rd_data_out_0_15 = _RAND_33[1:0]; + fghr = _RAND_33[7:0]; _RAND_34 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_0 = _RAND_34[21:0]; + bht_bank_rd_data_out_1_0 = _RAND_34[1:0]; _RAND_35 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_1 = _RAND_35[21:0]; + bht_bank_rd_data_out_1_1 = _RAND_35[1:0]; _RAND_36 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_2 = _RAND_36[21:0]; + bht_bank_rd_data_out_1_2 = _RAND_36[1:0]; _RAND_37 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_3 = _RAND_37[21:0]; + bht_bank_rd_data_out_1_3 = _RAND_37[1:0]; _RAND_38 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_4 = _RAND_38[21:0]; + bht_bank_rd_data_out_1_4 = _RAND_38[1:0]; _RAND_39 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_5 = _RAND_39[21:0]; + bht_bank_rd_data_out_1_5 = _RAND_39[1:0]; _RAND_40 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_6 = _RAND_40[21:0]; + bht_bank_rd_data_out_1_6 = _RAND_40[1:0]; _RAND_41 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_7 = _RAND_41[21:0]; + bht_bank_rd_data_out_1_7 = _RAND_41[1:0]; _RAND_42 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_8 = _RAND_42[21:0]; + bht_bank_rd_data_out_1_8 = _RAND_42[1:0]; _RAND_43 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_9 = _RAND_43[21:0]; + bht_bank_rd_data_out_1_9 = _RAND_43[1:0]; _RAND_44 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_10 = _RAND_44[21:0]; + bht_bank_rd_data_out_1_10 = _RAND_44[1:0]; _RAND_45 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_11 = _RAND_45[21:0]; + bht_bank_rd_data_out_1_11 = _RAND_45[1:0]; _RAND_46 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_12 = _RAND_46[21:0]; + bht_bank_rd_data_out_1_12 = _RAND_46[1:0]; _RAND_47 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_13 = _RAND_47[21:0]; + bht_bank_rd_data_out_1_13 = _RAND_47[1:0]; _RAND_48 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_14 = _RAND_48[21:0]; + bht_bank_rd_data_out_1_14 = _RAND_48[1:0]; _RAND_49 = {1{`RANDOM}}; - btb_bank0_rd_data_way0_out_15 = _RAND_49[21:0]; + bht_bank_rd_data_out_1_15 = _RAND_49[1:0]; _RAND_50 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_0 = _RAND_50[21:0]; + bht_bank_rd_data_out_0_0 = _RAND_50[1:0]; _RAND_51 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_1 = _RAND_51[21:0]; + bht_bank_rd_data_out_0_1 = _RAND_51[1:0]; _RAND_52 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_2 = _RAND_52[21:0]; + bht_bank_rd_data_out_0_2 = _RAND_52[1:0]; _RAND_53 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_3 = _RAND_53[21:0]; + bht_bank_rd_data_out_0_3 = _RAND_53[1:0]; _RAND_54 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_4 = _RAND_54[21:0]; + bht_bank_rd_data_out_0_4 = _RAND_54[1:0]; _RAND_55 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_5 = _RAND_55[21:0]; + bht_bank_rd_data_out_0_5 = _RAND_55[1:0]; _RAND_56 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_6 = _RAND_56[21:0]; + bht_bank_rd_data_out_0_6 = _RAND_56[1:0]; _RAND_57 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_7 = _RAND_57[21:0]; + bht_bank_rd_data_out_0_7 = _RAND_57[1:0]; _RAND_58 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_8 = _RAND_58[21:0]; + bht_bank_rd_data_out_0_8 = _RAND_58[1:0]; _RAND_59 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_9 = _RAND_59[21:0]; + bht_bank_rd_data_out_0_9 = _RAND_59[1:0]; _RAND_60 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_10 = _RAND_60[21:0]; + bht_bank_rd_data_out_0_10 = _RAND_60[1:0]; _RAND_61 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_11 = _RAND_61[21:0]; + bht_bank_rd_data_out_0_11 = _RAND_61[1:0]; _RAND_62 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_12 = _RAND_62[21:0]; + bht_bank_rd_data_out_0_12 = _RAND_62[1:0]; _RAND_63 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_13 = _RAND_63[21:0]; + bht_bank_rd_data_out_0_13 = _RAND_63[1:0]; _RAND_64 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_14 = _RAND_64[21:0]; + bht_bank_rd_data_out_0_14 = _RAND_64[1:0]; _RAND_65 = {1{`RANDOM}}; - btb_bank0_rd_data_way1_out_15 = _RAND_65[21:0]; + bht_bank_rd_data_out_0_15 = _RAND_65[1:0]; _RAND_66 = {1{`RANDOM}}; exu_mp_way_f = _RAND_66[0:0]; _RAND_67 = {8{`RANDOM}}; - _T_208 = _RAND_67[255:0]; + _T_210 = _RAND_67[255:0]; _RAND_68 = {1{`RANDOM}}; exu_flush_final_d1 = _RAND_68[0:0]; + _RAND_69 = {1{`RANDOM}}; + ifc_fetch_adder_prior = _RAND_69[29:0]; + _RAND_70 = {1{`RANDOM}}; + rets_out_0 = _RAND_70[31:0]; + _RAND_71 = {1{`RANDOM}}; + rets_out_1 = _RAND_71[31:0]; + _RAND_72 = {1{`RANDOM}}; + rets_out_2 = _RAND_72[31:0]; + _RAND_73 = {1{`RANDOM}}; + rets_out_3 = _RAND_73[31:0]; + _RAND_74 = {1{`RANDOM}}; + rets_out_4 = _RAND_74[31:0]; + _RAND_75 = {1{`RANDOM}}; + rets_out_5 = _RAND_75[31:0]; + _RAND_76 = {1{`RANDOM}}; + rets_out_6 = _RAND_76[31:0]; + _RAND_77 = {1{`RANDOM}}; + rets_out_7 = _RAND_77[31:0]; `endif // RANDOMIZE_REG_INIT if (reset) begin leak_one_f_d1 = 1'h0; end + if (reset) begin + btb_bank0_rd_data_way0_out_0 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_1 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_2 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_3 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_4 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_5 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_6 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_7 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_8 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_9 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_10 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_11 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_12 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_13 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_14 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way0_out_15 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_0 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_1 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_2 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_3 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_4 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_5 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_6 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_7 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_8 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_9 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_10 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_11 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_12 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_13 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_14 = 22'h0; + end + if (reset) begin + btb_bank0_rd_data_way1_out_15 = 22'h0; + end if (reset) begin fghr = 8'h0; end @@ -1532,111 +1796,42 @@ initial begin if (reset) begin bht_bank_rd_data_out_0_15 = 2'h0; end - if (reset) begin - btb_bank0_rd_data_way0_out_0 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_1 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_2 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_3 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_4 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_5 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_6 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_7 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_8 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_9 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_10 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_11 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_12 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_13 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_14 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way0_out_15 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_0 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_1 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_2 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_3 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_4 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_5 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_6 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_7 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_8 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_9 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_10 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_11 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_12 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_13 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_14 = 22'h0; - end - if (reset) begin - btb_bank0_rd_data_way1_out_15 = 22'h0; - end if (reset) begin exu_mp_way_f = 1'h0; end if (reset) begin - _T_208 = 256'h0; + _T_210 = 256'h0; end if (reset) begin exu_flush_final_d1 = 1'h0; end + if (reset) begin + ifc_fetch_adder_prior = 30'h0; + end + if (reset) begin + rets_out_0 = 32'h0; + end + if (reset) begin + rets_out_1 = 32'h0; + end + if (reset) begin + rets_out_2 = 32'h0; + end + if (reset) begin + rets_out_3 = 32'h0; + end + if (reset) begin + rets_out_4 = 32'h0; + end + if (reset) begin + rets_out_5 = 32'h0; + end + if (reset) begin + rets_out_6 = 32'h0; + end + if (reset) begin + rets_out_7 = 32'h0; + end `endif // RANDOMIZE end // initial `ifdef FIRRTL_AFTER_INITIAL @@ -1646,14 +1841,238 @@ end // initial always @(posedge clock or posedge reset) begin if (reset) begin leak_one_f_d1 <= 1'h0; - end else if (_T_335) begin + end else if (_T_337) begin leak_one_f_d1 <= leak_one_f; end end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_0 <= 22'h0; + end else if (_T_614) begin + btb_bank0_rd_data_way0_out_0 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_1 <= 22'h0; + end else if (_T_617) begin + btb_bank0_rd_data_way0_out_1 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_2 <= 22'h0; + end else if (_T_620) begin + btb_bank0_rd_data_way0_out_2 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_3 <= 22'h0; + end else if (_T_623) begin + btb_bank0_rd_data_way0_out_3 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_4 <= 22'h0; + end else if (_T_626) begin + btb_bank0_rd_data_way0_out_4 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_5 <= 22'h0; + end else if (_T_629) begin + btb_bank0_rd_data_way0_out_5 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_6 <= 22'h0; + end else if (_T_632) begin + btb_bank0_rd_data_way0_out_6 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_7 <= 22'h0; + end else if (_T_635) begin + btb_bank0_rd_data_way0_out_7 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_8 <= 22'h0; + end else if (_T_638) begin + btb_bank0_rd_data_way0_out_8 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_9 <= 22'h0; + end else if (_T_641) begin + btb_bank0_rd_data_way0_out_9 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_10 <= 22'h0; + end else if (_T_644) begin + btb_bank0_rd_data_way0_out_10 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_11 <= 22'h0; + end else if (_T_647) begin + btb_bank0_rd_data_way0_out_11 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_12 <= 22'h0; + end else if (_T_650) begin + btb_bank0_rd_data_way0_out_12 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_13 <= 22'h0; + end else if (_T_653) begin + btb_bank0_rd_data_way0_out_13 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_14 <= 22'h0; + end else if (_T_656) begin + btb_bank0_rd_data_way0_out_14 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way0_out_15 <= 22'h0; + end else if (_T_659) begin + btb_bank0_rd_data_way0_out_15 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_0 <= 22'h0; + end else if (_T_662) begin + btb_bank0_rd_data_way1_out_0 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_1 <= 22'h0; + end else if (_T_665) begin + btb_bank0_rd_data_way1_out_1 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_2 <= 22'h0; + end else if (_T_668) begin + btb_bank0_rd_data_way1_out_2 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_3 <= 22'h0; + end else if (_T_671) begin + btb_bank0_rd_data_way1_out_3 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_4 <= 22'h0; + end else if (_T_674) begin + btb_bank0_rd_data_way1_out_4 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_5 <= 22'h0; + end else if (_T_677) begin + btb_bank0_rd_data_way1_out_5 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_6 <= 22'h0; + end else if (_T_680) begin + btb_bank0_rd_data_way1_out_6 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_7 <= 22'h0; + end else if (_T_683) begin + btb_bank0_rd_data_way1_out_7 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_8 <= 22'h0; + end else if (_T_686) begin + btb_bank0_rd_data_way1_out_8 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_9 <= 22'h0; + end else if (_T_689) begin + btb_bank0_rd_data_way1_out_9 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_10 <= 22'h0; + end else if (_T_692) begin + btb_bank0_rd_data_way1_out_10 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_11 <= 22'h0; + end else if (_T_695) begin + btb_bank0_rd_data_way1_out_11 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_12 <= 22'h0; + end else if (_T_698) begin + btb_bank0_rd_data_way1_out_12 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_13 <= 22'h0; + end else if (_T_701) begin + btb_bank0_rd_data_way1_out_13 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_14 <= 22'h0; + end else if (_T_704) begin + btb_bank0_rd_data_way1_out_14 <= btb_wr_data; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + btb_bank0_rd_data_way1_out_15 <= 22'h0; + end else if (_T_707) begin + btb_bank0_rd_data_way1_out_15 <= btb_wr_data; + end + end always @(posedge clock or posedge reset) begin if (reset) begin fghr <= 8'h0; - end else if (_T_347) begin + end else if (_T_349) begin fghr <= fghr_ns; end end @@ -1881,249 +2300,88 @@ end // initial bht_bank_rd_data_out_0_15 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_0 <= 22'h0; - end else if (_T_612) begin - btb_bank0_rd_data_way0_out_0 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_1 <= 22'h0; - end else if (_T_615) begin - btb_bank0_rd_data_way0_out_1 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_2 <= 22'h0; - end else if (_T_618) begin - btb_bank0_rd_data_way0_out_2 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_3 <= 22'h0; - end else if (_T_621) begin - btb_bank0_rd_data_way0_out_3 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_4 <= 22'h0; - end else if (_T_624) begin - btb_bank0_rd_data_way0_out_4 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_5 <= 22'h0; - end else if (_T_627) begin - btb_bank0_rd_data_way0_out_5 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_6 <= 22'h0; - end else if (_T_630) begin - btb_bank0_rd_data_way0_out_6 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_7 <= 22'h0; - end else if (_T_633) begin - btb_bank0_rd_data_way0_out_7 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_8 <= 22'h0; - end else if (_T_636) begin - btb_bank0_rd_data_way0_out_8 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_9 <= 22'h0; - end else if (_T_639) begin - btb_bank0_rd_data_way0_out_9 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_10 <= 22'h0; - end else if (_T_642) begin - btb_bank0_rd_data_way0_out_10 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_11 <= 22'h0; - end else if (_T_645) begin - btb_bank0_rd_data_way0_out_11 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_12 <= 22'h0; - end else if (_T_648) begin - btb_bank0_rd_data_way0_out_12 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_13 <= 22'h0; - end else if (_T_651) begin - btb_bank0_rd_data_way0_out_13 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_14 <= 22'h0; - end else if (_T_654) begin - btb_bank0_rd_data_way0_out_14 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way0_out_15 <= 22'h0; - end else if (_T_657) begin - btb_bank0_rd_data_way0_out_15 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_0 <= 22'h0; - end else if (_T_660) begin - btb_bank0_rd_data_way1_out_0 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_1 <= 22'h0; - end else if (_T_663) begin - btb_bank0_rd_data_way1_out_1 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_2 <= 22'h0; - end else if (_T_666) begin - btb_bank0_rd_data_way1_out_2 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_3 <= 22'h0; - end else if (_T_669) begin - btb_bank0_rd_data_way1_out_3 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_4 <= 22'h0; - end else if (_T_672) begin - btb_bank0_rd_data_way1_out_4 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_5 <= 22'h0; - end else if (_T_675) begin - btb_bank0_rd_data_way1_out_5 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_6 <= 22'h0; - end else if (_T_678) begin - btb_bank0_rd_data_way1_out_6 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_7 <= 22'h0; - end else if (_T_681) begin - btb_bank0_rd_data_way1_out_7 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_8 <= 22'h0; - end else if (_T_684) begin - btb_bank0_rd_data_way1_out_8 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_9 <= 22'h0; - end else if (_T_687) begin - btb_bank0_rd_data_way1_out_9 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_10 <= 22'h0; - end else if (_T_690) begin - btb_bank0_rd_data_way1_out_10 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_11 <= 22'h0; - end else if (_T_693) begin - btb_bank0_rd_data_way1_out_11 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_12 <= 22'h0; - end else if (_T_696) begin - btb_bank0_rd_data_way1_out_12 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_13 <= 22'h0; - end else if (_T_699) begin - btb_bank0_rd_data_way1_out_13 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_14 <= 22'h0; - end else if (_T_702) begin - btb_bank0_rd_data_way1_out_14 <= btb_wr_data; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - btb_bank0_rd_data_way1_out_15 <= 22'h0; - end else if (_T_705) begin - btb_bank0_rd_data_way1_out_15 <= btb_wr_data; - end - end always @(posedge clock or posedge reset) begin if (reset) begin exu_mp_way_f <= 1'h0; - end else if (_T_339) begin + end else if (_T_341) begin exu_mp_way_f <= io_exu_bp_exu_mp_pkt_bits_way; end end always @(posedge clock or posedge reset) begin if (reset) begin - _T_208 <= 256'h0; - end else if (_T_206) begin - _T_208 <= btb_lru_b0_ns; + _T_210 <= 256'h0; + end else if (_T_208) begin + _T_210 <= btb_lru_b0_ns; end end always @(posedge clock or posedge reset) begin if (reset) begin exu_flush_final_d1 <= 1'h0; - end else if (_T_343) begin + end else if (_T_345) begin exu_flush_final_d1 <= io_exu_flush_final; end end + always @(posedge clock or posedge reset) begin + if (reset) begin + ifc_fetch_adder_prior <= 30'h0; + end else if (_T_385) begin + ifc_fetch_adder_prior <= io_ifc_fetch_addr_f[30:1]; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + rets_out_0 <= 32'h0; + end else if (rsenable_0) begin + rets_out_0 <= rets_in_0; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + rets_out_1 <= 32'h0; + end else if (rsenable_1) begin + rets_out_1 <= rets_in_1; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + rets_out_2 <= 32'h0; + end else if (rsenable_1) begin + rets_out_2 <= rets_in_2; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + rets_out_3 <= 32'h0; + end else if (rsenable_1) begin + rets_out_3 <= rets_in_3; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + rets_out_4 <= 32'h0; + end else if (rsenable_1) begin + rets_out_4 <= rets_in_4; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + rets_out_5 <= 32'h0; + end else if (rsenable_1) begin + rets_out_5 <= rets_in_5; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + rets_out_6 <= 32'h0; + end else if (rsenable_1) begin + rets_out_6 <= rets_in_6; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + rets_out_7 <= 32'h0; + end else if (rs_push) begin + rets_out_7 <= rets_out_6; + end + end endmodule diff --git a/src/main/scala/ifu/ifu_bp_ctl.scala b/src/main/scala/ifu/ifu_bp_ctl.scala index 5f360ad2..993f62e1 100644 --- a/src/main/scala/ifu/ifu_bp_ctl.scala +++ b/src/main/scala/ifu/ifu_bp_ctl.scala @@ -186,9 +186,9 @@ if(!BTB_FULLYA) { // Making virtual banks, made from pc-bit(1) if it comes from a multiple of 4 we get the lower half of the bank // and the upper half of the bank-0 in vbank 1 - val btb_vbank0_rd_data_f = Mux1H(Seq(!io.ifc_fetch_addr_f(0) -> btb_bank0e_rd_data_f, + btb_vbank0_rd_data_f := Mux1H(Seq(!io.ifc_fetch_addr_f(0) -> btb_bank0e_rd_data_f, io.ifc_fetch_addr_f(0) -> btb_bank0o_rd_data_f)) - val btb_vbank1_rd_data_f = Mux1H(Seq(!io.ifc_fetch_addr_f(0) -> btb_bank0o_rd_data_f, + btb_vbank1_rd_data_f := Mux1H(Seq(!io.ifc_fetch_addr_f(0) -> btb_bank0o_rd_data_f, io.ifc_fetch_addr_f(0) -> btb_bank0e_rd_data_p1_f)) way_raw := tag_match_vway1_expanded_f | (~vwayhit_f & btb_vlru_rd_f) @@ -250,6 +250,7 @@ if(!BTB_FULLYA) { btb_lru_b0_f := rvdffe(btb_lru_b0_ns, (io.ifc_fetch_req_f|exu_mp_valid).asBool, clock, io.scan_mode) } + io.ifu_bp_way_f := way_raw // update the lru //io.test := btb_lru_b0_ns @@ -292,6 +293,7 @@ if(!BTB_FULLYA) { val bht_vbank1_rd_data_f = Mux1H(Seq(!io.ifc_fetch_addr_f(0).asBool->bht_bank1_rd_data_f, io.ifc_fetch_addr_f(0).asBool->bht_bank0_rd_data_p1_f)) + // Direction containing data of both banks direction bht_dir_f := Cat((bht_force_taken_f(1) | bht_vbank1_rd_data_f(1)) & bht_valid_f(1), (bht_force_taken_f(0) | bht_vbank0_rd_data_f(1)) & bht_valid_f(0)) @@ -439,9 +441,6 @@ if(!BTB_FULLYA) { vwayhit_f := Mux1H(Seq(!io.ifc_fetch_addr_f(0).asBool->wayhit_f, io.ifc_fetch_addr_f(0).asBool->Cat(wayhit_p1_f(0), wayhit_f(1)))) & Cat(eoc_mask, 1.U(1.W)) - - // vwayhit_f := (Fill(2,io.ifc_fetch_addr_f(0)) & wayhit_f(1,0)) | ((Fill(2,io.ifc_fetch_addr_f(1)) & Cat(wayhit_p1_f(0),wayhit_f(1))) & Cat(eoc_mask,1.U)) - val btb_bank0_rd_data_way0_out = (0 until LRU_SIZE).map(i => rvdffe(btb_wr_data, ((btb_wr_addr === i.U) & btb_wr_en_way0).asBool, clock, io.scan_mode)) val btb_bank0_rd_data_way1_out = (0 until LRU_SIZE).map(i => rvdffe(btb_wr_data, ((btb_wr_addr === i.U) & btb_wr_en_way1).asBool, clock, io.scan_mode)) diff --git a/target/scala-2.12/classes/ifu/bp_MAIN$.class b/target/scala-2.12/classes/ifu/bp_MAIN$.class index edbc0d29e1e4e8225f20be15f5c13266d0b7573d..311d4288a1c4b040e83f03b7ce4ca2830f18e410 100644 GIT binary patch delta 99 zcmbO#H&t%KEiOi-$+x*|f#iK2@yQ010AZYv<`47UxCkUC^010AZYv<`47UxCkUC^0hH6=+;JrNL*CoZyf$yz+u3vTLc_8JhFy~n4kP1i z6Lf^>ju_Zbx>4ee8Q5@zJ8mH3l~$91r7PIS29~98pBPA$()y`^OjWqk1~NtAK3{S4 zU|PyKolv7YZy=Ku@C!=pa!NAV7U!0g$$t#Gi^AWM%q2?f$CPGNj4v3QlUtdQlbfy4 zU7^G=FSk59za{+DilRfJ_zfja+4%)!xy7BrCzKZyhbI&i7q=C3*H>&f}VFCIT3V^oAj_q~DTD82X*b|iE{X--yoZpOr{;)0xvJdN&W1Y~w@ z*7|jY!(q3oJCrz#Dj$`hpc(lk#W@+&{hAzzP-4*1*OnoW{UP6;5YhWeR67u!#z1Z(x%Y&S+rM70$^(`>D=gcIaJ( zP$D3ztg$)C2ECgcmfl@MHW^5T9Jaodfo!sULz49}u$hX!kA_rhNR5G1D>7{~WV436 zqap8V$QA=xvuDwf1V6fH#f2Ly>7f;)Z?0UCchi1__SSq#_bk69dei4Cwm)A<*^2lV zE2(d{<&^craolE|t^Qa5DGzLOB+u>yqKewH(0?GS;ma7gKNAaxVu=(TzYDW)ozgyIc zf4EcTBX-dD0A1cem+`MYKs3MZMDH){KsLvHNaxU_Jn1$xm+hwZ;3GrOD`PEf4L+il zx^u7HG=TG6v=e{yA=1^qmJX#Scy%oe0y)1Qe&TjfAMj@Bp?p)VA{fBk_8?-)=j@^B zAm8qxD?pw#V#00NOFL29Rri=Tf4mpoY?XW>Nosy?Kl*CRdws2hrRIfo)LoL;M}t(h z#!#MggL?B%_fZFaWiR#Pf9^vRuKVa79^t|CHq6$MEaA0BXj|w!ucJO%TWVwib3|GL z>S+~KDYK|Z{dlD-(~vM4Rit3^EVXYbdctw zVV4u~e)BqFTYC_JxLBoQ>|vO3F=i=FUAW^R1mnV!4j~v9N75kS-g1tl$CJ&WKxu4q zu2il@C#$ZyN?q*)u&I--%B1{YKhoyPmwR9$jyZ&|{g2SjYF9_HtJyBvBZDw-Qnnd$ z;X98YkuFBh)%Da%>q2)kSJi8PpB` z!dmeM#~>_9!c`!cB3aajXB@{Y^O2m%>q+3-k5gX&r;pPto_?GT;!{uH@w4MJoS!;@ z-uN0*uKj>ikf`9)94Rh5~i}*ORcnNR+L>9-m!0L!6 zviPniG|Z@1S;WVq@k{fpD-+A4tm|#WGOMhYi{;X+%QK9_V5$!bHN#ZmIR1Pa74?xZ z6T}I!iohM8V#-~AN(ULnTg&NVuv?`5Nj>Qq*$s3m#0ptQ%j+ebLx196Tl^>Ht)8#? z6F~W2^yh#l!F9sNB04Wb#!L~X$O?Ai6sx$Vic|TlziE*;O`Ik-JBZV)nx~7?x$QIB zA-PJdlA9gHDy!xh;*2`sr=v*wF--uH@R?r2-sT3Vvx6nAWgcnKA<^G`z*q0YhgPn$G=g}0B3!>X5o5^aEr9q%a&av z%Yn_p2atS!X+FBE^g(Jqm9k+ByYFSnB6$gAdWWDEMx0Qr1gV@*e&As7b3AG^wg|{+ z^&dziW6Xy-azDnLW9Eu;<4JaL{fdS%L-JBuhfSoh4;7|0_Zz*covX24PF zsAir<-3xg_%opd&Cc}Am#yt2{#_S=1^3sd1bz_b=%?C-kt$688YG7!JSFtwQH^et& ztw`P|ZJaYy%mtE}(nJe{%uy9<=jmz`n+LRM!tWL~U{QR;xtc{tnK`9qL-|5A(>v>q zBI+*IQHxTXt(Au8mJKM9y!cHmvr~!2Sfz>>?#m3kgAH?WIP0vBX`UH}<@v==+AwFn z)P}|2aR1bX4WzBPt1XKa7m17Hj`S24S!HywxLDeo+;}&Ey~IDUMb_G2tUUQWTh>bZ zrue3;(}xeUMR)zB!YWARk3}ih2lEBiTf0N}VLcO94=chfNk8e&x-_5+{_G4^Sa4Uq~$6q{OW}s}D5q zsj4Z zT6Eq#6K@H$D|fJGK@MkI>=w}$T`ZNBy3x(Ls%V5OkI*rD=I_|jeXOyyRImFu!F$Wa z7R#lroR{j5npmau3#73;(ob4}l5~p|h=w3k^YRLeHTL3;_AJn`Wwdc-SN~eqaaOM4 z%&y{^TuIU`T%p0@Dh{s9T{CcZN7hEw6K>??@VX-+?`e!|n!-ILd!Br!BlBq-0a3@4Vz<6KxOw{d0;yvBw3@y|oB6k?rOFWO%c z4^s7qr<%X;rufW>X`F0wT8vbGDbB+f%sbntz%?!`iVjfJ2DDI9w^SQoR%>)&-NZHG z8hHYjh-<8t##(VLcXmabFZ02!tRGF3rl1$!=gQjRUZs~iYa^}`*U5@=#C2AR>&5j_ zk?W>PGKTY8?U}E3gSbJKo5yY3SUcbeQgVIxMmH>#BahZnE-KEmm8vU##;Qu|}3#%!}ReYW6k5x=L>0Fxkpsvb96V zMat(2m~g8&lBGAwcqHJ02MeQvITcx3@g4CU+0PpB9jkcW72oBJBJ&7yY`IbC{>E&R zUMU`9)4BwHx%Dhb;pczCxwlbdI_(y5i)?oz4-;9tfE1&#r6v6g#S*%@RYU=fYPXu# zis-6aD;$lf##f|M%0n@>P246+Z03JM!mdug#j>%a@~T$oO`5ckDX#gTR!l>;@}aG; z;LaeH4rxYBOXqO9L);;o+$Qd@>i14@ClB*v?%uoN=cJ&`xYz*fMJ(*`nt+>ZZe6P5-h4>ze_z0sj zKj+Crx{v?j$-H{$&f<;AMh>%Htd~85TAA7}?w3tz?;X?LtJ6odd?mzfpY%%T*s@wp z$HpjCL9bcdrvFDz4~Pe3f1pyjd4vBUQO4xM0c)SmD0^hvPjlv;oS#Xf=s+2fVoy5=j;Ox$}@|NAS z=c#FS3pd%8<2+k>tq+5e#RJWjOUqpOJ`gC~1QoFJDr2gz|Cgg`2M&%h%d4PwipxupH?r ze!~~5(bFG=PJvW3NiS3V{c*2UfX$|PZ5|bm%JQFa>d)NTlpT`_5UiF)u~Ej)h>cb~ zJ}w^T*Y(&`3yc-kRdRuJv8WUx;tBDDta(;EVWnvjP4afEE|6{(ErU%9_>8v9U;B~x zk*su{hqXo6ALCEtN%5qNT@p`P8Tv&0q{Ym7Vyv{e z$alg5-x30LV~Y&z#fZsK zecTy`+FsltV4G~kAL5Dbm8Ut6P~kAzD}Pu(vTb-`7p%&?($e$fle#b`Xyq$f@|PoM zVeJM6IvWbiFX%B}EB9bh31%2=JplXUGh8++c7@q}%J&O7gZrd0iB#>wH!3Mn%Do0a z>8sNxU75Z3P1AKHhRDy_=ze||igZ8si)NuV*U)^{d`o#9Tk~qOnH%Y9MB!akK91B)G!?-tgXD({`3=34^7=6a4#NyO;!1*Na_$==!r@iXIkS7(E7bQ}nLrJ)l2DKaKudFm>DB?NGO) zf~k9T_uB4z1yhf^;BtLc!FhbDxAhFM;0e zOZut=Q^JCTH3{oMcO^6?z+wN${=NJ66HJMDi4}>H1yfRf(xjxRpbbf%C4DZKlFugJ zO#T-1kHMP3dcibg`H;;+wg{#amz02%_MjOlr72~g2UAX`oE1!|JyHjyCJR-j)S0Po zrLF?-QR=1CtAZ&_o7O7L8}!w*^t3F{{Z!sCkv*WF*(z7W(uY}hdkdr2@6WeuDxV?JuKg5VRTq<*g)w>5W?A!H3GLUT#BMaZ7dNMIUnlgCa< zI`(|@HP%{nffQOKjJ)~^)AC(~@LDa-EV!7we8@9O|EUzA^gXlmpGpyu zk{_=f|IdafMdRNM{c!64yZ=#qSwEb|a)xyi{%uTdom9z|(HY!t6+6JI7eoBiBwTpS zvH%(_6$H}@A`mN#H}r*21FxRU4oX@EZZ8dE&142ldel$DW;@Sf#3%)!=7V-H8#S3i z7FZfwPjDsN6ttHjGJA$1;>CM3 zqR#QnWwxqXRP$yrUq!6nEJe(>S&Y{4_}PlPwu(@|97U*Yvk+{(WwF&>5wn}8h_zS5 zW?W;o_zi|}zG5p>5;AwYHCb)ZR)(Hh16LO@J$>6E5y$T=R7^)n9k!=ym8M;9v1rBh zH;d6OKN|bt_U0*BZ;^;oBrYvcB;xqF<#;*UXlWn7uPjrV;-w}(HO23fcqYM4}?GXpJI~ z$RXiQ-?y|6QQD8JQ`(1c?Ivsmx7I6Bm-*r3r9iJYXecl!QE0QREXVF$ClxZw`zu+X$ zHk*(!Ebq4Tw3UI({`i5Fw7W2JlV>%W4eVOR+VfG3X5G>O%vTu-c^u?S(lz9qm7!gW zStt)SS!uN8nV&GNoiuPt>b=PYD+Sn$Sbfq;zCD-5iNE?84y{|K%nj8q!LHnue_+;w zswJ12Ew6qV3;pBMRt6$C7P?+dJ;;@2F%HXde9u`cxhN$9?=NvV{FRlYk+XQd<$_r< zQF7pRnYmC@)J?N)1}}Yu#YiWv^M9gx9#Dewxt84e4;4MvkHyx%=Ze{b*_NJXU&GCk zbu5ze`oFKUC{@+F#%yzPssJ~KZ!O%Pi{u^0UbhaMJxv0K)#J^O|+2_*YNCzbMm^(qfF7gX z@lS}hm!A6cLhpK|($>9}fY#79y~j}hJ_6D9X+;D2{6O3Fok6sHm(bvTRWu}_kOn8r zqGA1y(#Qem+<;j$YQSTneMw8ZzEn-42X-dffdgpl%ehrF?iDD$vV!(})stvn4WqqZ zT?o2?_I>pV=&v;4wNGjPK?~`C#8-(nF_R8VTm-t2zMOa(^edW}6iJhk-=@h!I?==- zFVn$8KBp-uNi;R(2~A6#LWiXurLU){=x!;}-lyw} zw-9ade!8Lf7tm+4dh9Hs9lMIwlsFM>NdVnk5(FAY-zkX)9ZcUV*#&xnZY_CAw5106 zeklSdMF87Mk5fulrSx06v-C&MM|Af%LbT)5bno~cL_2;E z-B*S&EK8vK%RT@-KpV;q(}wal=)noU(}sz*L_1MO4^0dM?MV+$%myu`M<>?PV-ug# z6BYfasR9$XV&&`fS;Zrwt<=yLl?9*`j8x9TZQ6RKuH1v?{Y+nZ5%ec!KPjJRCrxC| zlimbwXYwf4dh%B0JNY-FwYy4)<`?o^z3K->RaGN{8;PG?C`lzF zLUM`5u7hxgWP}U?76vRmlmZI}mKE|Vun1t8p-X{90?Q7a1gs;lQQ?KaIsq#T9|9~2 zSV7bRV4Z=LM~w&81z1_Hdgf0ev-2hg0ehe@MSVb2TuvlP|yX*uO z2W(Q;pMiA;Hnr;)zX@PpjMY`SKhPJPEc&ytGZdg!_{UcoixYvU>+db4B z0yn(F_qtl$6>vFWVY+D!^3p=j;QujT$(GfP9<+`8YI6vYw%>do6 zz=|Tc@IrS7TybQuP^`NPZcJo%VVLedxUrFmLW1rAxRQ>CZLaE`f-CK`z{Xxrz>SL< ztnP!Vy_k%T-h*uQLbhf^Z$P$sld4ow75z8BJ^*J${{XNrQaH2QQDFUm&FQucSOT!w z-S-0P4{Todjlc!~o7*EA*h|0`^k@TYAh7v8ZUcK6*uoyCfxQCkjb7(~y$Wn`uLfYR z0bA62A<mM5$SmI7>L z!aQK9z*Zzkb0!Vg>I7-d3Iq=ufqj_f4Xg~4(~bh046J@=39u=^8io!7HWk=` z5vjnY0XsAz9@unX2h%HoRRKGaJ_^_jV23lLJ!K}aW9h$2QO^Q+G$RP$Y=FlzoPo^& z)|ep$GZ&aCLkeaduoId7z~%${IMWW;0$?9yW&(Qy*e96-fh`1fGV1}bMZiAIx&~}9 zuv6J@1A7zL>Fim+mH?~zEN3Rbr2s$ADFV0*;F&zh$#P)l@+2p30Xv&7P0SU*F62uS zb0x6z1v+4>fPI<&5ZG#9Ule%(7rRJ*= zX$G$cc(v>|fE$3_D7yq~Be3h`?*ZEc>{j_QVAa5Gj(^Ffk0Bo``s=cI^(%%#aNm^G zt1cR_Kagt^yV1dh$>bw)d*WE?W0(oYK#l`9$z3#m9SmAs@iQV|Z)Ja9T6EZT( zQ!_HhTI;@|#33uQWNc1z_~O!v{j&TGC5~fra*H$bJA{>%R1ikJLsZ?>?pOomE_(iJa zk144z*#ihxqCZdcEL-id4bihakz#r_UZgDatWcz^^sHE1iL$8H9q3ff5NurBBF6(AzkwRwdauS(9~oGD$Vt##K+&S#a$p zo~#!fA8WF~nryTt?^}}(^kk(#Tj@!WNVUY%k!x6_o?!iqih-V;{l8=3 zlWOXtm8gMPGY2N|)-|+(S_%uktf6f+wgzW@{TJwUuZ7jNe8%rEW^gTaL&-qJb8P`) zFuOybiybU%9muLCJiLxZDL^H^vl%MZRa3o^t>Kkb$nLD8&d`EBT%#WRI&#qQTOECe z>iPV=bRLA`KAJ;a_^xntpy4XD;H&nbr!Jz`pChetF{F#uT)4x2Sb?(ru)@WG>{W1Y z)fGzi_;VXjX@b(IH$SY}TN#+~gjd^>BYFG{lckOS0* z+twp`UAbR9?PTHVKz2TF1?VAr=Ec|7BbZ$H_Ih~J#o)Q3hI(mTXccqS3}P<)uX;Kk ztIqVp)Qzt_h~7F2=SLo*Yc-yRwxGL8R)i7)7u-7pvWG&hfIyg}^N^!hakd?SC996o zF#hKe#HBA!J%WMvRoYi)iNvQIMK;%nmFw718l~|wB&uFRVl=P(1!Y^0P+!E_=_54A zl~Ad@rjbzFi-ZP_B5vd-LZ&>f*=nTAoLS4pnz&2U;L49m%u60EkFJ(3*Xj<+qcsPl zhHB}DO~fWPMNZ*68xevBl#y!3$N?p0J$Z#SV({j#)Jaa2Q`LHhyucj|Vl< zC|f7(oI0(&h8&VAV@L7B67$iHk;kajj`Gkuh`fW()E_ic?|295Gvo}F_oJ+NAL9RE(>-zmQ14h^vU9LaP1${o7N?n@`#1rs%kzjK#%R+|J&-s2lYRoH!6?)}p<9mTPEYD3x28j|yrW{me~u=h<uQlSdQ|3Vzwp_@If2SeR zLpfWeZTg)KrH}Zd-)X3e?k^L)xQRZIcY8=foFB^Yx9)zGG;*IbYJ`(C+JW2=;lKV0 zwbR_ebiMu~7O+SB*h3m>&^~wj$%GYxJUsUFmkLeh> zLatCT8@a+v#|(J}_xg*5B+Qg&s>QbQOta!y@~mp<=0VJ_L)NX~hT|sR{bg{fk4(Y>I%(JzPvy+X> zGlv)NvD$`OZulpgSJUuo0jz}=y7z|shT4Ru{DzsWbL2UE!V@g`8bi1`lzeRfv!xp4 zXy9e{d2?0a_o=6Y?ol()AS+v5ONJ`JPia?2OM~z8E@}&$Y`pl?r!*$Y%HY`?_ihT6 zJyyG(Il`ue!Co@guH%(n%+o{qz{$qDsA*F;||ej#`jB*KE}0$@4^n z6^jTv1-nAb&3EQQenYfilG<8OXG2GIXzd@VD(B1dRh40UrUpA@WB_x(?uc`u7vJg1 z95l{`!JN9Ywn)69Zs&SL&q8^jS}B4TSfSDi4Rc0$8jlNAi75)vQ`Z#e(Dzuw++A$i z!mucF!`u{GaPDzIfl?UVtdKWaumFvlp|jZT*IO_f#YL_bEL@TOE!c40$&&eEMIUa- zy1?S)mTVwjX2~3Qqa};Qb{%BJI&0sQ-&C#b&I2UY7W*%@%K!*W8$~p2n%3M-VvgFk z<+oLKFMbnjzQT(2=k=|b6<;f{IPDU7iCWs9Z?J~0Rzg=Rp{tcimxsJmUaArY%1h0L zYMH!DS#Mmqoi!UE)VgU|tfrlzjW`_@XyN~Me5Mwrwd3b8#rRGg8b7UNwqPajN{VLN z@%6V*g43og57sez8X!(@h8EcRN9mZICcw~3Py>_`o2tYKU}6(Eu{}-->wc#C3ezaH zGuZwu;FinF)m|ja%guVRLSA7Wa0m!4bCowj=4QNi<#(HS684f8CP}cN8`|R+Z{kqa zpu;i~%qv^NDnkI1!dJ>GRfVt0E6o(Hl2@4&R+`63uy9C0gA(Dv=(|{jg83*t3&e>{ zJ;0y)5r^(yVz6E8(8Fh8{Ggt7fVl3BR>SU69Ye;$7XEF|4@UrdULnsG720!y4`%gc zJ;O?5%Vhgg&E|6?Z@5LhpM|n+v$=VZ%7kiK4s4{_5~mP1C7!M%s+9`Q&=)}8j`rH(9~ z_7?L=y>#|gRL5$1D^?u9C=PUD{b?UFLLY??#BVw=drhAv)~zkL_xU)pj{H+cmc%zZ zGkYHB#QgX-&MaD9Ew5I?yFgxT7T)j4@9_W^STTU-y0AWUkO;$*F03`~AGnSCYuCtY z)QYe3@vf|mX0QRVjXRdIrLU9MsYP?-b!Ix(%jw z;$LV?QSYeifJ*Gei;iHS@?m=9vV|EZ++oHbe$$P4iNn2-KYe*We&HS#8TliG{5@+PxhY?e23>Is((<+o+# zsof%PQCaKx1P|tc3I2Db!+4wrYo*;PZ&jHa_#F@QYynKg>(g=%SdW#rH51m$+vII3 zZIisstl91IcC}gWM1ytn4qL@H<3UGgrKyp``) z$RQ^3aD&U=$h+m;DtX%qFXr88hlxAlzi{`+dsOZ&d5@Xl)p9jAcrmw%kuMx*6@@I$QQ@Ax*sy$BOFUFlD#CcSBQPv^crG-*#4+S75Y3;?5_SgF>?ws_%z}KSf2cTksM7 zuz0L8tME#vIAE;UZuk1JHZ)T?68YMalk`tTuT-KffY?mvyq48!z%HV zeAuizN8}@>GXxGL2+^bRQI&T_K5E7@%0?5f*;ymoFiAZTqb)rBiSvs5sr;#`hqkPYQS;%xLWxQ)ca+mQVADukcvsfZBM0^yFW+!9G{U&X z!Gkw;VJ@_YpKZ%t@-8;$pD#FCafvx2pHW-*jr(F>@=;a*%zi@)EY!-v{inIbrDA5N zVO6SF4+pkm9(Y2hmvDqR8;#f~RrZ<|%C+RId{))`m>&s5?3F4L!mC9g77Muf6HT>L zcSt&KXwmG{R;oN@ikq~i)G(3Hd`P`qn#?gbrA)ayhv2zhJy|IhY03=V>h8;v0`bsT zhUgvg2W`W^ITwN`PIbj;{8})Rn9UP@GZ+??DO;GQr?oIiPhPO4%upzf7+r#}ag-^K z-Qw29(3gopIGC35l|eYrP8Jgpeh&)1YOtx2`lE9%RZD}!x@f6Bq`;R)%sVg{y;GiN zcziJHNvHDbx1nA2?9^wcDIC1{`Vj1_8onh2=1%4IA*?r@X4d6t&$_IH$_4p?;%>c_ ze8DVKF3K0h8DN^?g&uS|cL;^wri(+D+TL`2C=w(2dMNu4pA3S+aA{nKBb$27T!_fU z7BxQ=cY;aI6xVQ}JbI|WBwF$YCpkzCz$PFxzn+}xB6NLLCWMyYgbVuRZhCtTp7R2>Z(b2gSbMEvjy_JQ^->4iao6!mjF+tYhf3@C`VQ47Nr8bc%K*qT&;58RA+0gvK-@_lBlm=`_+hVp5ueeS1@p|#@WzjPdS~X1k7KJl zvvx}13Z>A4x9ftdN25~V$G!U1DuxeZ0bN+M=82)Lx?CgSE7t8N{GBeWrv)R1)(YUv z7~!|OFjqxdb!F8Wdl;(}STK7N#r_$^o?CWfsT$c3@{A(mSwm=%`SNZom-p(<9J!%8 zuHC-8cXzBUel_#Evq`k#M$o;W-y~yjVeri0*Ck_EkFX(O!z5$Jl#T@*izH*DMWjol zJLHYXdy(Kpt%}+jwOulHI@sx4r!OUAbg$@P(aDhWqgO?*f&3!+`{4GIq1;)}os~WNo(--A+r!xDVrM;`U0$ik@jbC-y9njJ;a)3h&hc@=~w= z^tvS(`xf<`-FFV;s=izMqQQQi{et_2Nyhm2`1JS;$v7lo$k-uSkna!KGo)5BCe$UI zOgIC1J>hP`1IajS>aaz_-iCaVXrJgP850L2j!Ya4`9WfJVx446YL^s~)J3W=CXGv) zmQ(>?N7A9BqmcKKEs`b4nA|D3fAUL^QcwpmAqN9STYig?bn37H?ZbxPj<_Prf{0hHgn$$+=uFN zG2P7oDT?{;7Tl zuOEj8sYm0V8O)m$hwv_!SPRV>QvOd>BY4BNs2W}PV$}#f?lSYSAQ#A#f2!M+PcM40 zS|oq7SgE#yO#7#5k^E2@KF<2~M!P3V{;ohRg%&^h+W)G;iXSS0>+C1}R~1%#`cNj> zl8%y8DM<}a$y74q|4`@K2XCZ`S@i$K41EvukaD(w&z#Kma-Uty%2o-qerj_)$m@K_ zQC6qmI(~gBJ0eoHQ?d2TF%{YICrX3nz>aBP%rh|@`OX7OYXSQgm@rr2y%sY>yRQ7@ zH<^tEsU(X`6c0hUGE-1I1cm*mTp^yBl|l>2L{ z$vY-S8^M@AS1{TL4a-dBfoeH^zS7iWARjl6wc<19iwdF7`qqNHYofFlI#U)2N_#$f zA+y1Wt4T$aC?EEgD34M)X2%m2i)^eYeV#qn8&5%hkhP}z-2`L8JEB52zIZwAi39kO zWo(}^L_J0MJIh3QPo>E6i33IXgLg&wKz@khBY@*7 zksTyTTdi)&B9L4(Q^;mh{RF{yb&X&oa4_8Xl64}RBubxWbJrqZJ~q`J$LdrneFLYMGwmO;H?b5>BDTn#9Tu5n_8ZtR<+PvCG{rkHBmWhr>OiI zZ+r#12AyFN9%py%5-rRUq~EIqX(>G->OZMvb41a~Jt#tU9`E!CbEigA`2tbiw^o!d z;EU>*r>2-3Gcn#0j7NI~V=EuCAF0m|vUfzm^Q>C6BRMImg0VvBke;440k}FS6aG0+ z&*P6m+wCve+Gl=i;C{!@DV2Khrle)^dpf5>MX zXIdM@$to9z#)&6|+K&XY;gn#0Wb&w$1*s($O&Yfg-iglzZ@Y=7<#Fc(RwXDk=bN&a zZ#EXxoqTK3QY|PuzY>&cp(W%?rlprnq$6hOz1;sIbEemy6<%a#`OR;Y$``THV?**hhYjcu0O}{~pm+wBJU4?T}5h9m>g_j_rxIV|Q}D z<0JAQax1wXd6YbiT0;Kl#L2@>JIJHx+2pV2<3t;Mn$noTL>n`jYGNl7ZR~5*GPVZt zB(>_yh_45IC^lzQ~wkRMU69ycH#Q13YOF0Kdli7SU(Nd0;yQ~#cKh_;snZPn`> zZQVPMXnU8_c71YbK;L1sUEh2f+;0mF>yOU$&!_GCH$dK_kpmXcsDUkrc3^uN^U~l7 z8v8OTzC4|FeZ`V!UvZ~BUMYc`OMAX@1o8syJ?InKXK)Ga8{dg&;|J3I@uiUS=zw?( zS-g=B8sbR@C(NSp!@TLBVUcvmuv$7au`?Z(c!MS;WzyuNEp&L&Ejl7Of{sisrK5&- zr=y3@CfeciXxhjMf13X4UZQ>V3>`b_5z&seqnV>I-lM;!St%WfHl-iUPV*<)v~Zf6 z2E)=O({X91X@0sb9X}?BXvcJ;g=6X=&(or@80WEpw0LX|EzPv1Wmy|(Y1U6foAooD zoc$5eW*?wabH)*E&TDj9ZZOg2cBj)Taz91l8(NY3kZAL4=*&DQ&5NP)^Wf&Z>2zV< zCCFdsqH%6SJ1&r}9QPUIcXU<$+eDkcfv(Q~3i4lc?Sy=yolrs7O?XVS1@?4(ffHmK zT3HYX*_FOuunKY;{h;7`$lvIPg)pG7JFVDM2zM6Fqgx6WL9U}86>fyArdtc)mBKUh zedY>LB zb0^xe09s%63gk$7sH~D6F1tyMlfvkylMuL*UK>fDOuB}|T}H}>5^Z@pqviRGmCs?8 z zg#1)v`6GTSQjrpPnE2TSlO!@aD3e&*hDf(aTF_u%p}i{f2tQ)Y7z{Yhf0u~9Ztm7zPQNT(g-GOxiRvyWKMOOfv6sa^4 z18_>D(nu_@$x+*Zbp|#q>Rn)6fKBc6C9tl*Uh8xKST|tPqmzMk2R0)*4p78&6A$ma5#|RB~Gzhf-Y?Qp4M= zw{OtZA~hnQ((amWFH$1|H`rd)?MLd>pu_ruWFk_df*WkslOm+jD?-ldcIm!CGAqZ|(|sfq13SzgjTK&q%i5jMidNELVNYSByggjD2{lIS&X zVH{jID|#+m*b^?C8T}KmUcg?DJ_oEfu-P$Nfb{`3CuS+IzQEq-x)xYJVDq}p1J)nd z+;0BB1^`>oO%H4!u=(9i1A7VBqHfi|UIw->ZZEN}uzdyKTXF9L90c&qo+Tg-2DZ3o z3b1%!Z};i|YzVM-dU*p&0JfypEnq`|E$j6)uwlTK_MHPP5!i~pg}{=4E$^$uQ8KW1 z`zmoX92oBx25bbdRsAYtfFl8}jL!i0D!}*R2LT%eZ1s>VV55Pp9TE>L1=yM)wZKw= ztsk-hSQ@Z(31@(%1KW^L18fYi%7h2N#sYgk;To_EU>k?M4J;Gbhr=cV%OXh?T+N;$p?W=2DUeO3$Q7`>V}U1HWk?Z;k|%O1GaBe4`9=Q)sG4U_8PDQ zDPw?D06UcOas|K{01u}83~(mEBPkbv%>s5f)d|>aV8)ccfV~dvXsTk&8^DgGD#pwK z_Gy|eu(`lKOZ^?#JYdJu1_GN8>||O;U<-hqNWTJXA+Xcw$AK*ZR&i?VEP!tU{CsRa zz_$RN$ruOhZD8jz5`irSb~a0CWC^e@GL=T&0d_t|3CyLyzRFPoa~ZHNbM6CM4(wvi zRbVTCT^MHtj05{7uMyb0z`o9J3v8w0hHvv70ImXfsX&R~)xa(nC=vV~u_kl9!Q}%htIq#&>?sX1<-}p--RN*P~?6OZLGP+!g!IA`u!gCp2Q#gTnr5b*R;CN HezE@_)^SLR