miss state update
This commit is contained in:
parent
6761b7a5fc
commit
bcdc49a556
25677
el2_ifu_mem_ctl.fir
25677
el2_ifu_mem_ctl.fir
File diff suppressed because it is too large
Load Diff
9875
el2_ifu_mem_ctl.v
9875
el2_ifu_mem_ctl.v
File diff suppressed because it is too large
Load Diff
|
@ -186,7 +186,7 @@ class el2_ifu_mem_ctl extends Module with el2_lib {
|
||||||
io.ifu_async_error_start := io.iccm_rd_ecc_single_err | io.ic_error_start
|
io.ifu_async_error_start := io.iccm_rd_ecc_single_err | io.ic_error_start
|
||||||
io.ic_dma_active := iccm_correct_ecc | (perr_state === dma_sb_err_C) | (err_stop_state === err_stop_fetch_C) | err_stop_fetch | io.dec_tlu_flush_err_wb
|
io.ic_dma_active := iccm_correct_ecc | (perr_state === dma_sb_err_C) | (err_stop_state === err_stop_fetch_C) | err_stop_fetch | io.dec_tlu_flush_err_wb
|
||||||
val scnd_miss_req_in = ifu_bus_rsp_valid & bus_ifu_bus_clk_en & ifu_bus_rsp_ready & bus_new_data_beat_count.andR &
|
val scnd_miss_req_in = ifu_bus_rsp_valid & bus_ifu_bus_clk_en & ifu_bus_rsp_ready & bus_new_data_beat_count.andR &
|
||||||
!uncacheable_miss_ff ((miss_state === scnd_miss_C)|(miss_nxtstate === scnd_miss_C)) & !io.exu_flush_final
|
!uncacheable_miss_ff & ((miss_state === scnd_miss_C)|(miss_nxtstate === scnd_miss_C)) & !io.exu_flush_final
|
||||||
|
|
||||||
val ifu_bp_hit_taken_q_f = io.ifu_bp_hit_taken_f & io.ic_hit_f
|
val ifu_bp_hit_taken_q_f = io.ifu_bp_hit_taken_f & io.ic_hit_f
|
||||||
///////////////////////////////// MISS FSM /////////////////////////////////
|
///////////////////////////////// MISS FSM /////////////////////////////////
|
||||||
|
|
Binary file not shown.
Loading…
Reference in New Issue