From be9a487ba1c132985cc89a1c86a8a545bd3c6a64 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?=E2=80=8BLaraib=20Khan?= <​laraib.khan@lampromellon.com> Date: Fri, 8 Jan 2021 16:13:00 +0500 Subject: [PATCH] LSU Top added --- lsu.anno.json | 623 +- lsu.fir | 15876 ++++++++-------- lsu.v | 10209 +++++----- lsu_dccm_ctl.anno.json | 393 + lsu_dccm_ctl.fir | 2435 +++ lsu_dccm_ctl.v | 1436 ++ lsu_lsc_ctl.anno.json | 372 + lsu_lsc_ctl.fir | 926 + lsu_lsc_ctl.v | 1382 ++ src/main/scala/lib/param.scala | 2 +- src/main/scala/lsu/lsu.scala | 61 +- src/main/scala/lsu/lsu_dccm_ctl.scala | 2 +- src/main/scala/lsu/lsu_lsc_ctl.scala | 13 +- .../scala-2.12/classes/exu/exu_div_ctl.class | Bin 98657 -> 98657 bytes target/scala-2.12/classes/lib/param.class | Bin 23739 -> 23739 bytes target/scala-2.12/classes/lsu/lsc_ctl$.class | Bin 3864 -> 3864 bytes .../lsu/lsc_ctl$delayedInit$body.class | Bin 732 -> 732 bytes target/scala-2.12/classes/lsu/lsu.class | Bin 827382 -> 793086 bytes .../scala-2.12/classes/lsu/lsu_dccm_ctl.class | Bin 438426 -> 440813 bytes .../classes/lsu/lsu_lsc_ctl$$anon$1.class | Bin 9644 -> 9634 bytes .../scala-2.12/classes/lsu/lsu_lsc_ctl.class | Bin 330904 -> 330868 bytes target/scala-2.12/classes/lsu/lsu_main$.class | Bin 3844 -> 3844 bytes .../lsu/lsu_main$delayedInit$body.class | Bin 730 -> 730 bytes 23 files changed, 20154 insertions(+), 13576 deletions(-) create mode 100644 lsu_dccm_ctl.anno.json create mode 100644 lsu_dccm_ctl.fir create mode 100644 lsu_dccm_ctl.v create mode 100644 lsu_lsc_ctl.anno.json create mode 100644 lsu_lsc_ctl.fir create mode 100644 lsu_lsc_ctl.v diff --git a/lsu.anno.json b/lsu.anno.json index 774ce490..0d76d396 100644 --- a/lsu.anno.json +++ b/lsu.anno.json @@ -10,29 +10,11 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_pic_picm_mken", + "sink":"~lsu|lsu>io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata", "sources":[ - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_dword", - "~lsu|lsu>io_lsu_p_bits_half", - "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", - "~lsu|lsu>io_lsu_p_valid", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_lsu_p_bits_fast_int", - "~lsu|lsu>io_lsu_p_bits_store", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", + "~lsu|lsu>io_dec_tlu_core_ecc_disable", "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" + "~lsu|lsu>io_dccm_rd_data_lo" ] }, { @@ -45,6 +27,17 @@ "~lsu|lsu>io_dccm_rd_data_lo" ] }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_dccm_rd_addr_hi", + "sources":[ + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d" + ] + }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~lsu|lsu>io_lsu_dma_dccm_ready", @@ -52,6 +45,166 @@ "~lsu|lsu>io_dec_lsu_valid_raw_d" ] }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_dccm_wr_data_hi", + "sources":[ + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_dword", + "~lsu|lsu>io_lsu_p_bits_half", + "~lsu|lsu>io_lsu_p_bits_word", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_wdata" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_dccm_wren", + "sources":[ + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_dword", + "~lsu|lsu>io_lsu_p_bits_half", + "~lsu|lsu>io_lsu_p_bits_word", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~lsu|lsu>io_lsu_p_valid", + "~lsu|lsu>io_dec_tlu_flush_lower_r", + "~lsu|lsu>io_lsu_p_bits_fast_int", + "~lsu|lsu>io_lsu_p_bits_load", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~lsu|lsu>io_lsu_p_bits_store" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_dccm_wr_addr_hi", + "sources":[ + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_dword", + "~lsu|lsu>io_lsu_p_bits_half", + "~lsu|lsu>io_lsu_p_bits_word" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_dec_tlu_busbuff_lsu_pmu_bus_busy", + "sources":[ + "~lsu|lsu>io_axi_ar_ready", + "~lsu|lsu>io_axi_aw_ready", + "~lsu|lsu>io_axi_w_ready" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_pic_picm_rden", + "sources":[ + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_dword", + "~lsu|lsu>io_lsu_p_bits_half", + "~lsu|lsu>io_lsu_p_bits_word", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~lsu|lsu>io_lsu_p_valid", + "~lsu|lsu>io_dec_tlu_flush_lower_r", + "~lsu|lsu>io_lsu_p_bits_fast_int", + "~lsu|lsu>io_lsu_p_bits_load", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_dccm_rd_addr_lo", + "sources":[ + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_dccm_wr_addr_lo", + "sources":[ + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu|lsu>io_lsu_p_bits_dword", + "~lsu|lsu>io_lsu_p_bits_half", + "~lsu|lsu>io_lsu_p_bits_word" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_fir_addr", + "sources":[ + "~lsu|lsu>io_dec_tlu_core_ecc_disable", + "~lsu|lsu>io_dccm_rd_data_hi", + "~lsu|lsu>io_dccm_rd_data_lo" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_pic_picm_rdaddr", + "sources":[ + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_pic_picm_wr_data", + "sources":[ + "~lsu|lsu>io_lsu_dma_dma_dccm_ctl_dma_mem_wdata", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~lsu|lsu>io_dec_tlu_core_ecc_disable", + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_dword", + "~lsu|lsu>io_lsu_p_bits_half", + "~lsu|lsu>io_lsu_p_bits_word", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~lsu|lsu>io_lsu_p_valid", + "~lsu|lsu>io_dec_tlu_flush_lower_r", + "~lsu|lsu>io_lsu_p_bits_fast_int", + "~lsu|lsu>io_lsu_p_bits_load", + "~lsu|lsu>io_lsu_p_bits_store", + "~lsu|lsu>io_dccm_rd_data_lo" + ] + }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~lsu|lsu>io_lsu_trigger_match_m", @@ -80,232 +233,7 @@ "~lsu|lsu>io_trigger_pkt_any_3_match_pkt", "~lsu|lsu>io_trigger_pkt_any_2_tdata2", "~lsu|lsu>io_trigger_pkt_any_2_match_pkt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_dccm_wren", - "sources":[ - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_dword", - "~lsu|lsu>io_lsu_p_bits_half", - "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", - "~lsu|lsu>io_lsu_p_valid", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_lsu_p_bits_fast_int", - "~lsu|lsu>io_lsu_p_bits_load", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", - "~lsu|lsu>io_lsu_p_bits_store", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_dec_tlu_busbuff_lsu_pmu_bus_busy", - "sources":[ - "~lsu|lsu>io_axi_ar_ready", - "~lsu|lsu>io_axi_aw_ready", - "~lsu|lsu>io_axi_w_ready" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_dccm_wr_data_hi", - "sources":[ - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_dword", - "~lsu|lsu>io_lsu_p_bits_half", - "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_wdata", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_dccm_wr_addr_lo", - "sources":[ - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", - "~lsu|lsu>io_lsu_p_bits_dword", - "~lsu|lsu>io_lsu_p_bits_half", - "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_store_stall_any", - "sources":[ - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_lsu_p_bits_dword", - "~lsu|lsu>io_lsu_p_bits_half", - "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata", - "sources":[ - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dec_tlu_core_ecc_disable", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_dccm_wr_addr_hi", - "sources":[ - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_dword", - "~lsu|lsu>io_lsu_p_bits_half", - "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_fastint_stall_any", - "sources":[ - "~lsu|lsu>io_dec_tlu_core_ecc_disable", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_dccm_rd_addr_hi", - "sources":[ - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_dword", - "~lsu|lsu>io_lsu_p_bits_half", - "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_result_m", - "sources":[ - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_dccm_wr_data_lo", - "sources":[ - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_dword", - "~lsu|lsu>io_lsu_p_bits_half", - "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_wdata", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_dec_tlu_busbuff_lsu_pmu_bus_misaligned", - "sources":[ - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r" + "~lsu|lsu>io_lsu_pic_picm_rd_data" ] }, { @@ -323,18 +251,12 @@ "~lsu|lsu>io_lsu_p_bits_dword", "~lsu|lsu>io_lsu_p_bits_half", "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error", + "sink":"~lsu|lsu>io_lsu_result_corr_r", "sources":[ "~lsu|lsu>io_dec_tlu_core_ecc_disable", "~lsu|lsu>io_dccm_rd_data_hi", @@ -343,58 +265,50 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_pic_picm_rden", + "sink":"~lsu|lsu>io_lsu_store_stall_any", "sources":[ + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_dec_tlu_flush_lower_r", "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_dword", - "~lsu|lsu>io_lsu_p_bits_half", - "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_fastint_stall_any", + "sources":[ + "~lsu|lsu>io_dec_tlu_core_ecc_disable", + "~lsu|lsu>io_dccm_rd_data_hi", + "~lsu|lsu>io_dccm_rd_data_lo" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_pic_picm_wraddr", + "sources":[ + "~lsu|lsu>io_lsu_dma_dma_dccm_ctl_dma_mem_addr", "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", - "~lsu|lsu>io_lsu_p_valid", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_lsu_p_bits_fast_int", - "~lsu|lsu>io_lsu_p_bits_load", "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_r", - "sources":[ - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_load_stall_any", - "sources":[ - "~lsu|lsu>io_dec_lsu_valid_raw_d", "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_dec_lsu_valid_raw_d", "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu|lsu>io_dec_lsu_offset_d", "~lsu|lsu>io_lsu_p_bits_dword", "~lsu|lsu>io_lsu_p_bits_half", "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_fir_error", + "sources":[ + "~lsu|lsu>io_dec_tlu_core_ecc_disable", "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" + "~lsu|lsu>io_dccm_rd_data_lo" ] }, { @@ -416,40 +330,13 @@ "~lsu|lsu>io_lsu_p_bits_fast_int", "~lsu|lsu>io_lsu_p_bits_load", "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", - "~lsu|lsu>io_lsu_p_bits_store", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" + "~lsu|lsu>io_lsu_p_bits_store" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_dccm_rd_addr_lo", + "sink":"~lsu|lsu>io_lsu_pic_picm_mken", "sources":[ - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_pic_picm_wr_data", - "sources":[ - "~lsu|lsu>io_lsu_dma_dma_dccm_ctl_dma_mem_wdata", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", "~lsu|lsu>io_dec_lsu_valid_raw_d", @@ -459,24 +346,72 @@ "~lsu|lsu>io_lsu_p_bits_half", "~lsu|lsu>io_lsu_p_bits_word", "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", "~lsu|lsu>io_lsu_p_valid", "~lsu|lsu>io_dec_tlu_flush_lower_r", "~lsu|lsu>io_lsu_p_bits_fast_int", - "~lsu|lsu>io_lsu_p_bits_load", "~lsu|lsu>io_lsu_p_bits_store", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_pic_picm_wraddr", + "sink":"~lsu|lsu>io_lsu_dec_tlu_busbuff_lsu_pmu_bus_misaligned", "sources":[ - "~lsu|lsu>io_lsu_dma_dma_dccm_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error", + "sources":[ + "~lsu|lsu>io_dec_tlu_core_ecc_disable", + "~lsu|lsu>io_dccm_rd_data_hi", + "~lsu|lsu>io_dccm_rd_data_lo" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_error_pkt_r_bits_single_ecc_error", + "sources":[ + "~lsu|lsu>io_dec_tlu_core_ecc_disable", + "~lsu|lsu>io_dccm_rd_data_hi", + "~lsu|lsu>io_dccm_rd_data_lo" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_r", + "sources":[ + "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_error_pkt_r_valid", + "sources":[ + "~lsu|lsu>io_dec_tlu_core_ecc_disable", + "~lsu|lsu>io_dccm_rd_data_hi", + "~lsu|lsu>io_dccm_rd_data_lo" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_lsu_load_stall_any", + "sources":[ + "~lsu|lsu>io_dec_lsu_valid_raw_d", + "~lsu|lsu>io_dec_tlu_flush_lower_r", + "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~lsu|lsu>io_dec_lsu_offset_d", + "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu|lsu>io_dccm_wr_data_lo", + "sources":[ + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", @@ -487,32 +422,16 @@ "~lsu|lsu>io_lsu_p_bits_dword", "~lsu|lsu>io_lsu_p_bits_half", "~lsu|lsu>io_lsu_p_bits_word", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", - "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" + "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_wdata" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~lsu|lsu>io_lsu_pic_picm_rdaddr", + "sink":"~lsu|lsu>io_lsu_error_pkt_r_bits_mscause", "sources":[ - "~lsu|lsu>io_lsu_exu_exu_lsu_rs1_d", - "~lsu|lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", - "~lsu|lsu>io_dec_lsu_valid_raw_d", - "~lsu|lsu>io_dec_lsu_offset_d", - "~lsu|lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~lsu|lsu>io_dec_tlu_force_halt", - "~lsu|lsu>io_lsu_pic_picm_rd_data", + "~lsu|lsu>io_dec_tlu_core_ecc_disable", "~lsu|lsu>io_dccm_rd_data_hi", - "~lsu|lsu>io_dccm_rd_data_lo", - "~lsu|lsu>io_dec_tlu_flush_lower_r", - "~lsu|lsu>io_dec_tlu_i0_kill_writeb_r", - "~lsu|lsu>io_dec_tlu_core_ecc_disable" + "~lsu|lsu>io_dccm_rd_data_lo" ] }, { diff --git a/lsu.fir b/lsu.fir index eeee4b26..e57932b3 100644 --- a/lsu.fir +++ b/lsu.fir @@ -3,39 +3,39 @@ circuit lsu : module lsu_addrcheck : input clock : Clock input reset : AsyncReset - output io : {flip lsu_c2_m_clk : Clock, flip start_addr_d : UInt<32>, flip end_addr_d : UInt<32>, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip dec_tlu_mrac_ff : UInt<32>, flip rs1_region_d : UInt<4>, flip rs1_d : UInt<32>, is_sideeffects_m : UInt<1>, addr_in_dccm_d : UInt<1>, addr_in_pic_d : UInt<1>, addr_external_d : UInt<1>, access_fault_d : UInt<1>, misaligned_fault_d : UInt<1>, exc_mscause_d : UInt<4>, fir_dccm_access_error_d : UInt<1>, fir_nondccm_access_error_d : UInt<1>, flip scan_mode : UInt<1>} + output io : {flip lsu_c2_m_clk : Clock, flip start_addr_d : UInt<32>, flip end_addr_d : UInt<32>, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip dec_tlu_mrac_ff : UInt<32>, flip rs1_region_d : UInt<4>, flip rs1_d : UInt<32>, is_sideeffects_m : UInt<1>, addr_in_dccm_d : UInt<1>, addr_in_pic_d : UInt<1>, addr_external_d : UInt<1>, access_fault_d : UInt<1>, misaligned_fault_d : UInt<1>, exc_mscause_d : UInt<4>, fir_dccm_access_error_d : UInt<1>, fir_nondccm_access_error_d : UInt<1>, flip scan_mode : UInt<1>} - node _T = bits(io.start_addr_d, 31, 28) @[lib.scala 356:27] - node start_addr_in_dccm_region_d = eq(_T, UInt<4>("h0f")) @[lib.scala 356:49] - wire start_addr_in_dccm_d : UInt<1> @[lib.scala 357:26] - node _T_1 = bits(io.start_addr_d, 31, 16) @[lib.scala 361:24] - node _T_2 = eq(_T_1, UInt<16>("h0f004")) @[lib.scala 361:39] - start_addr_in_dccm_d <= _T_2 @[lib.scala 361:16] - node _T_3 = bits(io.end_addr_d, 31, 28) @[lib.scala 356:27] - node end_addr_in_dccm_region_d = eq(_T_3, UInt<4>("h0f")) @[lib.scala 356:49] - wire end_addr_in_dccm_d : UInt<1> @[lib.scala 357:26] - node _T_4 = bits(io.end_addr_d, 31, 16) @[lib.scala 361:24] - node _T_5 = eq(_T_4, UInt<16>("h0f004")) @[lib.scala 361:39] - end_addr_in_dccm_d <= _T_5 @[lib.scala 361:16] + node _T = bits(io.start_addr_d, 31, 28) @[lib.scala 365:27] + node start_addr_in_dccm_region_d = eq(_T, UInt<4>("h0f")) @[lib.scala 365:49] + wire start_addr_in_dccm_d : UInt<1> @[lib.scala 366:26] + node _T_1 = bits(io.start_addr_d, 31, 16) @[lib.scala 370:24] + node _T_2 = eq(_T_1, UInt<16>("h0f004")) @[lib.scala 370:39] + start_addr_in_dccm_d <= _T_2 @[lib.scala 370:16] + node _T_3 = bits(io.end_addr_d, 31, 28) @[lib.scala 365:27] + node end_addr_in_dccm_region_d = eq(_T_3, UInt<4>("h0f")) @[lib.scala 365:49] + wire end_addr_in_dccm_d : UInt<1> @[lib.scala 366:26] + node _T_4 = bits(io.end_addr_d, 31, 16) @[lib.scala 370:24] + node _T_5 = eq(_T_4, UInt<16>("h0f004")) @[lib.scala 370:39] + end_addr_in_dccm_d <= _T_5 @[lib.scala 370:16] wire addr_in_iccm : UInt<1> addr_in_iccm <= UInt<1>("h00") node _T_6 = bits(io.start_addr_d, 31, 28) @[lsu_addrcheck.scala 42:37] node _T_7 = eq(_T_6, UInt<4>("h0e")) @[lsu_addrcheck.scala 42:45] addr_in_iccm <= _T_7 @[lsu_addrcheck.scala 42:18] node _T_8 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 50:89] - node _T_9 = bits(_T_8, 31, 28) @[lib.scala 356:27] - node start_addr_in_pic_region_d = eq(_T_9, UInt<4>("h0f")) @[lib.scala 356:49] - wire start_addr_in_pic_d : UInt<1> @[lib.scala 357:26] - node _T_10 = bits(_T_8, 31, 15) @[lib.scala 361:24] - node _T_11 = eq(_T_10, UInt<17>("h01e018")) @[lib.scala 361:39] - start_addr_in_pic_d <= _T_11 @[lib.scala 361:16] + node _T_9 = bits(_T_8, 31, 28) @[lib.scala 365:27] + node start_addr_in_pic_region_d = eq(_T_9, UInt<4>("h0f")) @[lib.scala 365:49] + wire start_addr_in_pic_d : UInt<1> @[lib.scala 366:26] + node _T_10 = bits(_T_8, 31, 15) @[lib.scala 370:24] + node _T_11 = eq(_T_10, UInt<17>("h01e018")) @[lib.scala 370:39] + start_addr_in_pic_d <= _T_11 @[lib.scala 370:16] node _T_12 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 52:83] - node _T_13 = bits(_T_12, 31, 28) @[lib.scala 356:27] - node end_addr_in_pic_region_d = eq(_T_13, UInt<4>("h0f")) @[lib.scala 356:49] - wire end_addr_in_pic_d : UInt<1> @[lib.scala 357:26] - node _T_14 = bits(_T_12, 31, 15) @[lib.scala 361:24] - node _T_15 = eq(_T_14, UInt<17>("h01e018")) @[lib.scala 361:39] - end_addr_in_pic_d <= _T_15 @[lib.scala 361:16] + node _T_13 = bits(_T_12, 31, 28) @[lib.scala 365:27] + node end_addr_in_pic_region_d = eq(_T_13, UInt<4>("h0f")) @[lib.scala 365:49] + wire end_addr_in_pic_d : UInt<1> @[lib.scala 366:26] + node _T_14 = bits(_T_12, 31, 15) @[lib.scala 370:24] + node _T_15 = eq(_T_14, UInt<17>("h01e018")) @[lib.scala 370:39] + end_addr_in_pic_d <= _T_15 @[lib.scala 370:16] node start_addr_dccm_or_pic = or(start_addr_in_dccm_region_d, start_addr_in_pic_region_d) @[lsu_addrcheck.scala 54:60] node _T_16 = bits(io.rs1_region_d, 3, 0) @[lsu_addrcheck.scala 55:49] node _T_17 = eq(_T_16, UInt<4>("h0f")) @[lsu_addrcheck.scala 55:55] @@ -323,6 +323,607 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + module lsu_lsc_ctl : + input clock : Clock + input reset : AsyncReset + output io : {flip clk_override : UInt<1>, flip lsu_c1_m_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_store_c1_m_clk : Clock, flip lsu_ld_data_r : UInt<32>, flip lsu_ld_data_corr_r : UInt<32>, flip lsu_single_ecc_error_r : UInt<1>, flip lsu_double_ecc_error_r : UInt<1>, flip lsu_ld_data_m : UInt<32>, flip lsu_single_ecc_error_m : UInt<1>, flip lsu_double_ecc_error_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, lsu_exu : {flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>}, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip dec_lsu_valid_raw_d : UInt<1>, flip dec_lsu_offset_d : UInt<12>, flip picm_mask_data_m : UInt<32>, flip bus_read_data_m : UInt<32>, lsu_result_m : UInt<32>, lsu_result_corr_r : UInt<32>, lsu_addr_d : UInt<32>, lsu_addr_m : UInt<32>, lsu_addr_r : UInt<32>, end_addr_d : UInt<32>, end_addr_m : UInt<32>, end_addr_r : UInt<32>, store_data_m : UInt<32>, flip dec_tlu_mrac_ff : UInt<32>, lsu_exc_m : UInt<1>, is_sideeffects_m : UInt<1>, lsu_commit_r : UInt<1>, lsu_single_ecc_error_incr : UInt<1>, lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, lsu_fir_addr : UInt<31>, lsu_fir_error : UInt<2>, addr_in_dccm_d : UInt<1>, addr_in_dccm_m : UInt<1>, addr_in_dccm_r : UInt<1>, addr_in_pic_d : UInt<1>, addr_in_pic_m : UInt<1>, addr_in_pic_r : UInt<1>, addr_external_m : UInt<1>, dma_lsc_ctl : {flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>}, lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip scan_mode : UInt<1>} + + wire end_addr_pre_m : UInt<29> + end_addr_pre_m <= UInt<29>("h00") + wire end_addr_pre_r : UInt<29> + end_addr_pre_r <= UInt<29>("h00") + wire dma_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 93:29] + wire lsu_pkt_m_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 94:29] + wire lsu_pkt_r_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 95:29] + wire lsu_error_pkt_m : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[lsu_lsc_ctl.scala 96:29] + wire _T : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[lsu_lsc_ctl.scala 97:35] + _T.bits.addr <= UInt<32>("h00") @[lsu_lsc_ctl.scala 97:35] + _T.bits.mscause <= UInt<4>("h00") @[lsu_lsc_ctl.scala 97:35] + _T.bits.exc_type <= UInt<1>("h00") @[lsu_lsc_ctl.scala 97:35] + _T.bits.inst_type <= UInt<1>("h00") @[lsu_lsc_ctl.scala 97:35] + _T.bits.single_ecc_error <= UInt<1>("h00") @[lsu_lsc_ctl.scala 97:35] + _T.valid <= UInt<1>("h00") @[lsu_lsc_ctl.scala 97:35] + lsu_error_pkt_m.bits.addr <= _T.bits.addr @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.bits.mscause <= _T.bits.mscause @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.bits.exc_type <= _T.bits.exc_type @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.bits.inst_type <= _T.bits.inst_type @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.bits.single_ecc_error <= _T.bits.single_ecc_error @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.valid <= _T.valid @[lsu_lsc_ctl.scala 97:20] + node _T_1 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[lsu_lsc_ctl.scala 99:52] + node lsu_rs1_d = mux(_T_1, io.lsu_exu.exu_lsu_rs1_d, io.dma_lsc_ctl.dma_mem_addr) @[lsu_lsc_ctl.scala 99:28] + node _T_2 = bits(io.dec_lsu_offset_d, 11, 0) @[lsu_lsc_ctl.scala 100:44] + node _T_3 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[Bitwise.scala 72:15] + node _T_4 = mux(_T_3, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12] + node lsu_offset_d = and(_T_2, _T_4) @[lsu_lsc_ctl.scala 100:51] + node _T_5 = bits(io.lsu_pkt_d.bits.load_ldst_bypass_d, 0, 0) @[lsu_lsc_ctl.scala 103:66] + node rs1_d = mux(_T_5, io.lsu_result_m, lsu_rs1_d) @[lsu_lsc_ctl.scala 103:28] + node _T_6 = bits(rs1_d, 11, 0) @[lib.scala 92:31] + node _T_7 = cat(UInt<1>("h00"), _T_6) @[Cat.scala 29:58] + node _T_8 = bits(lsu_offset_d, 11, 0) @[lib.scala 92:60] + node _T_9 = cat(UInt<1>("h00"), _T_8) @[Cat.scala 29:58] + node _T_10 = add(_T_7, _T_9) @[lib.scala 92:39] + node _T_11 = tail(_T_10, 1) @[lib.scala 92:39] + node _T_12 = bits(lsu_offset_d, 11, 11) @[lib.scala 93:41] + node _T_13 = bits(_T_11, 12, 12) @[lib.scala 93:50] + node _T_14 = xor(_T_12, _T_13) @[lib.scala 93:46] + node _T_15 = not(_T_14) @[lib.scala 93:33] + node _T_16 = bits(_T_15, 0, 0) @[Bitwise.scala 72:15] + node _T_17 = mux(_T_16, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] + node _T_18 = bits(rs1_d, 31, 12) @[lib.scala 93:63] + node _T_19 = and(_T_17, _T_18) @[lib.scala 93:58] + node _T_20 = bits(lsu_offset_d, 11, 11) @[lib.scala 94:25] + node _T_21 = not(_T_20) @[lib.scala 94:18] + node _T_22 = bits(_T_11, 12, 12) @[lib.scala 94:34] + node _T_23 = and(_T_21, _T_22) @[lib.scala 94:30] + node _T_24 = bits(_T_23, 0, 0) @[Bitwise.scala 72:15] + node _T_25 = mux(_T_24, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] + node _T_26 = bits(rs1_d, 31, 12) @[lib.scala 94:47] + node _T_27 = add(_T_26, UInt<1>("h01")) @[lib.scala 94:54] + node _T_28 = tail(_T_27, 1) @[lib.scala 94:54] + node _T_29 = and(_T_25, _T_28) @[lib.scala 94:41] + node _T_30 = or(_T_19, _T_29) @[lib.scala 93:72] + node _T_31 = bits(lsu_offset_d, 11, 11) @[lib.scala 95:24] + node _T_32 = bits(_T_11, 12, 12) @[lib.scala 95:34] + node _T_33 = not(_T_32) @[lib.scala 95:31] + node _T_34 = and(_T_31, _T_33) @[lib.scala 95:29] + node _T_35 = bits(_T_34, 0, 0) @[Bitwise.scala 72:15] + node _T_36 = mux(_T_35, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] + node _T_37 = bits(rs1_d, 31, 12) @[lib.scala 95:47] + node _T_38 = sub(_T_37, UInt<1>("h01")) @[lib.scala 95:54] + node _T_39 = tail(_T_38, 1) @[lib.scala 95:54] + node _T_40 = and(_T_36, _T_39) @[lib.scala 95:41] + node _T_41 = or(_T_30, _T_40) @[lib.scala 94:61] + node _T_42 = bits(_T_11, 11, 0) @[lib.scala 96:22] + node full_addr_d = cat(_T_41, _T_42) @[Cat.scala 29:58] + node _T_43 = bits(io.lsu_pkt_d.bits.half, 0, 0) @[Bitwise.scala 72:15] + node _T_44 = mux(_T_43, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_45 = and(_T_44, UInt<3>("h01")) @[lsu_lsc_ctl.scala 108:58] + node _T_46 = bits(io.lsu_pkt_d.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_47 = mux(_T_46, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_48 = and(_T_47, UInt<3>("h03")) @[lsu_lsc_ctl.scala 109:40] + node _T_49 = or(_T_45, _T_48) @[lsu_lsc_ctl.scala 108:70] + node _T_50 = bits(io.lsu_pkt_d.bits.dword, 0, 0) @[Bitwise.scala 72:15] + node _T_51 = mux(_T_50, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_52 = and(_T_51, UInt<3>("h07")) @[lsu_lsc_ctl.scala 110:40] + node addr_offset_d = or(_T_49, _T_52) @[lsu_lsc_ctl.scala 109:52] + node _T_53 = bits(lsu_offset_d, 11, 11) @[lsu_lsc_ctl.scala 112:39] + node _T_54 = bits(lsu_offset_d, 11, 0) @[lsu_lsc_ctl.scala 112:52] + node _T_55 = cat(_T_53, _T_54) @[Cat.scala 29:58] + node _T_56 = mux(UInt<1>("h00"), UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12] + node _T_57 = bits(addr_offset_d, 2, 0) @[lsu_lsc_ctl.scala 112:91] + node _T_58 = cat(_T_56, _T_57) @[Cat.scala 29:58] + node _T_59 = add(_T_55, _T_58) @[lsu_lsc_ctl.scala 112:60] + node end_addr_offset_d = tail(_T_59, 1) @[lsu_lsc_ctl.scala 112:60] + node _T_60 = bits(rs1_d, 31, 0) @[lsu_lsc_ctl.scala 113:32] + node _T_61 = bits(end_addr_offset_d, 12, 12) @[lsu_lsc_ctl.scala 113:70] + node _T_62 = bits(_T_61, 0, 0) @[Bitwise.scala 72:15] + node _T_63 = mux(_T_62, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12] + node _T_64 = bits(end_addr_offset_d, 12, 0) @[lsu_lsc_ctl.scala 113:93] + node _T_65 = cat(_T_63, _T_64) @[Cat.scala 29:58] + node _T_66 = add(_T_60, _T_65) @[lsu_lsc_ctl.scala 113:39] + node full_end_addr_d = tail(_T_66, 1) @[lsu_lsc_ctl.scala 113:39] + io.end_addr_d <= full_end_addr_d @[lsu_lsc_ctl.scala 114:24] + inst addrcheck of lsu_addrcheck @[lsu_lsc_ctl.scala 117:25] + addrcheck.clock <= clock + addrcheck.reset <= reset + addrcheck.io.lsu_c2_m_clk <= io.lsu_c2_m_clk @[lsu_lsc_ctl.scala 119:42] + addrcheck.io.start_addr_d <= full_addr_d @[lsu_lsc_ctl.scala 121:42] + addrcheck.io.end_addr_d <= full_end_addr_d @[lsu_lsc_ctl.scala 122:42] + addrcheck.io.lsu_pkt_d.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.dma <= io.lsu_pkt_d.bits.dma @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.unsign <= io.lsu_pkt_d.bits.unsign @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.store <= io.lsu_pkt_d.bits.store @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.load <= io.lsu_pkt_d.bits.load @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.dword <= io.lsu_pkt_d.bits.dword @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.word <= io.lsu_pkt_d.bits.word @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.half <= io.lsu_pkt_d.bits.half @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.by <= io.lsu_pkt_d.bits.by @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.stack <= io.lsu_pkt_d.bits.stack @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.valid <= io.lsu_pkt_d.valid @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[lsu_lsc_ctl.scala 124:42] + node _T_67 = bits(rs1_d, 31, 28) @[lsu_lsc_ctl.scala 125:50] + addrcheck.io.rs1_region_d <= _T_67 @[lsu_lsc_ctl.scala 125:42] + addrcheck.io.rs1_d <= rs1_d @[lsu_lsc_ctl.scala 126:42] + io.is_sideeffects_m <= addrcheck.io.is_sideeffects_m @[lsu_lsc_ctl.scala 127:42] + io.addr_in_dccm_d <= addrcheck.io.addr_in_dccm_d @[lsu_lsc_ctl.scala 128:42] + io.addr_in_pic_d <= addrcheck.io.addr_in_pic_d @[lsu_lsc_ctl.scala 129:42] + addrcheck.io.scan_mode <= io.scan_mode @[lsu_lsc_ctl.scala 136:42] + wire exc_mscause_r : UInt<4> + exc_mscause_r <= UInt<4>("h00") + wire fir_dccm_access_error_r : UInt<1> + fir_dccm_access_error_r <= UInt<1>("h00") + wire fir_nondccm_access_error_r : UInt<1> + fir_nondccm_access_error_r <= UInt<1>("h00") + wire access_fault_r : UInt<1> + access_fault_r <= UInt<1>("h00") + wire misaligned_fault_r : UInt<1> + misaligned_fault_r <= UInt<1>("h00") + wire lsu_fir_error_m : UInt<2> + lsu_fir_error_m <= UInt<2>("h00") + wire fir_dccm_access_error_m : UInt<1> + fir_dccm_access_error_m <= UInt<1>("h00") + wire fir_nondccm_access_error_m : UInt<1> + fir_nondccm_access_error_m <= UInt<1>("h00") + reg access_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 148:75] + access_fault_m <= addrcheck.io.access_fault_d @[lsu_lsc_ctl.scala 148:75] + reg misaligned_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 149:75] + misaligned_fault_m <= addrcheck.io.misaligned_fault_d @[lsu_lsc_ctl.scala 149:75] + reg exc_mscause_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 150:75] + exc_mscause_m <= addrcheck.io.exc_mscause_d @[lsu_lsc_ctl.scala 150:75] + reg _T_68 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 151:75] + _T_68 <= addrcheck.io.fir_dccm_access_error_d @[lsu_lsc_ctl.scala 151:75] + fir_dccm_access_error_m <= _T_68 @[lsu_lsc_ctl.scala 151:38] + reg _T_69 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 152:75] + _T_69 <= addrcheck.io.fir_nondccm_access_error_d @[lsu_lsc_ctl.scala 152:75] + fir_nondccm_access_error_m <= _T_69 @[lsu_lsc_ctl.scala 152:38] + node _T_70 = or(access_fault_m, misaligned_fault_m) @[lsu_lsc_ctl.scala 154:34] + io.lsu_exc_m <= _T_70 @[lsu_lsc_ctl.scala 154:16] + node _T_71 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 155:64] + node _T_72 = and(io.lsu_single_ecc_error_r, _T_71) @[lsu_lsc_ctl.scala 155:62] + node _T_73 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[lsu_lsc_ctl.scala 155:111] + node _T_74 = and(_T_72, _T_73) @[lsu_lsc_ctl.scala 155:92] + node _T_75 = and(_T_74, io.lsu_pkt_r.valid) @[lsu_lsc_ctl.scala 155:136] + io.lsu_single_ecc_error_incr <= _T_75 @[lsu_lsc_ctl.scala 155:32] + node _T_76 = or(access_fault_r, misaligned_fault_r) @[lsu_lsc_ctl.scala 159:49] + node _T_77 = or(_T_76, io.lsu_double_ecc_error_r) @[lsu_lsc_ctl.scala 159:70] + node _T_78 = and(_T_77, io.lsu_pkt_r.valid) @[lsu_lsc_ctl.scala 159:99] + node _T_79 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 159:122] + node _T_80 = and(_T_78, _T_79) @[lsu_lsc_ctl.scala 159:120] + node _T_81 = eq(io.lsu_pkt_r.bits.fast_int, UInt<1>("h00")) @[lsu_lsc_ctl.scala 159:147] + node _T_82 = and(_T_80, _T_81) @[lsu_lsc_ctl.scala 159:145] + io.lsu_error_pkt_r.valid <= _T_82 @[lsu_lsc_ctl.scala 159:30] + node _T_83 = eq(io.lsu_error_pkt_r.valid, UInt<1>("h00")) @[lsu_lsc_ctl.scala 160:77] + node _T_84 = and(io.lsu_single_ecc_error_r, _T_83) @[lsu_lsc_ctl.scala 160:75] + node _T_85 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 160:105] + node _T_86 = and(_T_84, _T_85) @[lsu_lsc_ctl.scala 160:103] + io.lsu_error_pkt_r.bits.single_ecc_error <= _T_86 @[lsu_lsc_ctl.scala 160:46] + io.lsu_error_pkt_r.bits.inst_type <= io.lsu_pkt_r.bits.store @[lsu_lsc_ctl.scala 161:39] + node _T_87 = not(misaligned_fault_r) @[lsu_lsc_ctl.scala 162:42] + io.lsu_error_pkt_r.bits.exc_type <= _T_87 @[lsu_lsc_ctl.scala 162:39] + node _T_88 = eq(misaligned_fault_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 163:75] + node _T_89 = and(io.lsu_double_ecc_error_r, _T_88) @[lsu_lsc_ctl.scala 163:73] + node _T_90 = eq(access_fault_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 163:97] + node _T_91 = and(_T_89, _T_90) @[lsu_lsc_ctl.scala 163:95] + node _T_92 = bits(_T_91, 0, 0) @[lsu_lsc_ctl.scala 163:114] + node _T_93 = bits(exc_mscause_r, 3, 0) @[lsu_lsc_ctl.scala 163:144] + node _T_94 = mux(_T_92, UInt<4>("h01"), _T_93) @[lsu_lsc_ctl.scala 163:45] + io.lsu_error_pkt_r.bits.mscause <= _T_94 @[lsu_lsc_ctl.scala 163:39] + node _T_95 = bits(io.lsu_addr_r, 31, 0) @[lsu_lsc_ctl.scala 164:55] + io.lsu_error_pkt_r.bits.addr <= _T_95 @[lsu_lsc_ctl.scala 164:39] + node _T_96 = bits(fir_nondccm_access_error_r, 0, 0) @[lsu_lsc_ctl.scala 165:68] + node _T_97 = bits(fir_dccm_access_error_r, 0, 0) @[lsu_lsc_ctl.scala 165:113] + node _T_98 = and(io.lsu_pkt_r.bits.fast_int, io.lsu_double_ecc_error_r) @[lsu_lsc_ctl.scala 165:162] + node _T_99 = bits(_T_98, 0, 0) @[lsu_lsc_ctl.scala 165:191] + node _T_100 = mux(_T_99, UInt<2>("h01"), UInt<2>("h00")) @[lsu_lsc_ctl.scala 165:133] + node _T_101 = mux(_T_97, UInt<2>("h02"), _T_100) @[lsu_lsc_ctl.scala 165:88] + node _T_102 = mux(_T_96, UInt<2>("h03"), _T_101) @[lsu_lsc_ctl.scala 165:40] + io.lsu_fir_error <= _T_102 @[lsu_lsc_ctl.scala 165:34] + reg _T_103 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 167:71] + _T_103 <= access_fault_m @[lsu_lsc_ctl.scala 167:71] + access_fault_r <= _T_103 @[lsu_lsc_ctl.scala 167:34] + reg _T_104 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 168:71] + _T_104 <= exc_mscause_m @[lsu_lsc_ctl.scala 168:71] + exc_mscause_r <= _T_104 @[lsu_lsc_ctl.scala 168:34] + reg _T_105 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 169:71] + _T_105 <= fir_dccm_access_error_m @[lsu_lsc_ctl.scala 169:71] + fir_dccm_access_error_r <= _T_105 @[lsu_lsc_ctl.scala 169:34] + reg _T_106 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 170:71] + _T_106 <= fir_nondccm_access_error_m @[lsu_lsc_ctl.scala 170:71] + fir_nondccm_access_error_r <= _T_106 @[lsu_lsc_ctl.scala 170:34] + reg _T_107 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 171:71] + _T_107 <= misaligned_fault_m @[lsu_lsc_ctl.scala 171:71] + misaligned_fault_r <= _T_107 @[lsu_lsc_ctl.scala 171:34] + dma_pkt_d.bits.unsign <= UInt<1>("h00") @[lsu_lsc_ctl.scala 189:27] + dma_pkt_d.bits.stack <= UInt<1>("h00") @[lsu_lsc_ctl.scala 190:26] + dma_pkt_d.bits.fast_int <= UInt<1>("h00") @[lsu_lsc_ctl.scala 191:27] + dma_pkt_d.valid <= io.dma_lsc_ctl.dma_dccm_req @[lsu_lsc_ctl.scala 192:22] + dma_pkt_d.bits.dma <= UInt<1>("h01") @[lsu_lsc_ctl.scala 193:27] + dma_pkt_d.bits.store <= io.dma_lsc_ctl.dma_mem_write @[lsu_lsc_ctl.scala 194:27] + node _T_108 = not(io.dma_lsc_ctl.dma_mem_write) @[lsu_lsc_ctl.scala 195:30] + dma_pkt_d.bits.load <= _T_108 @[lsu_lsc_ctl.scala 195:27] + node _T_109 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 196:56] + node _T_110 = eq(_T_109, UInt<3>("h00")) @[lsu_lsc_ctl.scala 196:62] + dma_pkt_d.bits.by <= _T_110 @[lsu_lsc_ctl.scala 196:27] + node _T_111 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 197:56] + node _T_112 = eq(_T_111, UInt<3>("h01")) @[lsu_lsc_ctl.scala 197:62] + dma_pkt_d.bits.half <= _T_112 @[lsu_lsc_ctl.scala 197:27] + node _T_113 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 198:56] + node _T_114 = eq(_T_113, UInt<3>("h02")) @[lsu_lsc_ctl.scala 198:62] + dma_pkt_d.bits.word <= _T_114 @[lsu_lsc_ctl.scala 198:27] + node _T_115 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 199:56] + node _T_116 = eq(_T_115, UInt<3>("h03")) @[lsu_lsc_ctl.scala 199:62] + dma_pkt_d.bits.dword <= _T_116 @[lsu_lsc_ctl.scala 199:27] + dma_pkt_d.bits.store_data_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 200:39] + dma_pkt_d.bits.load_ldst_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 201:39] + dma_pkt_d.bits.store_data_bypass_m <= UInt<1>("h00") @[lsu_lsc_ctl.scala 202:39] + wire lsu_ld_datafn_r : UInt<32> + lsu_ld_datafn_r <= UInt<32>("h00") + wire lsu_ld_datafn_corr_r : UInt<32> + lsu_ld_datafn_corr_r <= UInt<32>("h00") + wire lsu_ld_datafn_m : UInt<32> + lsu_ld_datafn_m <= UInt<32>("h00") + node _T_117 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[lsu_lsc_ctl.scala 208:50] + node _T_118 = mux(_T_117, io.lsu_p, dma_pkt_d) @[lsu_lsc_ctl.scala 208:26] + io.lsu_pkt_d.bits.store_data_bypass_m <= _T_118.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.load_ldst_bypass_d <= _T_118.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.store_data_bypass_d <= _T_118.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.dma <= _T_118.bits.dma @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.unsign <= _T_118.bits.unsign @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.store <= _T_118.bits.store @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.load <= _T_118.bits.load @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.dword <= _T_118.bits.dword @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.word <= _T_118.bits.word @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.half <= _T_118.bits.half @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.by <= _T_118.bits.by @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.stack <= _T_118.bits.stack @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.bits.fast_int <= _T_118.bits.fast_int @[lsu_lsc_ctl.scala 208:20] + io.lsu_pkt_d.valid <= _T_118.valid @[lsu_lsc_ctl.scala 208:20] + lsu_pkt_m_in.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.dma <= io.lsu_pkt_d.bits.dma @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.unsign <= io.lsu_pkt_d.bits.unsign @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.store <= io.lsu_pkt_d.bits.store @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.load <= io.lsu_pkt_d.bits.load @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.dword <= io.lsu_pkt_d.bits.dword @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.word <= io.lsu_pkt_d.bits.word @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.half <= io.lsu_pkt_d.bits.half @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.by <= io.lsu_pkt_d.bits.by @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.stack <= io.lsu_pkt_d.bits.stack @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.valid <= io.lsu_pkt_d.valid @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_r_in.bits.store_data_bypass_m <= io.lsu_pkt_m.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.load_ldst_bypass_d <= io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.store_data_bypass_d <= io.lsu_pkt_m.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.dma <= io.lsu_pkt_m.bits.dma @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.unsign <= io.lsu_pkt_m.bits.unsign @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.store <= io.lsu_pkt_m.bits.store @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.load <= io.lsu_pkt_m.bits.load @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.dword <= io.lsu_pkt_m.bits.dword @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.word <= io.lsu_pkt_m.bits.word @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.half <= io.lsu_pkt_m.bits.half @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.by <= io.lsu_pkt_m.bits.by @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.stack <= io.lsu_pkt_m.bits.stack @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.fast_int <= io.lsu_pkt_m.bits.fast_int @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.valid <= io.lsu_pkt_m.valid @[lsu_lsc_ctl.scala 210:20] + node _T_119 = eq(io.lsu_p.bits.fast_int, UInt<1>("h00")) @[lsu_lsc_ctl.scala 212:64] + node _T_120 = and(io.flush_m_up, _T_119) @[lsu_lsc_ctl.scala 212:61] + node _T_121 = eq(_T_120, UInt<1>("h00")) @[lsu_lsc_ctl.scala 212:45] + node _T_122 = and(io.lsu_p.valid, _T_121) @[lsu_lsc_ctl.scala 212:43] + node _T_123 = or(_T_122, io.dma_lsc_ctl.dma_dccm_req) @[lsu_lsc_ctl.scala 212:90] + io.lsu_pkt_d.valid <= _T_123 @[lsu_lsc_ctl.scala 212:24] + node _T_124 = eq(io.lsu_pkt_d.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 213:68] + node _T_125 = and(io.flush_m_up, _T_124) @[lsu_lsc_ctl.scala 213:65] + node _T_126 = eq(_T_125, UInt<1>("h00")) @[lsu_lsc_ctl.scala 213:49] + node _T_127 = and(io.lsu_pkt_d.valid, _T_126) @[lsu_lsc_ctl.scala 213:47] + lsu_pkt_m_in.valid <= _T_127 @[lsu_lsc_ctl.scala 213:24] + node _T_128 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 214:68] + node _T_129 = and(io.flush_m_up, _T_128) @[lsu_lsc_ctl.scala 214:65] + node _T_130 = eq(_T_129, UInt<1>("h00")) @[lsu_lsc_ctl.scala 214:49] + node _T_131 = and(io.lsu_pkt_m.valid, _T_130) @[lsu_lsc_ctl.scala 214:47] + lsu_pkt_r_in.valid <= _T_131 @[lsu_lsc_ctl.scala 214:24] + wire _T_132 : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.store_data_bypass_m <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.load_ldst_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.store_data_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.dma <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.unsign <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.store <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.load <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.dword <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.word <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.half <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.by <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.stack <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.bits.fast_int <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + _T_132.valid <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] + reg _T_133 : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_m_clk with : (reset => (reset, _T_132)) @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.store_data_bypass_m <= lsu_pkt_m_in.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.load_ldst_bypass_d <= lsu_pkt_m_in.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.store_data_bypass_d <= lsu_pkt_m_in.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.dma <= lsu_pkt_m_in.bits.dma @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.unsign <= lsu_pkt_m_in.bits.unsign @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.store <= lsu_pkt_m_in.bits.store @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.load <= lsu_pkt_m_in.bits.load @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.dword <= lsu_pkt_m_in.bits.dword @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.word <= lsu_pkt_m_in.bits.word @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.half <= lsu_pkt_m_in.bits.half @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.by <= lsu_pkt_m_in.bits.by @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.stack <= lsu_pkt_m_in.bits.stack @[lsu_lsc_ctl.scala 216:65] + _T_133.bits.fast_int <= lsu_pkt_m_in.bits.fast_int @[lsu_lsc_ctl.scala 216:65] + _T_133.valid <= lsu_pkt_m_in.valid @[lsu_lsc_ctl.scala 216:65] + io.lsu_pkt_m.bits.store_data_bypass_m <= _T_133.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.load_ldst_bypass_d <= _T_133.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.store_data_bypass_d <= _T_133.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.dma <= _T_133.bits.dma @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.unsign <= _T_133.bits.unsign @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.store <= _T_133.bits.store @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.load <= _T_133.bits.load @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.dword <= _T_133.bits.dword @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.word <= _T_133.bits.word @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.half <= _T_133.bits.half @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.by <= _T_133.bits.by @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.stack <= _T_133.bits.stack @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.bits.fast_int <= _T_133.bits.fast_int @[lsu_lsc_ctl.scala 216:28] + io.lsu_pkt_m.valid <= _T_133.valid @[lsu_lsc_ctl.scala 216:28] + wire _T_134 : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.store_data_bypass_m <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.load_ldst_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.store_data_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.dma <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.unsign <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.store <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.load <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.dword <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.word <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.half <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.by <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.stack <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.bits.fast_int <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_134.valid <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + reg _T_135 : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_r_clk with : (reset => (reset, _T_134)) @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.store_data_bypass_m <= lsu_pkt_r_in.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.load_ldst_bypass_d <= lsu_pkt_r_in.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.store_data_bypass_d <= lsu_pkt_r_in.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.dma <= lsu_pkt_r_in.bits.dma @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.unsign <= lsu_pkt_r_in.bits.unsign @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.store <= lsu_pkt_r_in.bits.store @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.load <= lsu_pkt_r_in.bits.load @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.dword <= lsu_pkt_r_in.bits.dword @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.word <= lsu_pkt_r_in.bits.word @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.half <= lsu_pkt_r_in.bits.half @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.by <= lsu_pkt_r_in.bits.by @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.stack <= lsu_pkt_r_in.bits.stack @[lsu_lsc_ctl.scala 217:65] + _T_135.bits.fast_int <= lsu_pkt_r_in.bits.fast_int @[lsu_lsc_ctl.scala 217:65] + _T_135.valid <= lsu_pkt_r_in.valid @[lsu_lsc_ctl.scala 217:65] + io.lsu_pkt_r.bits.store_data_bypass_m <= _T_135.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.load_ldst_bypass_d <= _T_135.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.store_data_bypass_d <= _T_135.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.dma <= _T_135.bits.dma @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.unsign <= _T_135.bits.unsign @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.store <= _T_135.bits.store @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.load <= _T_135.bits.load @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.dword <= _T_135.bits.dword @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.word <= _T_135.bits.word @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.half <= _T_135.bits.half @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.by <= _T_135.bits.by @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.stack <= _T_135.bits.stack @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.bits.fast_int <= _T_135.bits.fast_int @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_r.valid <= _T_135.valid @[lsu_lsc_ctl.scala 217:28] + reg _T_136 : UInt<1>, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 218:65] + _T_136 <= lsu_pkt_m_in.valid @[lsu_lsc_ctl.scala 218:65] + io.lsu_pkt_m.valid <= _T_136 @[lsu_lsc_ctl.scala 218:28] + reg _T_137 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 219:65] + _T_137 <= lsu_pkt_r_in.valid @[lsu_lsc_ctl.scala 219:65] + io.lsu_pkt_r.valid <= _T_137 @[lsu_lsc_ctl.scala 219:28] + node _T_138 = bits(io.dma_lsc_ctl.dma_mem_wdata, 63, 0) @[lsu_lsc_ctl.scala 221:59] + node _T_139 = bits(io.dma_lsc_ctl.dma_mem_addr, 2, 0) @[lsu_lsc_ctl.scala 221:100] + node _T_140 = cat(_T_139, UInt<3>("h00")) @[Cat.scala 29:58] + node dma_mem_wdata_shifted = dshr(_T_138, _T_140) @[lsu_lsc_ctl.scala 221:66] + node _T_141 = bits(io.dma_lsc_ctl.dma_dccm_req, 0, 0) @[lsu_lsc_ctl.scala 222:63] + node _T_142 = bits(dma_mem_wdata_shifted, 31, 0) @[lsu_lsc_ctl.scala 222:91] + node _T_143 = bits(io.lsu_exu.exu_lsu_rs2_d, 31, 0) @[lsu_lsc_ctl.scala 222:122] + node store_data_d = mux(_T_141, _T_142, _T_143) @[lsu_lsc_ctl.scala 222:34] + node _T_144 = bits(io.lsu_pkt_d.bits.store_data_bypass_d, 0, 0) @[lsu_lsc_ctl.scala 223:73] + node _T_145 = bits(io.lsu_result_m, 31, 0) @[lsu_lsc_ctl.scala 223:95] + node _T_146 = bits(store_data_d, 31, 0) @[lsu_lsc_ctl.scala 223:114] + node store_data_m_in = mux(_T_144, _T_145, _T_146) @[lsu_lsc_ctl.scala 223:34] + reg store_data_pre_m : UInt, io.lsu_store_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 225:72] + store_data_pre_m <= store_data_m_in @[lsu_lsc_ctl.scala 225:72] + reg _T_147 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 226:62] + _T_147 <= io.lsu_addr_d @[lsu_lsc_ctl.scala 226:62] + io.lsu_addr_m <= _T_147 @[lsu_lsc_ctl.scala 226:24] + reg _T_148 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 227:62] + _T_148 <= io.lsu_addr_m @[lsu_lsc_ctl.scala 227:62] + io.lsu_addr_r <= _T_148 @[lsu_lsc_ctl.scala 227:24] + node _T_149 = bits(io.ldst_dual_m, 0, 0) @[lib.scala 8:44] + node _T_150 = bits(io.lsu_addr_m, 31, 3) @[lsu_lsc_ctl.scala 228:71] + node _T_151 = mux(_T_149, end_addr_pre_m, _T_150) @[lsu_lsc_ctl.scala 228:27] + node _T_152 = bits(io.end_addr_d, 2, 0) @[lsu_lsc_ctl.scala 228:128] + reg _T_153 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 228:114] + _T_153 <= _T_152 @[lsu_lsc_ctl.scala 228:114] + node _T_154 = cat(_T_151, _T_153) @[Cat.scala 29:58] + io.end_addr_m <= _T_154 @[lsu_lsc_ctl.scala 228:17] + node _T_155 = bits(io.ldst_dual_r, 0, 0) @[lib.scala 8:44] + node _T_156 = bits(io.lsu_addr_r, 31, 3) @[lsu_lsc_ctl.scala 229:71] + node _T_157 = mux(_T_155, end_addr_pre_r, _T_156) @[lsu_lsc_ctl.scala 229:27] + node _T_158 = bits(io.end_addr_m, 2, 0) @[lsu_lsc_ctl.scala 229:128] + reg _T_159 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 229:114] + _T_159 <= _T_158 @[lsu_lsc_ctl.scala 229:114] + node _T_160 = cat(_T_157, _T_159) @[Cat.scala 29:58] + io.end_addr_r <= _T_160 @[lsu_lsc_ctl.scala 229:17] + node _T_161 = bits(io.end_addr_d, 31, 3) @[lsu_lsc_ctl.scala 230:41] + node _T_162 = and(io.lsu_pkt_d.valid, io.ldst_dual_d) @[lsu_lsc_ctl.scala 230:69] + node _T_163 = or(_T_162, io.clk_override) @[lsu_lsc_ctl.scala 230:87] + node _T_164 = bits(_T_163, 0, 0) @[lib.scala 8:44] + node _T_165 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr of rvclkhdr @[lib.scala 390:23] + rvclkhdr.clock <= clock + rvclkhdr.reset <= reset + rvclkhdr.io.clk <= clock @[lib.scala 392:18] + rvclkhdr.io.en <= _T_164 @[lib.scala 393:17] + rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_166 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_164 : @[Reg.scala 28:19] + _T_166 <= _T_161 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + end_addr_pre_m <= _T_166 @[lsu_lsc_ctl.scala 230:18] + node _T_167 = bits(io.end_addr_m, 31, 3) @[lsu_lsc_ctl.scala 231:41] + node _T_168 = and(io.lsu_pkt_m.valid, io.ldst_dual_m) @[lsu_lsc_ctl.scala 231:69] + node _T_169 = or(_T_168, io.clk_override) @[lsu_lsc_ctl.scala 231:87] + node _T_170 = bits(_T_169, 0, 0) @[lib.scala 8:44] + node _T_171 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 390:23] + rvclkhdr_1.clock <= clock + rvclkhdr_1.reset <= reset + rvclkhdr_1.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_1.io.en <= _T_170 @[lib.scala 393:17] + rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_172 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_170 : @[Reg.scala 28:19] + _T_172 <= _T_167 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + end_addr_pre_r <= _T_172 @[lsu_lsc_ctl.scala 231:18] + reg _T_173 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 232:62] + _T_173 <= io.addr_in_dccm_d @[lsu_lsc_ctl.scala 232:62] + io.addr_in_dccm_m <= _T_173 @[lsu_lsc_ctl.scala 232:24] + reg _T_174 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 233:62] + _T_174 <= io.addr_in_dccm_m @[lsu_lsc_ctl.scala 233:62] + io.addr_in_dccm_r <= _T_174 @[lsu_lsc_ctl.scala 233:24] + reg _T_175 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 234:62] + _T_175 <= io.addr_in_pic_d @[lsu_lsc_ctl.scala 234:62] + io.addr_in_pic_m <= _T_175 @[lsu_lsc_ctl.scala 234:24] + reg _T_176 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 235:62] + _T_176 <= io.addr_in_pic_m @[lsu_lsc_ctl.scala 235:62] + io.addr_in_pic_r <= _T_176 @[lsu_lsc_ctl.scala 235:24] + reg _T_177 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 236:62] + _T_177 <= addrcheck.io.addr_external_d @[lsu_lsc_ctl.scala 236:62] + io.addr_external_m <= _T_177 @[lsu_lsc_ctl.scala 236:24] + reg addr_external_r : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 237:66] + addr_external_r <= io.addr_external_m @[lsu_lsc_ctl.scala 237:66] + node _T_178 = or(io.addr_external_m, io.clk_override) @[lsu_lsc_ctl.scala 238:77] + node _T_179 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 390:23] + rvclkhdr_2.clock <= clock + rvclkhdr_2.reset <= reset + rvclkhdr_2.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_2.io.en <= _T_178 @[lib.scala 393:17] + rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg bus_read_data_r : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_178 : @[Reg.scala 28:19] + bus_read_data_r <= io.bus_read_data_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_180 = bits(io.lsu_ld_data_corr_r, 31, 1) @[lsu_lsc_ctl.scala 241:52] + io.lsu_fir_addr <= _T_180 @[lsu_lsc_ctl.scala 241:28] + io.lsu_addr_d <= full_addr_d @[lsu_lsc_ctl.scala 243:28] + node _T_181 = or(io.lsu_pkt_r.bits.store, io.lsu_pkt_r.bits.load) @[lsu_lsc_ctl.scala 245:68] + node _T_182 = and(io.lsu_pkt_r.valid, _T_181) @[lsu_lsc_ctl.scala 245:41] + node _T_183 = eq(io.flush_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 245:96] + node _T_184 = and(_T_182, _T_183) @[lsu_lsc_ctl.scala 245:94] + node _T_185 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 245:110] + node _T_186 = and(_T_184, _T_185) @[lsu_lsc_ctl.scala 245:108] + io.lsu_commit_r <= _T_186 @[lsu_lsc_ctl.scala 245:19] + node _T_187 = bits(io.picm_mask_data_m, 31, 0) @[lsu_lsc_ctl.scala 246:52] + node _T_188 = eq(io.addr_in_pic_m, UInt<1>("h00")) @[lsu_lsc_ctl.scala 246:69] + node _T_189 = bits(_T_188, 0, 0) @[Bitwise.scala 72:15] + node _T_190 = mux(_T_189, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_191 = or(_T_187, _T_190) @[lsu_lsc_ctl.scala 246:59] + node _T_192 = bits(io.lsu_pkt_m.bits.store_data_bypass_m, 0, 0) @[lsu_lsc_ctl.scala 246:133] + node _T_193 = mux(_T_192, io.lsu_result_m, store_data_pre_m) @[lsu_lsc_ctl.scala 246:94] + node _T_194 = and(_T_191, _T_193) @[lsu_lsc_ctl.scala 246:89] + io.store_data_m <= _T_194 @[lsu_lsc_ctl.scala 246:29] + node _T_195 = bits(addr_external_r, 0, 0) @[lib.scala 8:44] + node _T_196 = mux(_T_195, bus_read_data_r, io.lsu_ld_data_r) @[lsu_lsc_ctl.scala 250:33] + lsu_ld_datafn_r <= _T_196 @[lsu_lsc_ctl.scala 250:27] + node _T_197 = bits(addr_external_r, 0, 0) @[lib.scala 8:44] + node _T_198 = mux(_T_197, bus_read_data_r, io.lsu_ld_data_corr_r) @[lsu_lsc_ctl.scala 251:33] + lsu_ld_datafn_corr_r <= _T_198 @[lsu_lsc_ctl.scala 251:27] + node _T_199 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 253:66] + node _T_200 = bits(_T_199, 0, 0) @[Bitwise.scala 72:15] + node _T_201 = mux(_T_200, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_202 = bits(lsu_ld_datafn_r, 7, 0) @[lsu_lsc_ctl.scala 253:125] + node _T_203 = cat(UInt<24>("h00"), _T_202) @[Cat.scala 29:58] + node _T_204 = and(_T_201, _T_203) @[lsu_lsc_ctl.scala 253:94] + node _T_205 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 254:43] + node _T_206 = bits(_T_205, 0, 0) @[Bitwise.scala 72:15] + node _T_207 = mux(_T_206, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_208 = bits(lsu_ld_datafn_r, 15, 0) @[lsu_lsc_ctl.scala 254:102] + node _T_209 = cat(UInt<16>("h00"), _T_208) @[Cat.scala 29:58] + node _T_210 = and(_T_207, _T_209) @[lsu_lsc_ctl.scala 254:71] + node _T_211 = or(_T_204, _T_210) @[lsu_lsc_ctl.scala 253:133] + node _T_212 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 255:17] + node _T_213 = and(_T_212, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 255:43] + node _T_214 = bits(_T_213, 0, 0) @[Bitwise.scala 72:15] + node _T_215 = mux(_T_214, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_216 = bits(lsu_ld_datafn_r, 7, 7) @[lsu_lsc_ctl.scala 255:102] + node _T_217 = bits(_T_216, 0, 0) @[Bitwise.scala 72:15] + node _T_218 = mux(_T_217, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] + node _T_219 = bits(lsu_ld_datafn_r, 7, 0) @[lsu_lsc_ctl.scala 255:125] + node _T_220 = cat(_T_218, _T_219) @[Cat.scala 29:58] + node _T_221 = and(_T_215, _T_220) @[lsu_lsc_ctl.scala 255:71] + node _T_222 = or(_T_211, _T_221) @[lsu_lsc_ctl.scala 254:114] + node _T_223 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 256:17] + node _T_224 = and(_T_223, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 256:43] + node _T_225 = bits(_T_224, 0, 0) @[Bitwise.scala 72:15] + node _T_226 = mux(_T_225, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_227 = bits(lsu_ld_datafn_r, 15, 15) @[lsu_lsc_ctl.scala 256:101] + node _T_228 = bits(_T_227, 0, 0) @[Bitwise.scala 72:15] + node _T_229 = mux(_T_228, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] + node _T_230 = bits(lsu_ld_datafn_r, 15, 0) @[lsu_lsc_ctl.scala 256:125] + node _T_231 = cat(_T_229, _T_230) @[Cat.scala 29:58] + node _T_232 = and(_T_226, _T_231) @[lsu_lsc_ctl.scala 256:71] + node _T_233 = or(_T_222, _T_232) @[lsu_lsc_ctl.scala 255:134] + node _T_234 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_235 = mux(_T_234, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_236 = bits(lsu_ld_datafn_r, 31, 0) @[lsu_lsc_ctl.scala 257:60] + node _T_237 = and(_T_235, _T_236) @[lsu_lsc_ctl.scala 257:43] + node _T_238 = or(_T_233, _T_237) @[lsu_lsc_ctl.scala 256:134] + io.lsu_result_m <= _T_238 @[lsu_lsc_ctl.scala 253:27] + node _T_239 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 259:66] + node _T_240 = bits(_T_239, 0, 0) @[Bitwise.scala 72:15] + node _T_241 = mux(_T_240, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_242 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 259:130] + node _T_243 = cat(UInt<24>("h00"), _T_242) @[Cat.scala 29:58] + node _T_244 = and(_T_241, _T_243) @[lsu_lsc_ctl.scala 259:94] + node _T_245 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 260:43] + node _T_246 = bits(_T_245, 0, 0) @[Bitwise.scala 72:15] + node _T_247 = mux(_T_246, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_248 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 260:107] + node _T_249 = cat(UInt<16>("h00"), _T_248) @[Cat.scala 29:58] + node _T_250 = and(_T_247, _T_249) @[lsu_lsc_ctl.scala 260:71] + node _T_251 = or(_T_244, _T_250) @[lsu_lsc_ctl.scala 259:138] + node _T_252 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 261:17] + node _T_253 = and(_T_252, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 261:43] + node _T_254 = bits(_T_253, 0, 0) @[Bitwise.scala 72:15] + node _T_255 = mux(_T_254, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_256 = bits(lsu_ld_datafn_corr_r, 7, 7) @[lsu_lsc_ctl.scala 261:107] + node _T_257 = bits(_T_256, 0, 0) @[Bitwise.scala 72:15] + node _T_258 = mux(_T_257, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] + node _T_259 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 261:135] + node _T_260 = cat(_T_258, _T_259) @[Cat.scala 29:58] + node _T_261 = and(_T_255, _T_260) @[lsu_lsc_ctl.scala 261:71] + node _T_262 = or(_T_251, _T_261) @[lsu_lsc_ctl.scala 260:119] + node _T_263 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 262:17] + node _T_264 = and(_T_263, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 262:43] + node _T_265 = bits(_T_264, 0, 0) @[Bitwise.scala 72:15] + node _T_266 = mux(_T_265, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_267 = bits(lsu_ld_datafn_corr_r, 15, 15) @[lsu_lsc_ctl.scala 262:106] + node _T_268 = bits(_T_267, 0, 0) @[Bitwise.scala 72:15] + node _T_269 = mux(_T_268, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] + node _T_270 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 262:135] + node _T_271 = cat(_T_269, _T_270) @[Cat.scala 29:58] + node _T_272 = and(_T_266, _T_271) @[lsu_lsc_ctl.scala 262:71] + node _T_273 = or(_T_262, _T_272) @[lsu_lsc_ctl.scala 261:144] + node _T_274 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_275 = mux(_T_274, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_276 = bits(lsu_ld_datafn_corr_r, 31, 0) @[lsu_lsc_ctl.scala 263:65] + node _T_277 = and(_T_275, _T_276) @[lsu_lsc_ctl.scala 263:43] + node _T_278 = or(_T_273, _T_277) @[lsu_lsc_ctl.scala 262:144] + io.lsu_result_corr_r <= _T_278 @[lsu_lsc_ctl.scala 259:27] + extmodule gated_latch_3 : output Q : Clock input CK : Clock @@ -347,610 +948,6 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - module lsu_lsc_ctl : - input clock : Clock - input reset : AsyncReset - output io : {flip clk_override : UInt<1>, flip lsu_c1_m_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_store_c1_m_clk : Clock, flip lsu_ld_data_r : UInt<32>, flip lsu_ld_data_corr_r : UInt<32>, flip lsu_single_ecc_error_r : UInt<1>, flip lsu_double_ecc_error_r : UInt<1>, flip lsu_ld_data_m : UInt<32>, flip lsu_single_ecc_error_m : UInt<1>, flip lsu_double_ecc_error_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, lsu_exu : {flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>}, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip dec_lsu_valid_raw_d : UInt<1>, flip dec_lsu_offset_d : UInt<12>, flip picm_mask_data_m : UInt<32>, flip bus_read_data_m : UInt<32>, lsu_result_m : UInt<32>, lsu_result_corr_r : UInt<32>, lsu_addr_d : UInt<32>, lsu_addr_m : UInt<32>, lsu_addr_r : UInt<32>, end_addr_d : UInt<32>, end_addr_m : UInt<32>, end_addr_r : UInt<32>, store_data_m : UInt<32>, flip dec_tlu_mrac_ff : UInt<32>, lsu_exc_m : UInt<1>, is_sideeffects_m : UInt<1>, lsu_commit_r : UInt<1>, lsu_single_ecc_error_incr : UInt<1>, lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, lsu_fir_addr : UInt<31>, lsu_fir_error : UInt<2>, addr_in_dccm_d : UInt<1>, addr_in_dccm_m : UInt<1>, addr_in_dccm_r : UInt<1>, addr_in_pic_d : UInt<1>, addr_in_pic_m : UInt<1>, addr_in_pic_r : UInt<1>, addr_external_m : UInt<1>, dma_lsc_ctl : {flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>}, lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip scan_mode : UInt<1>} - - wire end_addr_pre_m : UInt<29> - end_addr_pre_m <= UInt<29>("h00") - wire end_addr_pre_r : UInt<29> - end_addr_pre_r <= UInt<29>("h00") - wire dma_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 95:29] - wire lsu_pkt_m_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 96:29] - wire lsu_pkt_r_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 97:29] - wire lsu_error_pkt_m : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[lsu_lsc_ctl.scala 98:29] - node _T = bits(io.dec_lsu_valid_raw_d, 0, 0) @[lsu_lsc_ctl.scala 100:52] - node lsu_rs1_d = mux(_T, io.lsu_exu.exu_lsu_rs1_d, io.dma_lsc_ctl.dma_mem_addr) @[lsu_lsc_ctl.scala 100:28] - node _T_1 = bits(io.dec_lsu_offset_d, 11, 0) @[lsu_lsc_ctl.scala 101:44] - node _T_2 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[Bitwise.scala 72:15] - node _T_3 = mux(_T_2, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12] - node lsu_offset_d = and(_T_1, _T_3) @[lsu_lsc_ctl.scala 101:51] - node _T_4 = bits(io.lsu_pkt_d.bits.load_ldst_bypass_d, 0, 0) @[lsu_lsc_ctl.scala 104:66] - node rs1_d = mux(_T_4, io.lsu_result_m, lsu_rs1_d) @[lsu_lsc_ctl.scala 104:28] - node _T_5 = bits(rs1_d, 11, 0) @[lib.scala 92:31] - node _T_6 = cat(UInt<1>("h00"), _T_5) @[Cat.scala 29:58] - node _T_7 = bits(lsu_offset_d, 11, 0) @[lib.scala 92:60] - node _T_8 = cat(UInt<1>("h00"), _T_7) @[Cat.scala 29:58] - node _T_9 = add(_T_6, _T_8) @[lib.scala 92:39] - node _T_10 = tail(_T_9, 1) @[lib.scala 92:39] - node _T_11 = bits(lsu_offset_d, 11, 11) @[lib.scala 93:41] - node _T_12 = bits(_T_10, 12, 12) @[lib.scala 93:50] - node _T_13 = xor(_T_11, _T_12) @[lib.scala 93:46] - node _T_14 = not(_T_13) @[lib.scala 93:33] - node _T_15 = bits(_T_14, 0, 0) @[Bitwise.scala 72:15] - node _T_16 = mux(_T_15, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] - node _T_17 = bits(rs1_d, 31, 12) @[lib.scala 93:63] - node _T_18 = and(_T_16, _T_17) @[lib.scala 93:58] - node _T_19 = bits(lsu_offset_d, 11, 11) @[lib.scala 94:25] - node _T_20 = not(_T_19) @[lib.scala 94:18] - node _T_21 = bits(_T_10, 12, 12) @[lib.scala 94:34] - node _T_22 = and(_T_20, _T_21) @[lib.scala 94:30] - node _T_23 = bits(_T_22, 0, 0) @[Bitwise.scala 72:15] - node _T_24 = mux(_T_23, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] - node _T_25 = bits(rs1_d, 31, 12) @[lib.scala 94:47] - node _T_26 = add(_T_25, UInt<1>("h01")) @[lib.scala 94:54] - node _T_27 = tail(_T_26, 1) @[lib.scala 94:54] - node _T_28 = and(_T_24, _T_27) @[lib.scala 94:41] - node _T_29 = or(_T_18, _T_28) @[lib.scala 93:72] - node _T_30 = bits(lsu_offset_d, 11, 11) @[lib.scala 95:24] - node _T_31 = bits(_T_10, 12, 12) @[lib.scala 95:34] - node _T_32 = not(_T_31) @[lib.scala 95:31] - node _T_33 = and(_T_30, _T_32) @[lib.scala 95:29] - node _T_34 = bits(_T_33, 0, 0) @[Bitwise.scala 72:15] - node _T_35 = mux(_T_34, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] - node _T_36 = bits(rs1_d, 31, 12) @[lib.scala 95:47] - node _T_37 = sub(_T_36, UInt<1>("h01")) @[lib.scala 95:54] - node _T_38 = tail(_T_37, 1) @[lib.scala 95:54] - node _T_39 = and(_T_35, _T_38) @[lib.scala 95:41] - node _T_40 = or(_T_29, _T_39) @[lib.scala 94:61] - node _T_41 = bits(_T_10, 11, 0) @[lib.scala 96:22] - node full_addr_d = cat(_T_40, _T_41) @[Cat.scala 29:58] - node _T_42 = bits(io.lsu_pkt_d.bits.half, 0, 0) @[Bitwise.scala 72:15] - node _T_43 = mux(_T_42, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_44 = and(_T_43, UInt<3>("h01")) @[lsu_lsc_ctl.scala 109:58] - node _T_45 = bits(io.lsu_pkt_d.bits.word, 0, 0) @[Bitwise.scala 72:15] - node _T_46 = mux(_T_45, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_47 = and(_T_46, UInt<3>("h03")) @[lsu_lsc_ctl.scala 110:40] - node _T_48 = or(_T_44, _T_47) @[lsu_lsc_ctl.scala 109:70] - node _T_49 = bits(io.lsu_pkt_d.bits.dword, 0, 0) @[Bitwise.scala 72:15] - node _T_50 = mux(_T_49, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_51 = and(_T_50, UInt<3>("h07")) @[lsu_lsc_ctl.scala 111:40] - node addr_offset_d = or(_T_48, _T_51) @[lsu_lsc_ctl.scala 110:52] - node _T_52 = bits(lsu_offset_d, 11, 11) @[lsu_lsc_ctl.scala 113:39] - node _T_53 = bits(lsu_offset_d, 11, 0) @[lsu_lsc_ctl.scala 113:52] - node _T_54 = cat(_T_52, _T_53) @[Cat.scala 29:58] - node _T_55 = mux(UInt<1>("h00"), UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12] - node _T_56 = bits(addr_offset_d, 2, 0) @[lsu_lsc_ctl.scala 113:91] - node _T_57 = cat(_T_55, _T_56) @[Cat.scala 29:58] - node _T_58 = add(_T_54, _T_57) @[lsu_lsc_ctl.scala 113:60] - node end_addr_offset_d = tail(_T_58, 1) @[lsu_lsc_ctl.scala 113:60] - node _T_59 = bits(rs1_d, 31, 0) @[lsu_lsc_ctl.scala 114:32] - node _T_60 = bits(end_addr_offset_d, 12, 12) @[lsu_lsc_ctl.scala 114:70] - node _T_61 = bits(_T_60, 0, 0) @[Bitwise.scala 72:15] - node _T_62 = mux(_T_61, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12] - node _T_63 = bits(end_addr_offset_d, 12, 0) @[lsu_lsc_ctl.scala 114:93] - node _T_64 = cat(_T_62, _T_63) @[Cat.scala 29:58] - node _T_65 = add(_T_59, _T_64) @[lsu_lsc_ctl.scala 114:39] - node full_end_addr_d = tail(_T_65, 1) @[lsu_lsc_ctl.scala 114:39] - io.end_addr_d <= full_end_addr_d @[lsu_lsc_ctl.scala 115:24] - inst addrcheck of lsu_addrcheck @[lsu_lsc_ctl.scala 118:25] - addrcheck.clock <= clock - addrcheck.reset <= reset - addrcheck.io.lsu_c2_m_clk <= io.lsu_c2_m_clk @[lsu_lsc_ctl.scala 120:42] - addrcheck.io.start_addr_d <= full_addr_d @[lsu_lsc_ctl.scala 122:42] - addrcheck.io.end_addr_d <= full_end_addr_d @[lsu_lsc_ctl.scala 123:42] - addrcheck.io.lsu_pkt_d.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.dma <= io.lsu_pkt_d.bits.dma @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.unsign <= io.lsu_pkt_d.bits.unsign @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.store <= io.lsu_pkt_d.bits.store @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.load <= io.lsu_pkt_d.bits.load @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.dword <= io.lsu_pkt_d.bits.dword @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.word <= io.lsu_pkt_d.bits.word @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.half <= io.lsu_pkt_d.bits.half @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.by <= io.lsu_pkt_d.bits.by @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.valid <= io.lsu_pkt_d.valid @[lsu_lsc_ctl.scala 124:42] - addrcheck.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[lsu_lsc_ctl.scala 125:42] - node _T_66 = bits(rs1_d, 31, 28) @[lsu_lsc_ctl.scala 126:50] - addrcheck.io.rs1_region_d <= _T_66 @[lsu_lsc_ctl.scala 126:42] - addrcheck.io.rs1_d <= rs1_d @[lsu_lsc_ctl.scala 127:42] - io.is_sideeffects_m <= addrcheck.io.is_sideeffects_m @[lsu_lsc_ctl.scala 128:42] - io.addr_in_dccm_d <= addrcheck.io.addr_in_dccm_d @[lsu_lsc_ctl.scala 129:42] - io.addr_in_pic_d <= addrcheck.io.addr_in_pic_d @[lsu_lsc_ctl.scala 130:42] - addrcheck.io.scan_mode <= io.scan_mode @[lsu_lsc_ctl.scala 137:42] - wire exc_mscause_r : UInt<4> - exc_mscause_r <= UInt<4>("h00") - wire fir_dccm_access_error_r : UInt<1> - fir_dccm_access_error_r <= UInt<1>("h00") - wire fir_nondccm_access_error_r : UInt<1> - fir_nondccm_access_error_r <= UInt<1>("h00") - wire access_fault_r : UInt<1> - access_fault_r <= UInt<1>("h00") - wire misaligned_fault_r : UInt<1> - misaligned_fault_r <= UInt<1>("h00") - wire lsu_fir_error_m : UInt<2> - lsu_fir_error_m <= UInt<2>("h00") - wire fir_dccm_access_error_m : UInt<1> - fir_dccm_access_error_m <= UInt<1>("h00") - wire fir_nondccm_access_error_m : UInt<1> - fir_nondccm_access_error_m <= UInt<1>("h00") - reg access_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 149:75] - access_fault_m <= addrcheck.io.access_fault_d @[lsu_lsc_ctl.scala 149:75] - reg misaligned_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 150:75] - misaligned_fault_m <= addrcheck.io.misaligned_fault_d @[lsu_lsc_ctl.scala 150:75] - reg exc_mscause_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 151:75] - exc_mscause_m <= addrcheck.io.exc_mscause_d @[lsu_lsc_ctl.scala 151:75] - reg _T_67 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 152:75] - _T_67 <= addrcheck.io.fir_dccm_access_error_d @[lsu_lsc_ctl.scala 152:75] - fir_dccm_access_error_m <= _T_67 @[lsu_lsc_ctl.scala 152:38] - reg _T_68 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 153:75] - _T_68 <= addrcheck.io.fir_nondccm_access_error_d @[lsu_lsc_ctl.scala 153:75] - fir_nondccm_access_error_m <= _T_68 @[lsu_lsc_ctl.scala 153:38] - node _T_69 = or(access_fault_m, misaligned_fault_m) @[lsu_lsc_ctl.scala 155:34] - io.lsu_exc_m <= _T_69 @[lsu_lsc_ctl.scala 155:16] - node _T_70 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 156:64] - node _T_71 = and(io.lsu_single_ecc_error_r, _T_70) @[lsu_lsc_ctl.scala 156:62] - node _T_72 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[lsu_lsc_ctl.scala 156:111] - node _T_73 = and(_T_71, _T_72) @[lsu_lsc_ctl.scala 156:92] - node _T_74 = and(_T_73, io.lsu_pkt_r.valid) @[lsu_lsc_ctl.scala 156:136] - io.lsu_single_ecc_error_incr <= _T_74 @[lsu_lsc_ctl.scala 156:32] - node _T_75 = or(access_fault_m, misaligned_fault_m) @[lsu_lsc_ctl.scala 178:46] - node _T_76 = or(_T_75, io.lsu_double_ecc_error_m) @[lsu_lsc_ctl.scala 178:67] - node _T_77 = and(_T_76, io.lsu_pkt_m.valid) @[lsu_lsc_ctl.scala 178:96] - node _T_78 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 178:119] - node _T_79 = and(_T_77, _T_78) @[lsu_lsc_ctl.scala 178:117] - node _T_80 = eq(io.lsu_pkt_m.bits.fast_int, UInt<1>("h00")) @[lsu_lsc_ctl.scala 178:144] - node _T_81 = and(_T_79, _T_80) @[lsu_lsc_ctl.scala 178:142] - node _T_82 = eq(io.flush_m_up, UInt<1>("h00")) @[lsu_lsc_ctl.scala 178:174] - node _T_83 = and(_T_81, _T_82) @[lsu_lsc_ctl.scala 178:172] - lsu_error_pkt_m.valid <= _T_83 @[lsu_lsc_ctl.scala 178:27] - node _T_84 = eq(lsu_error_pkt_m.valid, UInt<1>("h00")) @[lsu_lsc_ctl.scala 179:75] - node _T_85 = and(io.lsu_single_ecc_error_m, _T_84) @[lsu_lsc_ctl.scala 179:73] - node _T_86 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 179:101] - node _T_87 = and(_T_85, _T_86) @[lsu_lsc_ctl.scala 179:99] - lsu_error_pkt_m.bits.single_ecc_error <= _T_87 @[lsu_lsc_ctl.scala 179:43] - lsu_error_pkt_m.bits.inst_type <= io.lsu_pkt_m.bits.store @[lsu_lsc_ctl.scala 180:43] - node _T_88 = not(misaligned_fault_m) @[lsu_lsc_ctl.scala 181:46] - lsu_error_pkt_m.bits.exc_type <= _T_88 @[lsu_lsc_ctl.scala 181:43] - node _T_89 = eq(misaligned_fault_m, UInt<1>("h00")) @[lsu_lsc_ctl.scala 182:80] - node _T_90 = and(io.lsu_double_ecc_error_m, _T_89) @[lsu_lsc_ctl.scala 182:78] - node _T_91 = eq(access_fault_m, UInt<1>("h00")) @[lsu_lsc_ctl.scala 182:102] - node _T_92 = and(_T_90, _T_91) @[lsu_lsc_ctl.scala 182:100] - node _T_93 = eq(_T_92, UInt<1>("h01")) @[lsu_lsc_ctl.scala 182:118] - node _T_94 = bits(exc_mscause_m, 3, 0) @[lsu_lsc_ctl.scala 182:149] - node _T_95 = mux(_T_93, UInt<4>("h01"), _T_94) @[lsu_lsc_ctl.scala 182:49] - lsu_error_pkt_m.bits.mscause <= _T_95 @[lsu_lsc_ctl.scala 182:43] - node _T_96 = bits(io.lsu_addr_m, 31, 0) @[lsu_lsc_ctl.scala 183:59] - lsu_error_pkt_m.bits.addr <= _T_96 @[lsu_lsc_ctl.scala 183:43] - node _T_97 = bits(fir_nondccm_access_error_m, 0, 0) @[lsu_lsc_ctl.scala 184:72] - node _T_98 = bits(fir_dccm_access_error_m, 0, 0) @[lsu_lsc_ctl.scala 184:117] - node _T_99 = and(io.lsu_pkt_m.bits.fast_int, io.lsu_double_ecc_error_m) @[lsu_lsc_ctl.scala 184:166] - node _T_100 = bits(_T_99, 0, 0) @[lsu_lsc_ctl.scala 184:195] - node _T_101 = mux(_T_100, UInt<2>("h01"), UInt<2>("h00")) @[lsu_lsc_ctl.scala 184:137] - node _T_102 = mux(_T_98, UInt<2>("h02"), _T_101) @[lsu_lsc_ctl.scala 184:92] - node _T_103 = mux(_T_97, UInt<2>("h03"), _T_102) @[lsu_lsc_ctl.scala 184:44] - lsu_fir_error_m <= _T_103 @[lsu_lsc_ctl.scala 184:38] - node _T_104 = or(lsu_error_pkt_m.valid, lsu_error_pkt_m.bits.single_ecc_error) @[lsu_lsc_ctl.scala 185:73] - node _T_105 = or(_T_104, io.clk_override) @[lsu_lsc_ctl.scala 185:113] - node _T_106 = bits(_T_105, 0, 0) @[lib.scala 8:44] - node _T_107 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] - inst rvclkhdr of rvclkhdr @[lib.scala 378:23] - rvclkhdr.clock <= clock - rvclkhdr.reset <= reset - rvclkhdr.io.clk <= clock @[lib.scala 380:18] - rvclkhdr.io.en <= _T_106 @[lib.scala 381:17] - rvclkhdr.io.scan_mode <= _T_107 @[lib.scala 382:24] - wire _T_108 : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[lib.scala 384:33] - _T_108.bits.addr <= UInt<32>("h00") @[lib.scala 384:33] - _T_108.bits.mscause <= UInt<4>("h00") @[lib.scala 384:33] - _T_108.bits.exc_type <= UInt<1>("h00") @[lib.scala 384:33] - _T_108.bits.inst_type <= UInt<1>("h00") @[lib.scala 384:33] - _T_108.bits.single_ecc_error <= UInt<1>("h00") @[lib.scala 384:33] - _T_108.valid <= UInt<1>("h00") @[lib.scala 384:33] - reg _T_109 : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, rvclkhdr.io.l1clk with : (reset => (reset, _T_108)) @[lib.scala 384:16] - _T_109.bits.addr <= lsu_error_pkt_m.bits.addr @[lib.scala 384:16] - _T_109.bits.mscause <= lsu_error_pkt_m.bits.mscause @[lib.scala 384:16] - _T_109.bits.exc_type <= lsu_error_pkt_m.bits.exc_type @[lib.scala 384:16] - _T_109.bits.inst_type <= lsu_error_pkt_m.bits.inst_type @[lib.scala 384:16] - _T_109.bits.single_ecc_error <= lsu_error_pkt_m.bits.single_ecc_error @[lib.scala 384:16] - _T_109.valid <= lsu_error_pkt_m.valid @[lib.scala 384:16] - io.lsu_error_pkt_r.bits.addr <= _T_109.bits.addr @[lsu_lsc_ctl.scala 185:24] - io.lsu_error_pkt_r.bits.mscause <= _T_109.bits.mscause @[lsu_lsc_ctl.scala 185:24] - io.lsu_error_pkt_r.bits.exc_type <= _T_109.bits.exc_type @[lsu_lsc_ctl.scala 185:24] - io.lsu_error_pkt_r.bits.inst_type <= _T_109.bits.inst_type @[lsu_lsc_ctl.scala 185:24] - io.lsu_error_pkt_r.bits.single_ecc_error <= _T_109.bits.single_ecc_error @[lsu_lsc_ctl.scala 185:24] - io.lsu_error_pkt_r.valid <= _T_109.valid @[lsu_lsc_ctl.scala 185:24] - reg _T_110 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 186:83] - _T_110 <= lsu_error_pkt_m.bits.single_ecc_error @[lsu_lsc_ctl.scala 186:83] - io.lsu_error_pkt_r.bits.single_ecc_error <= _T_110 @[lsu_lsc_ctl.scala 186:46] - reg _T_111 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 187:67] - _T_111 <= lsu_error_pkt_m.valid @[lsu_lsc_ctl.scala 187:67] - io.lsu_error_pkt_r.valid <= _T_111 @[lsu_lsc_ctl.scala 187:30] - reg _T_112 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 188:48] - _T_112 <= lsu_fir_error_m @[lsu_lsc_ctl.scala 188:48] - io.lsu_fir_error <= _T_112 @[lsu_lsc_ctl.scala 188:38] - dma_pkt_d.bits.unsign <= UInt<1>("h00") @[lsu_lsc_ctl.scala 190:27] - dma_pkt_d.bits.fast_int <= UInt<1>("h00") @[lsu_lsc_ctl.scala 191:27] - dma_pkt_d.valid <= io.dma_lsc_ctl.dma_dccm_req @[lsu_lsc_ctl.scala 192:22] - dma_pkt_d.bits.dma <= UInt<1>("h01") @[lsu_lsc_ctl.scala 193:27] - dma_pkt_d.bits.store <= io.dma_lsc_ctl.dma_mem_write @[lsu_lsc_ctl.scala 194:27] - node _T_113 = not(io.dma_lsc_ctl.dma_mem_write) @[lsu_lsc_ctl.scala 195:30] - dma_pkt_d.bits.load <= _T_113 @[lsu_lsc_ctl.scala 195:27] - node _T_114 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 196:56] - node _T_115 = eq(_T_114, UInt<3>("h00")) @[lsu_lsc_ctl.scala 196:62] - dma_pkt_d.bits.by <= _T_115 @[lsu_lsc_ctl.scala 196:27] - node _T_116 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 197:56] - node _T_117 = eq(_T_116, UInt<3>("h01")) @[lsu_lsc_ctl.scala 197:62] - dma_pkt_d.bits.half <= _T_117 @[lsu_lsc_ctl.scala 197:27] - node _T_118 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 198:56] - node _T_119 = eq(_T_118, UInt<3>("h02")) @[lsu_lsc_ctl.scala 198:62] - dma_pkt_d.bits.word <= _T_119 @[lsu_lsc_ctl.scala 198:27] - node _T_120 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 199:56] - node _T_121 = eq(_T_120, UInt<3>("h03")) @[lsu_lsc_ctl.scala 199:62] - dma_pkt_d.bits.dword <= _T_121 @[lsu_lsc_ctl.scala 199:27] - dma_pkt_d.bits.store_data_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 200:39] - dma_pkt_d.bits.load_ldst_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 201:39] - dma_pkt_d.bits.store_data_bypass_m <= UInt<1>("h00") @[lsu_lsc_ctl.scala 202:39] - wire lsu_ld_datafn_r : UInt<32> - lsu_ld_datafn_r <= UInt<32>("h00") - wire lsu_ld_datafn_corr_r : UInt<32> - lsu_ld_datafn_corr_r <= UInt<32>("h00") - wire lsu_ld_datafn_m : UInt<32> - lsu_ld_datafn_m <= UInt<32>("h00") - node _T_122 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[lsu_lsc_ctl.scala 208:50] - node _T_123 = mux(_T_122, io.lsu_p, dma_pkt_d) @[lsu_lsc_ctl.scala 208:26] - io.lsu_pkt_d.bits.store_data_bypass_m <= _T_123.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.load_ldst_bypass_d <= _T_123.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.store_data_bypass_d <= _T_123.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.dma <= _T_123.bits.dma @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.unsign <= _T_123.bits.unsign @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.store <= _T_123.bits.store @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.load <= _T_123.bits.load @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.dword <= _T_123.bits.dword @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.word <= _T_123.bits.word @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.half <= _T_123.bits.half @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.by <= _T_123.bits.by @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.bits.fast_int <= _T_123.bits.fast_int @[lsu_lsc_ctl.scala 208:20] - io.lsu_pkt_d.valid <= _T_123.valid @[lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.dma <= io.lsu_pkt_d.bits.dma @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.unsign <= io.lsu_pkt_d.bits.unsign @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.store <= io.lsu_pkt_d.bits.store @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.load <= io.lsu_pkt_d.bits.load @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.dword <= io.lsu_pkt_d.bits.dword @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.word <= io.lsu_pkt_d.bits.word @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.half <= io.lsu_pkt_d.bits.half @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.by <= io.lsu_pkt_d.bits.by @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_m_in.valid <= io.lsu_pkt_d.valid @[lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.store_data_bypass_m <= io.lsu_pkt_m.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.load_ldst_bypass_d <= io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.store_data_bypass_d <= io.lsu_pkt_m.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.dma <= io.lsu_pkt_m.bits.dma @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.unsign <= io.lsu_pkt_m.bits.unsign @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.store <= io.lsu_pkt_m.bits.store @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.load <= io.lsu_pkt_m.bits.load @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.dword <= io.lsu_pkt_m.bits.dword @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.word <= io.lsu_pkt_m.bits.word @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.half <= io.lsu_pkt_m.bits.half @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.by <= io.lsu_pkt_m.bits.by @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.bits.fast_int <= io.lsu_pkt_m.bits.fast_int @[lsu_lsc_ctl.scala 210:20] - lsu_pkt_r_in.valid <= io.lsu_pkt_m.valid @[lsu_lsc_ctl.scala 210:20] - node _T_124 = eq(io.lsu_p.bits.fast_int, UInt<1>("h00")) @[lsu_lsc_ctl.scala 212:64] - node _T_125 = and(io.flush_m_up, _T_124) @[lsu_lsc_ctl.scala 212:61] - node _T_126 = eq(_T_125, UInt<1>("h00")) @[lsu_lsc_ctl.scala 212:45] - node _T_127 = and(io.lsu_p.valid, _T_126) @[lsu_lsc_ctl.scala 212:43] - node _T_128 = or(_T_127, io.dma_lsc_ctl.dma_dccm_req) @[lsu_lsc_ctl.scala 212:90] - io.lsu_pkt_d.valid <= _T_128 @[lsu_lsc_ctl.scala 212:24] - node _T_129 = eq(io.lsu_pkt_d.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 213:68] - node _T_130 = and(io.flush_m_up, _T_129) @[lsu_lsc_ctl.scala 213:65] - node _T_131 = eq(_T_130, UInt<1>("h00")) @[lsu_lsc_ctl.scala 213:49] - node _T_132 = and(io.lsu_pkt_d.valid, _T_131) @[lsu_lsc_ctl.scala 213:47] - lsu_pkt_m_in.valid <= _T_132 @[lsu_lsc_ctl.scala 213:24] - node _T_133 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 214:68] - node _T_134 = and(io.flush_m_up, _T_133) @[lsu_lsc_ctl.scala 214:65] - node _T_135 = eq(_T_134, UInt<1>("h00")) @[lsu_lsc_ctl.scala 214:49] - node _T_136 = and(io.lsu_pkt_m.valid, _T_135) @[lsu_lsc_ctl.scala 214:47] - lsu_pkt_r_in.valid <= _T_136 @[lsu_lsc_ctl.scala 214:24] - wire _T_137 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.store_data_bypass_m <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.load_ldst_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.store_data_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.dma <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.unsign <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.store <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.load <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.dword <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.word <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.half <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.by <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.bits.fast_int <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - _T_137.valid <= UInt<1>("h00") @[lsu_lsc_ctl.scala 216:91] - reg _T_138 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_m_clk with : (reset => (reset, _T_137)) @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.store_data_bypass_m <= lsu_pkt_m_in.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.load_ldst_bypass_d <= lsu_pkt_m_in.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.store_data_bypass_d <= lsu_pkt_m_in.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.dma <= lsu_pkt_m_in.bits.dma @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.unsign <= lsu_pkt_m_in.bits.unsign @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.store <= lsu_pkt_m_in.bits.store @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.load <= lsu_pkt_m_in.bits.load @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.dword <= lsu_pkt_m_in.bits.dword @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.word <= lsu_pkt_m_in.bits.word @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.half <= lsu_pkt_m_in.bits.half @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.by <= lsu_pkt_m_in.bits.by @[lsu_lsc_ctl.scala 216:65] - _T_138.bits.fast_int <= lsu_pkt_m_in.bits.fast_int @[lsu_lsc_ctl.scala 216:65] - _T_138.valid <= lsu_pkt_m_in.valid @[lsu_lsc_ctl.scala 216:65] - io.lsu_pkt_m.bits.store_data_bypass_m <= _T_138.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.load_ldst_bypass_d <= _T_138.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.store_data_bypass_d <= _T_138.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.dma <= _T_138.bits.dma @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.unsign <= _T_138.bits.unsign @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.store <= _T_138.bits.store @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.load <= _T_138.bits.load @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.dword <= _T_138.bits.dword @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.word <= _T_138.bits.word @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.half <= _T_138.bits.half @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.by <= _T_138.bits.by @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.bits.fast_int <= _T_138.bits.fast_int @[lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_m.valid <= _T_138.valid @[lsu_lsc_ctl.scala 216:28] - wire _T_139 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.store_data_bypass_m <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.load_ldst_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.store_data_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.dma <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.unsign <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.store <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.load <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.dword <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.word <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.half <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.by <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.bits.fast_int <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - _T_139.valid <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] - reg _T_140 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_r_clk with : (reset => (reset, _T_139)) @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.store_data_bypass_m <= lsu_pkt_r_in.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.load_ldst_bypass_d <= lsu_pkt_r_in.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.store_data_bypass_d <= lsu_pkt_r_in.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.dma <= lsu_pkt_r_in.bits.dma @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.unsign <= lsu_pkt_r_in.bits.unsign @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.store <= lsu_pkt_r_in.bits.store @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.load <= lsu_pkt_r_in.bits.load @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.dword <= lsu_pkt_r_in.bits.dword @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.word <= lsu_pkt_r_in.bits.word @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.half <= lsu_pkt_r_in.bits.half @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.by <= lsu_pkt_r_in.bits.by @[lsu_lsc_ctl.scala 217:65] - _T_140.bits.fast_int <= lsu_pkt_r_in.bits.fast_int @[lsu_lsc_ctl.scala 217:65] - _T_140.valid <= lsu_pkt_r_in.valid @[lsu_lsc_ctl.scala 217:65] - io.lsu_pkt_r.bits.store_data_bypass_m <= _T_140.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.load_ldst_bypass_d <= _T_140.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.store_data_bypass_d <= _T_140.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.dma <= _T_140.bits.dma @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.unsign <= _T_140.bits.unsign @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.store <= _T_140.bits.store @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.load <= _T_140.bits.load @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.dword <= _T_140.bits.dword @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.word <= _T_140.bits.word @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.half <= _T_140.bits.half @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.by <= _T_140.bits.by @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.bits.fast_int <= _T_140.bits.fast_int @[lsu_lsc_ctl.scala 217:28] - io.lsu_pkt_r.valid <= _T_140.valid @[lsu_lsc_ctl.scala 217:28] - reg _T_141 : UInt<1>, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 218:65] - _T_141 <= lsu_pkt_m_in.valid @[lsu_lsc_ctl.scala 218:65] - io.lsu_pkt_m.valid <= _T_141 @[lsu_lsc_ctl.scala 218:28] - reg _T_142 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 219:65] - _T_142 <= lsu_pkt_r_in.valid @[lsu_lsc_ctl.scala 219:65] - io.lsu_pkt_r.valid <= _T_142 @[lsu_lsc_ctl.scala 219:28] - node _T_143 = bits(io.dma_lsc_ctl.dma_mem_wdata, 63, 0) @[lsu_lsc_ctl.scala 221:59] - node _T_144 = bits(io.dma_lsc_ctl.dma_mem_addr, 2, 0) @[lsu_lsc_ctl.scala 221:100] - node _T_145 = cat(_T_144, UInt<3>("h00")) @[Cat.scala 29:58] - node dma_mem_wdata_shifted = dshr(_T_143, _T_145) @[lsu_lsc_ctl.scala 221:66] - node _T_146 = bits(io.dma_lsc_ctl.dma_dccm_req, 0, 0) @[lsu_lsc_ctl.scala 222:63] - node _T_147 = bits(dma_mem_wdata_shifted, 31, 0) @[lsu_lsc_ctl.scala 222:91] - node _T_148 = bits(io.lsu_exu.exu_lsu_rs2_d, 31, 0) @[lsu_lsc_ctl.scala 222:122] - node store_data_d = mux(_T_146, _T_147, _T_148) @[lsu_lsc_ctl.scala 222:34] - node _T_149 = bits(io.lsu_pkt_d.bits.store_data_bypass_d, 0, 0) @[lsu_lsc_ctl.scala 223:73] - node _T_150 = bits(io.lsu_result_m, 31, 0) @[lsu_lsc_ctl.scala 223:95] - node _T_151 = bits(store_data_d, 31, 0) @[lsu_lsc_ctl.scala 223:114] - node store_data_m_in = mux(_T_149, _T_150, _T_151) @[lsu_lsc_ctl.scala 223:34] - reg store_data_pre_m : UInt, io.lsu_store_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 225:72] - store_data_pre_m <= store_data_m_in @[lsu_lsc_ctl.scala 225:72] - reg _T_152 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 226:62] - _T_152 <= io.lsu_addr_d @[lsu_lsc_ctl.scala 226:62] - io.lsu_addr_m <= _T_152 @[lsu_lsc_ctl.scala 226:24] - reg _T_153 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 227:62] - _T_153 <= io.lsu_addr_m @[lsu_lsc_ctl.scala 227:62] - io.lsu_addr_r <= _T_153 @[lsu_lsc_ctl.scala 227:24] - node _T_154 = bits(io.ldst_dual_m, 0, 0) @[lib.scala 8:44] - node _T_155 = bits(io.lsu_addr_m, 31, 3) @[lsu_lsc_ctl.scala 229:71] - node _T_156 = mux(_T_154, end_addr_pre_m, _T_155) @[lsu_lsc_ctl.scala 229:27] - node _T_157 = bits(io.end_addr_d, 2, 0) @[lsu_lsc_ctl.scala 229:128] - reg _T_158 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 229:114] - _T_158 <= _T_157 @[lsu_lsc_ctl.scala 229:114] - node _T_159 = cat(_T_156, _T_158) @[Cat.scala 29:58] - io.end_addr_m <= _T_159 @[lsu_lsc_ctl.scala 229:17] - node _T_160 = bits(io.ldst_dual_r, 0, 0) @[lib.scala 8:44] - node _T_161 = bits(io.lsu_addr_r, 31, 3) @[lsu_lsc_ctl.scala 230:71] - node _T_162 = mux(_T_160, end_addr_pre_r, _T_161) @[lsu_lsc_ctl.scala 230:27] - node _T_163 = bits(io.end_addr_m, 2, 0) @[lsu_lsc_ctl.scala 230:128] - reg _T_164 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 230:114] - _T_164 <= _T_163 @[lsu_lsc_ctl.scala 230:114] - node _T_165 = cat(_T_162, _T_164) @[Cat.scala 29:58] - io.end_addr_r <= _T_165 @[lsu_lsc_ctl.scala 230:17] - node _T_166 = bits(io.end_addr_d, 31, 3) @[lsu_lsc_ctl.scala 232:41] - node _T_167 = and(io.lsu_pkt_d.valid, io.ldst_dual_d) @[lsu_lsc_ctl.scala 232:69] - node _T_168 = or(_T_167, io.clk_override) @[lsu_lsc_ctl.scala 232:87] - node _T_169 = bits(_T_168, 0, 0) @[lib.scala 8:44] - node _T_170 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] - inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 368:23] - rvclkhdr_1.clock <= clock - rvclkhdr_1.reset <= reset - rvclkhdr_1.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_1.io.en <= _T_169 @[lib.scala 371:17] - rvclkhdr_1.io.scan_mode <= _T_170 @[lib.scala 372:24] - reg _T_171 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_171 <= _T_166 @[lib.scala 374:16] - end_addr_pre_m <= _T_171 @[lsu_lsc_ctl.scala 232:18] - node _T_172 = bits(io.end_addr_m, 31, 3) @[lsu_lsc_ctl.scala 233:41] - node _T_173 = and(io.lsu_pkt_m.valid, io.ldst_dual_m) @[lsu_lsc_ctl.scala 233:69] - node _T_174 = or(_T_173, io.clk_override) @[lsu_lsc_ctl.scala 233:87] - node _T_175 = bits(_T_174, 0, 0) @[lib.scala 8:44] - node _T_176 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] - inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 368:23] - rvclkhdr_2.clock <= clock - rvclkhdr_2.reset <= reset - rvclkhdr_2.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_2.io.en <= _T_175 @[lib.scala 371:17] - rvclkhdr_2.io.scan_mode <= _T_176 @[lib.scala 372:24] - reg _T_177 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_177 <= _T_172 @[lib.scala 374:16] - end_addr_pre_r <= _T_177 @[lsu_lsc_ctl.scala 233:18] - reg _T_178 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 236:62] - _T_178 <= io.end_addr_d @[lsu_lsc_ctl.scala 236:62] - io.end_addr_m <= _T_178 @[lsu_lsc_ctl.scala 236:24] - reg _T_179 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 237:62] - _T_179 <= io.end_addr_m @[lsu_lsc_ctl.scala 237:62] - io.end_addr_r <= _T_179 @[lsu_lsc_ctl.scala 237:24] - reg _T_180 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 238:62] - _T_180 <= io.addr_in_dccm_d @[lsu_lsc_ctl.scala 238:62] - io.addr_in_dccm_m <= _T_180 @[lsu_lsc_ctl.scala 238:24] - reg _T_181 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 239:62] - _T_181 <= io.addr_in_dccm_m @[lsu_lsc_ctl.scala 239:62] - io.addr_in_dccm_r <= _T_181 @[lsu_lsc_ctl.scala 239:24] - reg _T_182 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 240:62] - _T_182 <= io.addr_in_pic_d @[lsu_lsc_ctl.scala 240:62] - io.addr_in_pic_m <= _T_182 @[lsu_lsc_ctl.scala 240:24] - reg _T_183 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 241:62] - _T_183 <= io.addr_in_pic_m @[lsu_lsc_ctl.scala 241:62] - io.addr_in_pic_r <= _T_183 @[lsu_lsc_ctl.scala 241:24] - reg _T_184 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 242:62] - _T_184 <= addrcheck.io.addr_external_d @[lsu_lsc_ctl.scala 242:62] - io.addr_external_m <= _T_184 @[lsu_lsc_ctl.scala 242:24] - reg addr_external_r : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 243:66] - addr_external_r <= io.addr_external_m @[lsu_lsc_ctl.scala 243:66] - node _T_185 = or(io.addr_external_m, io.clk_override) @[lsu_lsc_ctl.scala 244:77] - node _T_186 = bits(_T_185, 0, 0) @[lib.scala 8:44] - node _T_187 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] - inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 368:23] - rvclkhdr_3.clock <= clock - rvclkhdr_3.reset <= reset - rvclkhdr_3.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_3.io.en <= _T_186 @[lib.scala 371:17] - rvclkhdr_3.io.scan_mode <= _T_187 @[lib.scala 372:24] - reg bus_read_data_r : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - bus_read_data_r <= io.bus_read_data_m @[lib.scala 374:16] - node _T_188 = bits(io.lsu_ld_data_corr_r, 31, 1) @[lsu_lsc_ctl.scala 247:52] - io.lsu_fir_addr <= _T_188 @[lsu_lsc_ctl.scala 247:28] - io.lsu_addr_d <= full_addr_d @[lsu_lsc_ctl.scala 249:28] - node _T_189 = or(io.lsu_pkt_r.bits.store, io.lsu_pkt_r.bits.load) @[lsu_lsc_ctl.scala 251:68] - node _T_190 = and(io.lsu_pkt_r.valid, _T_189) @[lsu_lsc_ctl.scala 251:41] - node _T_191 = eq(io.flush_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 251:96] - node _T_192 = and(_T_190, _T_191) @[lsu_lsc_ctl.scala 251:94] - node _T_193 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 251:110] - node _T_194 = and(_T_192, _T_193) @[lsu_lsc_ctl.scala 251:108] - io.lsu_commit_r <= _T_194 @[lsu_lsc_ctl.scala 251:19] - node _T_195 = bits(io.picm_mask_data_m, 31, 0) @[lsu_lsc_ctl.scala 252:52] - node _T_196 = eq(io.addr_in_pic_m, UInt<1>("h00")) @[lsu_lsc_ctl.scala 252:69] - node _T_197 = bits(_T_196, 0, 0) @[Bitwise.scala 72:15] - node _T_198 = mux(_T_197, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_199 = or(_T_195, _T_198) @[lsu_lsc_ctl.scala 252:59] - node _T_200 = bits(io.lsu_pkt_m.bits.store_data_bypass_m, 0, 0) @[lsu_lsc_ctl.scala 252:133] - node _T_201 = mux(_T_200, io.lsu_result_m, store_data_pre_m) @[lsu_lsc_ctl.scala 252:94] - node _T_202 = and(_T_199, _T_201) @[lsu_lsc_ctl.scala 252:89] - io.store_data_m <= _T_202 @[lsu_lsc_ctl.scala 252:29] - node _T_203 = bits(io.addr_external_m, 0, 0) @[lsu_lsc_ctl.scala 273:53] - node _T_204 = mux(_T_203, io.bus_read_data_m, io.lsu_ld_data_m) @[lsu_lsc_ctl.scala 273:33] - lsu_ld_datafn_m <= _T_204 @[lsu_lsc_ctl.scala 273:27] - node _T_205 = eq(addr_external_r, UInt<1>("h01")) @[lsu_lsc_ctl.scala 274:49] - node _T_206 = mux(_T_205, bus_read_data_r, io.lsu_ld_data_corr_r) @[lsu_lsc_ctl.scala 274:33] - lsu_ld_datafn_corr_r <= _T_206 @[lsu_lsc_ctl.scala 274:27] - node _T_207 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.by) @[lsu_lsc_ctl.scala 275:66] - node _T_208 = bits(_T_207, 0, 0) @[Bitwise.scala 72:15] - node _T_209 = mux(_T_208, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_210 = bits(lsu_ld_datafn_m, 7, 0) @[lsu_lsc_ctl.scala 275:125] - node _T_211 = cat(UInt<24>("h00"), _T_210) @[Cat.scala 29:58] - node _T_212 = and(_T_209, _T_211) @[lsu_lsc_ctl.scala 275:94] - node _T_213 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.half) @[lsu_lsc_ctl.scala 276:43] - node _T_214 = bits(_T_213, 0, 0) @[Bitwise.scala 72:15] - node _T_215 = mux(_T_214, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_216 = bits(lsu_ld_datafn_m, 15, 0) @[lsu_lsc_ctl.scala 276:102] - node _T_217 = cat(UInt<16>("h00"), _T_216) @[Cat.scala 29:58] - node _T_218 = and(_T_215, _T_217) @[lsu_lsc_ctl.scala 276:71] - node _T_219 = or(_T_212, _T_218) @[lsu_lsc_ctl.scala 275:133] - node _T_220 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 277:17] - node _T_221 = and(_T_220, io.lsu_pkt_m.bits.by) @[lsu_lsc_ctl.scala 277:43] - node _T_222 = bits(_T_221, 0, 0) @[Bitwise.scala 72:15] - node _T_223 = mux(_T_222, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_224 = bits(lsu_ld_datafn_m, 7, 7) @[lsu_lsc_ctl.scala 277:102] - node _T_225 = bits(_T_224, 0, 0) @[Bitwise.scala 72:15] - node _T_226 = mux(_T_225, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] - node _T_227 = bits(lsu_ld_datafn_m, 7, 0) @[lsu_lsc_ctl.scala 277:125] - node _T_228 = cat(_T_226, _T_227) @[Cat.scala 29:58] - node _T_229 = and(_T_223, _T_228) @[lsu_lsc_ctl.scala 277:71] - node _T_230 = or(_T_219, _T_229) @[lsu_lsc_ctl.scala 276:114] - node _T_231 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 278:17] - node _T_232 = and(_T_231, io.lsu_pkt_m.bits.half) @[lsu_lsc_ctl.scala 278:43] - node _T_233 = bits(_T_232, 0, 0) @[Bitwise.scala 72:15] - node _T_234 = mux(_T_233, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_235 = bits(lsu_ld_datafn_m, 15, 15) @[lsu_lsc_ctl.scala 278:101] - node _T_236 = bits(_T_235, 0, 0) @[Bitwise.scala 72:15] - node _T_237 = mux(_T_236, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node _T_238 = bits(lsu_ld_datafn_m, 15, 0) @[lsu_lsc_ctl.scala 278:125] - node _T_239 = cat(_T_237, _T_238) @[Cat.scala 29:58] - node _T_240 = and(_T_234, _T_239) @[lsu_lsc_ctl.scala 278:71] - node _T_241 = or(_T_230, _T_240) @[lsu_lsc_ctl.scala 277:134] - node _T_242 = bits(io.lsu_pkt_m.bits.word, 0, 0) @[Bitwise.scala 72:15] - node _T_243 = mux(_T_242, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_244 = bits(lsu_ld_datafn_m, 31, 0) @[lsu_lsc_ctl.scala 279:60] - node _T_245 = and(_T_243, _T_244) @[lsu_lsc_ctl.scala 279:43] - node _T_246 = or(_T_241, _T_245) @[lsu_lsc_ctl.scala 278:134] - io.lsu_result_m <= _T_246 @[lsu_lsc_ctl.scala 275:27] - node _T_247 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 280:66] - node _T_248 = bits(_T_247, 0, 0) @[Bitwise.scala 72:15] - node _T_249 = mux(_T_248, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_250 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 280:130] - node _T_251 = cat(UInt<24>("h00"), _T_250) @[Cat.scala 29:58] - node _T_252 = and(_T_249, _T_251) @[lsu_lsc_ctl.scala 280:94] - node _T_253 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 281:43] - node _T_254 = bits(_T_253, 0, 0) @[Bitwise.scala 72:15] - node _T_255 = mux(_T_254, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_256 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 281:107] - node _T_257 = cat(UInt<16>("h00"), _T_256) @[Cat.scala 29:58] - node _T_258 = and(_T_255, _T_257) @[lsu_lsc_ctl.scala 281:71] - node _T_259 = or(_T_252, _T_258) @[lsu_lsc_ctl.scala 280:138] - node _T_260 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 282:17] - node _T_261 = and(_T_260, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 282:43] - node _T_262 = bits(_T_261, 0, 0) @[Bitwise.scala 72:15] - node _T_263 = mux(_T_262, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_264 = bits(lsu_ld_datafn_corr_r, 7, 7) @[lsu_lsc_ctl.scala 282:107] - node _T_265 = bits(_T_264, 0, 0) @[Bitwise.scala 72:15] - node _T_266 = mux(_T_265, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] - node _T_267 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 282:135] - node _T_268 = cat(_T_266, _T_267) @[Cat.scala 29:58] - node _T_269 = and(_T_263, _T_268) @[lsu_lsc_ctl.scala 282:71] - node _T_270 = or(_T_259, _T_269) @[lsu_lsc_ctl.scala 281:119] - node _T_271 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 283:17] - node _T_272 = and(_T_271, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 283:43] - node _T_273 = bits(_T_272, 0, 0) @[Bitwise.scala 72:15] - node _T_274 = mux(_T_273, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_275 = bits(lsu_ld_datafn_corr_r, 15, 15) @[lsu_lsc_ctl.scala 283:106] - node _T_276 = bits(_T_275, 0, 0) @[Bitwise.scala 72:15] - node _T_277 = mux(_T_276, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node _T_278 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 283:135] - node _T_279 = cat(_T_277, _T_278) @[Cat.scala 29:58] - node _T_280 = and(_T_274, _T_279) @[lsu_lsc_ctl.scala 283:71] - node _T_281 = or(_T_270, _T_280) @[lsu_lsc_ctl.scala 282:144] - node _T_282 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] - node _T_283 = mux(_T_282, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_284 = bits(lsu_ld_datafn_corr_r, 31, 0) @[lsu_lsc_ctl.scala 284:65] - node _T_285 = and(_T_283, _T_284) @[lsu_lsc_ctl.scala 284:43] - node _T_286 = or(_T_281, _T_285) @[lsu_lsc_ctl.scala 283:144] - io.lsu_result_corr_r <= _T_286 @[lsu_lsc_ctl.scala 280:27] - extmodule gated_latch_4 : output Q : Clock input CK : Clock @@ -1047,2160 +1044,6 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - module lsu_dccm_ctl : - input clock : Clock - input reset : AsyncReset - output io : {flip clk_override : UInt<1>, flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_store_c1_r_clk : Clock, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip addr_in_dccm_d : UInt<1>, flip addr_in_dccm_m : UInt<1>, flip addr_in_dccm_r : UInt<1>, flip addr_in_pic_d : UInt<1>, flip addr_in_pic_m : UInt<1>, flip addr_in_pic_r : UInt<1>, flip lsu_raw_fwd_lo_r : UInt<1>, flip lsu_raw_fwd_hi_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip lsu_addr_d : UInt<32>, flip lsu_addr_m : UInt<16>, flip lsu_addr_r : UInt<32>, flip end_addr_d : UInt<16>, flip end_addr_m : UInt<16>, flip end_addr_r : UInt<16>, flip stbuf_reqvld_any : UInt<1>, flip stbuf_addr_any : UInt<16>, flip stbuf_data_any : UInt<32>, flip stbuf_ecc_any : UInt<7>, flip stbuf_fwddata_hi_m : UInt<32>, flip stbuf_fwddata_lo_m : UInt<32>, flip stbuf_fwdbyteen_lo_m : UInt<4>, flip stbuf_fwdbyteen_hi_m : UInt<4>, dccm_rdata_hi_r : UInt<32>, dccm_rdata_lo_r : UInt<32>, dccm_data_ecc_hi_r : UInt<7>, dccm_data_ecc_lo_r : UInt<7>, lsu_ld_data_r : UInt<32>, lsu_ld_data_corr_r : UInt<32>, flip lsu_double_ecc_error_r : UInt<1>, flip single_ecc_error_hi_r : UInt<1>, flip single_ecc_error_lo_r : UInt<1>, flip sec_data_hi_r : UInt<32>, flip sec_data_lo_r : UInt<32>, flip sec_data_hi_r_ff : UInt<32>, flip sec_data_lo_r_ff : UInt<32>, flip sec_data_ecc_hi_r_ff : UInt<7>, flip sec_data_ecc_lo_r_ff : UInt<7>, dccm_rdata_hi_m : UInt<32>, dccm_rdata_lo_m : UInt<32>, dccm_data_ecc_hi_m : UInt<7>, dccm_data_ecc_lo_m : UInt<7>, lsu_ld_data_m : UInt<32>, flip lsu_double_ecc_error_m : UInt<1>, flip sec_data_hi_m : UInt<32>, flip sec_data_lo_m : UInt<32>, flip store_data_m : UInt<32>, flip dma_dccm_wen : UInt<1>, flip dma_pic_wen : UInt<1>, flip dma_mem_tag_m : UInt<3>, flip dma_dccm_wdata_lo : UInt<32>, flip dma_dccm_wdata_hi : UInt<32>, flip dma_dccm_wdata_ecc_hi : UInt<7>, flip dma_dccm_wdata_ecc_lo : UInt<7>, store_data_hi_r : UInt<32>, store_data_lo_r : UInt<32>, store_datafn_hi_r : UInt<32>, store_datafn_lo_r : UInt<32>, store_data_r : UInt<32>, ld_single_ecc_error_r : UInt<1>, ld_single_ecc_error_r_ff : UInt<1>, picm_mask_data_m : UInt<32>, lsu_stbuf_commit_any : UInt<1>, lsu_dccm_rden_m : UInt<1>, lsu_dccm_rden_r : UInt<1>, dma_dccm_ctl : {flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>}, flip dccm : {flip wren : UInt<1>, flip rden : UInt<1>, flip wr_addr_lo : UInt<16>, flip wr_addr_hi : UInt<16>, flip rd_addr_lo : UInt<16>, flip rd_addr_hi : UInt<16>, flip wr_data_lo : UInt<39>, flip wr_data_hi : UInt<39>, rd_data_lo : UInt<39>, rd_data_hi : UInt<39>}, lsu_pic : {picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>}, flip scan_mode : UInt<1>} - - node picm_rd_data_m = cat(io.lsu_pic.picm_rd_data, io.lsu_pic.picm_rd_data) @[Cat.scala 29:58] - node dccm_rdata_corr_r = cat(io.sec_data_hi_r, io.sec_data_lo_r) @[Cat.scala 29:58] - node dccm_rdata_corr_m = cat(io.sec_data_hi_m, io.sec_data_lo_m) @[Cat.scala 29:58] - node dccm_rdata_r = cat(io.dccm_rdata_hi_r, io.dccm_rdata_lo_r) @[Cat.scala 29:58] - node dccm_rdata_m = cat(io.dccm_rdata_hi_m, io.dccm_rdata_lo_m) @[Cat.scala 29:58] - wire lsu_rdata_r : UInt<64> - lsu_rdata_r <= UInt<1>("h00") - wire lsu_rdata_m : UInt<64> - lsu_rdata_m <= UInt<1>("h00") - wire lsu_rdata_corr_r : UInt<64> - lsu_rdata_corr_r <= UInt<1>("h00") - wire lsu_rdata_corr_m : UInt<64> - lsu_rdata_corr_m <= UInt<1>("h00") - wire stbuf_fwddata_r : UInt<64> - stbuf_fwddata_r <= UInt<1>("h00") - wire stbuf_fwdbyteen_r : UInt<64> - stbuf_fwdbyteen_r <= UInt<1>("h00") - wire picm_rd_data_r_32 : UInt<32> - picm_rd_data_r_32 <= UInt<1>("h00") - wire picm_rd_data_r : UInt<64> - picm_rd_data_r <= UInt<1>("h00") - wire lsu_ld_data_corr_m : UInt<64> - lsu_ld_data_corr_m <= UInt<1>("h00") - wire stbuf_fwddata_en : UInt<1> - stbuf_fwddata_en <= UInt<1>("h00") - wire lsu_double_ecc_error_r_ff : UInt<1> - lsu_double_ecc_error_r_ff <= UInt<1>("h00") - wire ld_single_ecc_error_hi_r_ff : UInt<1> - ld_single_ecc_error_hi_r_ff <= UInt<1>("h00") - wire ld_single_ecc_error_lo_r_ff : UInt<1> - ld_single_ecc_error_lo_r_ff <= UInt<1>("h00") - wire ld_sec_addr_hi_r_ff : UInt<16> - ld_sec_addr_hi_r_ff <= UInt<1>("h00") - wire ld_sec_addr_lo_r_ff : UInt<16> - ld_sec_addr_lo_r_ff <= UInt<1>("h00") - node _T = and(io.lsu_pkt_m.valid, io.lsu_pkt_m.bits.load) @[lsu_dccm_ctl.scala 145:63] - node _T_1 = and(_T, io.lsu_pkt_m.bits.dma) @[lsu_dccm_ctl.scala 145:88] - io.dma_dccm_ctl.dccm_dma_rvalid <= _T_1 @[lsu_dccm_ctl.scala 145:41] - io.dma_dccm_ctl.dccm_dma_ecc_error <= io.lsu_double_ecc_error_m @[lsu_dccm_ctl.scala 146:41] - node _T_2 = bits(io.ldst_dual_m, 0, 0) @[lib.scala 8:44] - node _T_3 = cat(lsu_rdata_corr_m, lsu_rdata_corr_m) @[Cat.scala 29:58] - node _T_4 = mux(_T_2, lsu_rdata_corr_m, _T_3) @[lsu_dccm_ctl.scala 147:47] - io.dma_dccm_ctl.dccm_dma_rdata <= _T_4 @[lsu_dccm_ctl.scala 147:41] - io.dma_dccm_ctl.dccm_dma_rtag <= io.dma_mem_tag_m @[lsu_dccm_ctl.scala 148:41] - io.dccm_rdata_lo_r <= UInt<1>("h00") @[lsu_dccm_ctl.scala 149:28] - io.dccm_rdata_hi_r <= UInt<1>("h00") @[lsu_dccm_ctl.scala 150:28] - io.dccm_data_ecc_hi_r <= UInt<1>("h00") @[lsu_dccm_ctl.scala 151:28] - io.dccm_data_ecc_lo_r <= UInt<1>("h00") @[lsu_dccm_ctl.scala 152:28] - io.lsu_ld_data_r <= UInt<1>("h00") @[lsu_dccm_ctl.scala 153:28] - node _T_5 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_6 = bits(_T_5, 0, 0) @[lsu_dccm_ctl.scala 155:134] - node _T_7 = bits(_T_6, 0, 0) @[lsu_dccm_ctl.scala 155:139] - node _T_8 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_9 = bits(_T_8, 7, 0) @[lsu_dccm_ctl.scala 155:196] - node _T_10 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 155:232] - node _T_11 = bits(picm_rd_data_m, 7, 0) @[lsu_dccm_ctl.scala 155:253] - node _T_12 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_13 = mux(_T_12, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_14 = bits(dccm_rdata_corr_m, 7, 0) @[lsu_dccm_ctl.scala 155:313] - node _T_15 = and(_T_13, _T_14) @[lsu_dccm_ctl.scala 155:294] - node _T_16 = mux(_T_10, _T_11, _T_15) @[lsu_dccm_ctl.scala 155:214] - node _T_17 = mux(_T_7, _T_9, _T_16) @[lsu_dccm_ctl.scala 155:78] - node _T_18 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_19 = xor(UInt<8>("h0ff"), _T_18) @[Bitwise.scala 102:21] - node _T_20 = shr(_T_17, 4) @[Bitwise.scala 103:21] - node _T_21 = and(_T_20, _T_19) @[Bitwise.scala 103:31] - node _T_22 = bits(_T_17, 3, 0) @[Bitwise.scala 103:46] - node _T_23 = shl(_T_22, 4) @[Bitwise.scala 103:65] - node _T_24 = not(_T_19) @[Bitwise.scala 103:77] - node _T_25 = and(_T_23, _T_24) @[Bitwise.scala 103:75] - node _T_26 = or(_T_21, _T_25) @[Bitwise.scala 103:39] - node _T_27 = bits(_T_19, 5, 0) @[Bitwise.scala 102:28] - node _T_28 = shl(_T_27, 2) @[Bitwise.scala 102:47] - node _T_29 = xor(_T_19, _T_28) @[Bitwise.scala 102:21] - node _T_30 = shr(_T_26, 2) @[Bitwise.scala 103:21] - node _T_31 = and(_T_30, _T_29) @[Bitwise.scala 103:31] - node _T_32 = bits(_T_26, 5, 0) @[Bitwise.scala 103:46] - node _T_33 = shl(_T_32, 2) @[Bitwise.scala 103:65] - node _T_34 = not(_T_29) @[Bitwise.scala 103:77] - node _T_35 = and(_T_33, _T_34) @[Bitwise.scala 103:75] - node _T_36 = or(_T_31, _T_35) @[Bitwise.scala 103:39] - node _T_37 = bits(_T_29, 6, 0) @[Bitwise.scala 102:28] - node _T_38 = shl(_T_37, 1) @[Bitwise.scala 102:47] - node _T_39 = xor(_T_29, _T_38) @[Bitwise.scala 102:21] - node _T_40 = shr(_T_36, 1) @[Bitwise.scala 103:21] - node _T_41 = and(_T_40, _T_39) @[Bitwise.scala 103:31] - node _T_42 = bits(_T_36, 6, 0) @[Bitwise.scala 103:46] - node _T_43 = shl(_T_42, 1) @[Bitwise.scala 103:65] - node _T_44 = not(_T_39) @[Bitwise.scala 103:77] - node _T_45 = and(_T_43, _T_44) @[Bitwise.scala 103:75] - node _T_46 = or(_T_41, _T_45) @[Bitwise.scala 103:39] - node _T_47 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_48 = bits(_T_47, 1, 1) @[lsu_dccm_ctl.scala 155:134] - node _T_49 = bits(_T_48, 0, 0) @[lsu_dccm_ctl.scala 155:139] - node _T_50 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_51 = bits(_T_50, 15, 8) @[lsu_dccm_ctl.scala 155:196] - node _T_52 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 155:232] - node _T_53 = bits(picm_rd_data_m, 15, 8) @[lsu_dccm_ctl.scala 155:253] - node _T_54 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_55 = mux(_T_54, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_56 = bits(dccm_rdata_corr_m, 15, 8) @[lsu_dccm_ctl.scala 155:313] - node _T_57 = and(_T_55, _T_56) @[lsu_dccm_ctl.scala 155:294] - node _T_58 = mux(_T_52, _T_53, _T_57) @[lsu_dccm_ctl.scala 155:214] - node _T_59 = mux(_T_49, _T_51, _T_58) @[lsu_dccm_ctl.scala 155:78] - node _T_60 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_61 = xor(UInt<8>("h0ff"), _T_60) @[Bitwise.scala 102:21] - node _T_62 = shr(_T_59, 4) @[Bitwise.scala 103:21] - node _T_63 = and(_T_62, _T_61) @[Bitwise.scala 103:31] - node _T_64 = bits(_T_59, 3, 0) @[Bitwise.scala 103:46] - node _T_65 = shl(_T_64, 4) @[Bitwise.scala 103:65] - node _T_66 = not(_T_61) @[Bitwise.scala 103:77] - node _T_67 = and(_T_65, _T_66) @[Bitwise.scala 103:75] - node _T_68 = or(_T_63, _T_67) @[Bitwise.scala 103:39] - node _T_69 = bits(_T_61, 5, 0) @[Bitwise.scala 102:28] - node _T_70 = shl(_T_69, 2) @[Bitwise.scala 102:47] - node _T_71 = xor(_T_61, _T_70) @[Bitwise.scala 102:21] - node _T_72 = shr(_T_68, 2) @[Bitwise.scala 103:21] - node _T_73 = and(_T_72, _T_71) @[Bitwise.scala 103:31] - node _T_74 = bits(_T_68, 5, 0) @[Bitwise.scala 103:46] - node _T_75 = shl(_T_74, 2) @[Bitwise.scala 103:65] - node _T_76 = not(_T_71) @[Bitwise.scala 103:77] - node _T_77 = and(_T_75, _T_76) @[Bitwise.scala 103:75] - node _T_78 = or(_T_73, _T_77) @[Bitwise.scala 103:39] - node _T_79 = bits(_T_71, 6, 0) @[Bitwise.scala 102:28] - node _T_80 = shl(_T_79, 1) @[Bitwise.scala 102:47] - node _T_81 = xor(_T_71, _T_80) @[Bitwise.scala 102:21] - node _T_82 = shr(_T_78, 1) @[Bitwise.scala 103:21] - node _T_83 = and(_T_82, _T_81) @[Bitwise.scala 103:31] - node _T_84 = bits(_T_78, 6, 0) @[Bitwise.scala 103:46] - node _T_85 = shl(_T_84, 1) @[Bitwise.scala 103:65] - node _T_86 = not(_T_81) @[Bitwise.scala 103:77] - node _T_87 = and(_T_85, _T_86) @[Bitwise.scala 103:75] - node _T_88 = or(_T_83, _T_87) @[Bitwise.scala 103:39] - node _T_89 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_90 = bits(_T_89, 2, 2) @[lsu_dccm_ctl.scala 155:134] - node _T_91 = bits(_T_90, 0, 0) @[lsu_dccm_ctl.scala 155:139] - node _T_92 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_93 = bits(_T_92, 23, 16) @[lsu_dccm_ctl.scala 155:196] - node _T_94 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 155:232] - node _T_95 = bits(picm_rd_data_m, 23, 16) @[lsu_dccm_ctl.scala 155:253] - node _T_96 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_97 = mux(_T_96, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_98 = bits(dccm_rdata_corr_m, 23, 16) @[lsu_dccm_ctl.scala 155:313] - node _T_99 = and(_T_97, _T_98) @[lsu_dccm_ctl.scala 155:294] - node _T_100 = mux(_T_94, _T_95, _T_99) @[lsu_dccm_ctl.scala 155:214] - node _T_101 = mux(_T_91, _T_93, _T_100) @[lsu_dccm_ctl.scala 155:78] - node _T_102 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_103 = xor(UInt<8>("h0ff"), _T_102) @[Bitwise.scala 102:21] - node _T_104 = shr(_T_101, 4) @[Bitwise.scala 103:21] - node _T_105 = and(_T_104, _T_103) @[Bitwise.scala 103:31] - node _T_106 = bits(_T_101, 3, 0) @[Bitwise.scala 103:46] - node _T_107 = shl(_T_106, 4) @[Bitwise.scala 103:65] - node _T_108 = not(_T_103) @[Bitwise.scala 103:77] - node _T_109 = and(_T_107, _T_108) @[Bitwise.scala 103:75] - node _T_110 = or(_T_105, _T_109) @[Bitwise.scala 103:39] - node _T_111 = bits(_T_103, 5, 0) @[Bitwise.scala 102:28] - node _T_112 = shl(_T_111, 2) @[Bitwise.scala 102:47] - node _T_113 = xor(_T_103, _T_112) @[Bitwise.scala 102:21] - node _T_114 = shr(_T_110, 2) @[Bitwise.scala 103:21] - node _T_115 = and(_T_114, _T_113) @[Bitwise.scala 103:31] - node _T_116 = bits(_T_110, 5, 0) @[Bitwise.scala 103:46] - node _T_117 = shl(_T_116, 2) @[Bitwise.scala 103:65] - node _T_118 = not(_T_113) @[Bitwise.scala 103:77] - node _T_119 = and(_T_117, _T_118) @[Bitwise.scala 103:75] - node _T_120 = or(_T_115, _T_119) @[Bitwise.scala 103:39] - node _T_121 = bits(_T_113, 6, 0) @[Bitwise.scala 102:28] - node _T_122 = shl(_T_121, 1) @[Bitwise.scala 102:47] - node _T_123 = xor(_T_113, _T_122) @[Bitwise.scala 102:21] - node _T_124 = shr(_T_120, 1) @[Bitwise.scala 103:21] - node _T_125 = and(_T_124, _T_123) @[Bitwise.scala 103:31] - node _T_126 = bits(_T_120, 6, 0) @[Bitwise.scala 103:46] - node _T_127 = shl(_T_126, 1) @[Bitwise.scala 103:65] - node _T_128 = not(_T_123) @[Bitwise.scala 103:77] - node _T_129 = and(_T_127, _T_128) @[Bitwise.scala 103:75] - node _T_130 = or(_T_125, _T_129) @[Bitwise.scala 103:39] - node _T_131 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_132 = bits(_T_131, 3, 3) @[lsu_dccm_ctl.scala 155:134] - node _T_133 = bits(_T_132, 0, 0) @[lsu_dccm_ctl.scala 155:139] - node _T_134 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_135 = bits(_T_134, 31, 24) @[lsu_dccm_ctl.scala 155:196] - node _T_136 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 155:232] - node _T_137 = bits(picm_rd_data_m, 31, 24) @[lsu_dccm_ctl.scala 155:253] - node _T_138 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_139 = mux(_T_138, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_140 = bits(dccm_rdata_corr_m, 31, 24) @[lsu_dccm_ctl.scala 155:313] - node _T_141 = and(_T_139, _T_140) @[lsu_dccm_ctl.scala 155:294] - node _T_142 = mux(_T_136, _T_137, _T_141) @[lsu_dccm_ctl.scala 155:214] - node _T_143 = mux(_T_133, _T_135, _T_142) @[lsu_dccm_ctl.scala 155:78] - node _T_144 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_145 = xor(UInt<8>("h0ff"), _T_144) @[Bitwise.scala 102:21] - node _T_146 = shr(_T_143, 4) @[Bitwise.scala 103:21] - node _T_147 = and(_T_146, _T_145) @[Bitwise.scala 103:31] - node _T_148 = bits(_T_143, 3, 0) @[Bitwise.scala 103:46] - node _T_149 = shl(_T_148, 4) @[Bitwise.scala 103:65] - node _T_150 = not(_T_145) @[Bitwise.scala 103:77] - node _T_151 = and(_T_149, _T_150) @[Bitwise.scala 103:75] - node _T_152 = or(_T_147, _T_151) @[Bitwise.scala 103:39] - node _T_153 = bits(_T_145, 5, 0) @[Bitwise.scala 102:28] - node _T_154 = shl(_T_153, 2) @[Bitwise.scala 102:47] - node _T_155 = xor(_T_145, _T_154) @[Bitwise.scala 102:21] - node _T_156 = shr(_T_152, 2) @[Bitwise.scala 103:21] - node _T_157 = and(_T_156, _T_155) @[Bitwise.scala 103:31] - node _T_158 = bits(_T_152, 5, 0) @[Bitwise.scala 103:46] - node _T_159 = shl(_T_158, 2) @[Bitwise.scala 103:65] - node _T_160 = not(_T_155) @[Bitwise.scala 103:77] - node _T_161 = and(_T_159, _T_160) @[Bitwise.scala 103:75] - node _T_162 = or(_T_157, _T_161) @[Bitwise.scala 103:39] - node _T_163 = bits(_T_155, 6, 0) @[Bitwise.scala 102:28] - node _T_164 = shl(_T_163, 1) @[Bitwise.scala 102:47] - node _T_165 = xor(_T_155, _T_164) @[Bitwise.scala 102:21] - node _T_166 = shr(_T_162, 1) @[Bitwise.scala 103:21] - node _T_167 = and(_T_166, _T_165) @[Bitwise.scala 103:31] - node _T_168 = bits(_T_162, 6, 0) @[Bitwise.scala 103:46] - node _T_169 = shl(_T_168, 1) @[Bitwise.scala 103:65] - node _T_170 = not(_T_165) @[Bitwise.scala 103:77] - node _T_171 = and(_T_169, _T_170) @[Bitwise.scala 103:75] - node _T_172 = or(_T_167, _T_171) @[Bitwise.scala 103:39] - node _T_173 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_174 = bits(_T_173, 4, 4) @[lsu_dccm_ctl.scala 155:134] - node _T_175 = bits(_T_174, 0, 0) @[lsu_dccm_ctl.scala 155:139] - node _T_176 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_177 = bits(_T_176, 39, 32) @[lsu_dccm_ctl.scala 155:196] - node _T_178 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 155:232] - node _T_179 = bits(picm_rd_data_m, 39, 32) @[lsu_dccm_ctl.scala 155:253] - node _T_180 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_181 = mux(_T_180, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_182 = bits(dccm_rdata_corr_m, 39, 32) @[lsu_dccm_ctl.scala 155:313] - node _T_183 = and(_T_181, _T_182) @[lsu_dccm_ctl.scala 155:294] - node _T_184 = mux(_T_178, _T_179, _T_183) @[lsu_dccm_ctl.scala 155:214] - node _T_185 = mux(_T_175, _T_177, _T_184) @[lsu_dccm_ctl.scala 155:78] - node _T_186 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_187 = xor(UInt<8>("h0ff"), _T_186) @[Bitwise.scala 102:21] - node _T_188 = shr(_T_185, 4) @[Bitwise.scala 103:21] - node _T_189 = and(_T_188, _T_187) @[Bitwise.scala 103:31] - node _T_190 = bits(_T_185, 3, 0) @[Bitwise.scala 103:46] - node _T_191 = shl(_T_190, 4) @[Bitwise.scala 103:65] - node _T_192 = not(_T_187) @[Bitwise.scala 103:77] - node _T_193 = and(_T_191, _T_192) @[Bitwise.scala 103:75] - node _T_194 = or(_T_189, _T_193) @[Bitwise.scala 103:39] - node _T_195 = bits(_T_187, 5, 0) @[Bitwise.scala 102:28] - node _T_196 = shl(_T_195, 2) @[Bitwise.scala 102:47] - node _T_197 = xor(_T_187, _T_196) @[Bitwise.scala 102:21] - node _T_198 = shr(_T_194, 2) @[Bitwise.scala 103:21] - node _T_199 = and(_T_198, _T_197) @[Bitwise.scala 103:31] - node _T_200 = bits(_T_194, 5, 0) @[Bitwise.scala 103:46] - node _T_201 = shl(_T_200, 2) @[Bitwise.scala 103:65] - node _T_202 = not(_T_197) @[Bitwise.scala 103:77] - node _T_203 = and(_T_201, _T_202) @[Bitwise.scala 103:75] - node _T_204 = or(_T_199, _T_203) @[Bitwise.scala 103:39] - node _T_205 = bits(_T_197, 6, 0) @[Bitwise.scala 102:28] - node _T_206 = shl(_T_205, 1) @[Bitwise.scala 102:47] - node _T_207 = xor(_T_197, _T_206) @[Bitwise.scala 102:21] - node _T_208 = shr(_T_204, 1) @[Bitwise.scala 103:21] - node _T_209 = and(_T_208, _T_207) @[Bitwise.scala 103:31] - node _T_210 = bits(_T_204, 6, 0) @[Bitwise.scala 103:46] - node _T_211 = shl(_T_210, 1) @[Bitwise.scala 103:65] - node _T_212 = not(_T_207) @[Bitwise.scala 103:77] - node _T_213 = and(_T_211, _T_212) @[Bitwise.scala 103:75] - node _T_214 = or(_T_209, _T_213) @[Bitwise.scala 103:39] - node _T_215 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_216 = bits(_T_215, 5, 5) @[lsu_dccm_ctl.scala 155:134] - node _T_217 = bits(_T_216, 0, 0) @[lsu_dccm_ctl.scala 155:139] - node _T_218 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_219 = bits(_T_218, 47, 40) @[lsu_dccm_ctl.scala 155:196] - node _T_220 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 155:232] - node _T_221 = bits(picm_rd_data_m, 47, 40) @[lsu_dccm_ctl.scala 155:253] - node _T_222 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_223 = mux(_T_222, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_224 = bits(dccm_rdata_corr_m, 47, 40) @[lsu_dccm_ctl.scala 155:313] - node _T_225 = and(_T_223, _T_224) @[lsu_dccm_ctl.scala 155:294] - node _T_226 = mux(_T_220, _T_221, _T_225) @[lsu_dccm_ctl.scala 155:214] - node _T_227 = mux(_T_217, _T_219, _T_226) @[lsu_dccm_ctl.scala 155:78] - node _T_228 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_229 = xor(UInt<8>("h0ff"), _T_228) @[Bitwise.scala 102:21] - node _T_230 = shr(_T_227, 4) @[Bitwise.scala 103:21] - node _T_231 = and(_T_230, _T_229) @[Bitwise.scala 103:31] - node _T_232 = bits(_T_227, 3, 0) @[Bitwise.scala 103:46] - node _T_233 = shl(_T_232, 4) @[Bitwise.scala 103:65] - node _T_234 = not(_T_229) @[Bitwise.scala 103:77] - node _T_235 = and(_T_233, _T_234) @[Bitwise.scala 103:75] - node _T_236 = or(_T_231, _T_235) @[Bitwise.scala 103:39] - node _T_237 = bits(_T_229, 5, 0) @[Bitwise.scala 102:28] - node _T_238 = shl(_T_237, 2) @[Bitwise.scala 102:47] - node _T_239 = xor(_T_229, _T_238) @[Bitwise.scala 102:21] - node _T_240 = shr(_T_236, 2) @[Bitwise.scala 103:21] - node _T_241 = and(_T_240, _T_239) @[Bitwise.scala 103:31] - node _T_242 = bits(_T_236, 5, 0) @[Bitwise.scala 103:46] - node _T_243 = shl(_T_242, 2) @[Bitwise.scala 103:65] - node _T_244 = not(_T_239) @[Bitwise.scala 103:77] - node _T_245 = and(_T_243, _T_244) @[Bitwise.scala 103:75] - node _T_246 = or(_T_241, _T_245) @[Bitwise.scala 103:39] - node _T_247 = bits(_T_239, 6, 0) @[Bitwise.scala 102:28] - node _T_248 = shl(_T_247, 1) @[Bitwise.scala 102:47] - node _T_249 = xor(_T_239, _T_248) @[Bitwise.scala 102:21] - node _T_250 = shr(_T_246, 1) @[Bitwise.scala 103:21] - node _T_251 = and(_T_250, _T_249) @[Bitwise.scala 103:31] - node _T_252 = bits(_T_246, 6, 0) @[Bitwise.scala 103:46] - node _T_253 = shl(_T_252, 1) @[Bitwise.scala 103:65] - node _T_254 = not(_T_249) @[Bitwise.scala 103:77] - node _T_255 = and(_T_253, _T_254) @[Bitwise.scala 103:75] - node _T_256 = or(_T_251, _T_255) @[Bitwise.scala 103:39] - node _T_257 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_258 = bits(_T_257, 6, 6) @[lsu_dccm_ctl.scala 155:134] - node _T_259 = bits(_T_258, 0, 0) @[lsu_dccm_ctl.scala 155:139] - node _T_260 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_261 = bits(_T_260, 55, 48) @[lsu_dccm_ctl.scala 155:196] - node _T_262 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 155:232] - node _T_263 = bits(picm_rd_data_m, 55, 48) @[lsu_dccm_ctl.scala 155:253] - node _T_264 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_265 = mux(_T_264, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_266 = bits(dccm_rdata_corr_m, 55, 48) @[lsu_dccm_ctl.scala 155:313] - node _T_267 = and(_T_265, _T_266) @[lsu_dccm_ctl.scala 155:294] - node _T_268 = mux(_T_262, _T_263, _T_267) @[lsu_dccm_ctl.scala 155:214] - node _T_269 = mux(_T_259, _T_261, _T_268) @[lsu_dccm_ctl.scala 155:78] - node _T_270 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_271 = xor(UInt<8>("h0ff"), _T_270) @[Bitwise.scala 102:21] - node _T_272 = shr(_T_269, 4) @[Bitwise.scala 103:21] - node _T_273 = and(_T_272, _T_271) @[Bitwise.scala 103:31] - node _T_274 = bits(_T_269, 3, 0) @[Bitwise.scala 103:46] - node _T_275 = shl(_T_274, 4) @[Bitwise.scala 103:65] - node _T_276 = not(_T_271) @[Bitwise.scala 103:77] - node _T_277 = and(_T_275, _T_276) @[Bitwise.scala 103:75] - node _T_278 = or(_T_273, _T_277) @[Bitwise.scala 103:39] - node _T_279 = bits(_T_271, 5, 0) @[Bitwise.scala 102:28] - node _T_280 = shl(_T_279, 2) @[Bitwise.scala 102:47] - node _T_281 = xor(_T_271, _T_280) @[Bitwise.scala 102:21] - node _T_282 = shr(_T_278, 2) @[Bitwise.scala 103:21] - node _T_283 = and(_T_282, _T_281) @[Bitwise.scala 103:31] - node _T_284 = bits(_T_278, 5, 0) @[Bitwise.scala 103:46] - node _T_285 = shl(_T_284, 2) @[Bitwise.scala 103:65] - node _T_286 = not(_T_281) @[Bitwise.scala 103:77] - node _T_287 = and(_T_285, _T_286) @[Bitwise.scala 103:75] - node _T_288 = or(_T_283, _T_287) @[Bitwise.scala 103:39] - node _T_289 = bits(_T_281, 6, 0) @[Bitwise.scala 102:28] - node _T_290 = shl(_T_289, 1) @[Bitwise.scala 102:47] - node _T_291 = xor(_T_281, _T_290) @[Bitwise.scala 102:21] - node _T_292 = shr(_T_288, 1) @[Bitwise.scala 103:21] - node _T_293 = and(_T_292, _T_291) @[Bitwise.scala 103:31] - node _T_294 = bits(_T_288, 6, 0) @[Bitwise.scala 103:46] - node _T_295 = shl(_T_294, 1) @[Bitwise.scala 103:65] - node _T_296 = not(_T_291) @[Bitwise.scala 103:77] - node _T_297 = and(_T_295, _T_296) @[Bitwise.scala 103:75] - node _T_298 = or(_T_293, _T_297) @[Bitwise.scala 103:39] - node _T_299 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_300 = bits(_T_299, 7, 7) @[lsu_dccm_ctl.scala 155:134] - node _T_301 = bits(_T_300, 0, 0) @[lsu_dccm_ctl.scala 155:139] - node _T_302 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_303 = bits(_T_302, 63, 56) @[lsu_dccm_ctl.scala 155:196] - node _T_304 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 155:232] - node _T_305 = bits(picm_rd_data_m, 63, 56) @[lsu_dccm_ctl.scala 155:253] - node _T_306 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_307 = mux(_T_306, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_308 = bits(dccm_rdata_corr_m, 63, 56) @[lsu_dccm_ctl.scala 155:313] - node _T_309 = and(_T_307, _T_308) @[lsu_dccm_ctl.scala 155:294] - node _T_310 = mux(_T_304, _T_305, _T_309) @[lsu_dccm_ctl.scala 155:214] - node _T_311 = mux(_T_301, _T_303, _T_310) @[lsu_dccm_ctl.scala 155:78] - node _T_312 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_313 = xor(UInt<8>("h0ff"), _T_312) @[Bitwise.scala 102:21] - node _T_314 = shr(_T_311, 4) @[Bitwise.scala 103:21] - node _T_315 = and(_T_314, _T_313) @[Bitwise.scala 103:31] - node _T_316 = bits(_T_311, 3, 0) @[Bitwise.scala 103:46] - node _T_317 = shl(_T_316, 4) @[Bitwise.scala 103:65] - node _T_318 = not(_T_313) @[Bitwise.scala 103:77] - node _T_319 = and(_T_317, _T_318) @[Bitwise.scala 103:75] - node _T_320 = or(_T_315, _T_319) @[Bitwise.scala 103:39] - node _T_321 = bits(_T_313, 5, 0) @[Bitwise.scala 102:28] - node _T_322 = shl(_T_321, 2) @[Bitwise.scala 102:47] - node _T_323 = xor(_T_313, _T_322) @[Bitwise.scala 102:21] - node _T_324 = shr(_T_320, 2) @[Bitwise.scala 103:21] - node _T_325 = and(_T_324, _T_323) @[Bitwise.scala 103:31] - node _T_326 = bits(_T_320, 5, 0) @[Bitwise.scala 103:46] - node _T_327 = shl(_T_326, 2) @[Bitwise.scala 103:65] - node _T_328 = not(_T_323) @[Bitwise.scala 103:77] - node _T_329 = and(_T_327, _T_328) @[Bitwise.scala 103:75] - node _T_330 = or(_T_325, _T_329) @[Bitwise.scala 103:39] - node _T_331 = bits(_T_323, 6, 0) @[Bitwise.scala 102:28] - node _T_332 = shl(_T_331, 1) @[Bitwise.scala 102:47] - node _T_333 = xor(_T_323, _T_332) @[Bitwise.scala 102:21] - node _T_334 = shr(_T_330, 1) @[Bitwise.scala 103:21] - node _T_335 = and(_T_334, _T_333) @[Bitwise.scala 103:31] - node _T_336 = bits(_T_330, 6, 0) @[Bitwise.scala 103:46] - node _T_337 = shl(_T_336, 1) @[Bitwise.scala 103:65] - node _T_338 = not(_T_333) @[Bitwise.scala 103:77] - node _T_339 = and(_T_337, _T_338) @[Bitwise.scala 103:75] - node _T_340 = or(_T_335, _T_339) @[Bitwise.scala 103:39] - wire _T_341 : UInt<8>[8] @[lsu_dccm_ctl.scala 155:62] - _T_341[0] <= _T_46 @[lsu_dccm_ctl.scala 155:62] - _T_341[1] <= _T_88 @[lsu_dccm_ctl.scala 155:62] - _T_341[2] <= _T_130 @[lsu_dccm_ctl.scala 155:62] - _T_341[3] <= _T_172 @[lsu_dccm_ctl.scala 155:62] - _T_341[4] <= _T_214 @[lsu_dccm_ctl.scala 155:62] - _T_341[5] <= _T_256 @[lsu_dccm_ctl.scala 155:62] - _T_341[6] <= _T_298 @[lsu_dccm_ctl.scala 155:62] - _T_341[7] <= _T_340 @[lsu_dccm_ctl.scala 155:62] - node _T_342 = cat(_T_341[6], _T_341[7]) @[Cat.scala 29:58] - node _T_343 = cat(_T_341[4], _T_341[5]) @[Cat.scala 29:58] - node _T_344 = cat(_T_343, _T_342) @[Cat.scala 29:58] - node _T_345 = cat(_T_341[2], _T_341[3]) @[Cat.scala 29:58] - node _T_346 = cat(_T_341[0], _T_341[1]) @[Cat.scala 29:58] - node _T_347 = cat(_T_346, _T_345) @[Cat.scala 29:58] - node _T_348 = cat(_T_347, _T_344) @[Cat.scala 29:58] - node _T_349 = shl(UInt<32>("h0ffffffff"), 32) @[Bitwise.scala 102:47] - node _T_350 = xor(UInt<64>("h0ffffffffffffffff"), _T_349) @[Bitwise.scala 102:21] - node _T_351 = shr(_T_348, 32) @[Bitwise.scala 103:21] - node _T_352 = and(_T_351, _T_350) @[Bitwise.scala 103:31] - node _T_353 = bits(_T_348, 31, 0) @[Bitwise.scala 103:46] - node _T_354 = shl(_T_353, 32) @[Bitwise.scala 103:65] - node _T_355 = not(_T_350) @[Bitwise.scala 103:77] - node _T_356 = and(_T_354, _T_355) @[Bitwise.scala 103:75] - node _T_357 = or(_T_352, _T_356) @[Bitwise.scala 103:39] - node _T_358 = bits(_T_350, 47, 0) @[Bitwise.scala 102:28] - node _T_359 = shl(_T_358, 16) @[Bitwise.scala 102:47] - node _T_360 = xor(_T_350, _T_359) @[Bitwise.scala 102:21] - node _T_361 = shr(_T_357, 16) @[Bitwise.scala 103:21] - node _T_362 = and(_T_361, _T_360) @[Bitwise.scala 103:31] - node _T_363 = bits(_T_357, 47, 0) @[Bitwise.scala 103:46] - node _T_364 = shl(_T_363, 16) @[Bitwise.scala 103:65] - node _T_365 = not(_T_360) @[Bitwise.scala 103:77] - node _T_366 = and(_T_364, _T_365) @[Bitwise.scala 103:75] - node _T_367 = or(_T_362, _T_366) @[Bitwise.scala 103:39] - node _T_368 = bits(_T_360, 55, 0) @[Bitwise.scala 102:28] - node _T_369 = shl(_T_368, 8) @[Bitwise.scala 102:47] - node _T_370 = xor(_T_360, _T_369) @[Bitwise.scala 102:21] - node _T_371 = shr(_T_367, 8) @[Bitwise.scala 103:21] - node _T_372 = and(_T_371, _T_370) @[Bitwise.scala 103:31] - node _T_373 = bits(_T_367, 55, 0) @[Bitwise.scala 103:46] - node _T_374 = shl(_T_373, 8) @[Bitwise.scala 103:65] - node _T_375 = not(_T_370) @[Bitwise.scala 103:77] - node _T_376 = and(_T_374, _T_375) @[Bitwise.scala 103:75] - node _T_377 = or(_T_372, _T_376) @[Bitwise.scala 103:39] - node _T_378 = bits(_T_370, 59, 0) @[Bitwise.scala 102:28] - node _T_379 = shl(_T_378, 4) @[Bitwise.scala 102:47] - node _T_380 = xor(_T_370, _T_379) @[Bitwise.scala 102:21] - node _T_381 = shr(_T_377, 4) @[Bitwise.scala 103:21] - node _T_382 = and(_T_381, _T_380) @[Bitwise.scala 103:31] - node _T_383 = bits(_T_377, 59, 0) @[Bitwise.scala 103:46] - node _T_384 = shl(_T_383, 4) @[Bitwise.scala 103:65] - node _T_385 = not(_T_380) @[Bitwise.scala 103:77] - node _T_386 = and(_T_384, _T_385) @[Bitwise.scala 103:75] - node _T_387 = or(_T_382, _T_386) @[Bitwise.scala 103:39] - node _T_388 = bits(_T_380, 61, 0) @[Bitwise.scala 102:28] - node _T_389 = shl(_T_388, 2) @[Bitwise.scala 102:47] - node _T_390 = xor(_T_380, _T_389) @[Bitwise.scala 102:21] - node _T_391 = shr(_T_387, 2) @[Bitwise.scala 103:21] - node _T_392 = and(_T_391, _T_390) @[Bitwise.scala 103:31] - node _T_393 = bits(_T_387, 61, 0) @[Bitwise.scala 103:46] - node _T_394 = shl(_T_393, 2) @[Bitwise.scala 103:65] - node _T_395 = not(_T_390) @[Bitwise.scala 103:77] - node _T_396 = and(_T_394, _T_395) @[Bitwise.scala 103:75] - node _T_397 = or(_T_392, _T_396) @[Bitwise.scala 103:39] - node _T_398 = bits(_T_390, 62, 0) @[Bitwise.scala 102:28] - node _T_399 = shl(_T_398, 1) @[Bitwise.scala 102:47] - node _T_400 = xor(_T_390, _T_399) @[Bitwise.scala 102:21] - node _T_401 = shr(_T_397, 1) @[Bitwise.scala 103:21] - node _T_402 = and(_T_401, _T_400) @[Bitwise.scala 103:31] - node _T_403 = bits(_T_397, 62, 0) @[Bitwise.scala 103:46] - node _T_404 = shl(_T_403, 1) @[Bitwise.scala 103:65] - node _T_405 = not(_T_400) @[Bitwise.scala 103:77] - node _T_406 = and(_T_404, _T_405) @[Bitwise.scala 103:75] - node _T_407 = or(_T_402, _T_406) @[Bitwise.scala 103:39] - lsu_rdata_corr_m <= _T_407 @[lsu_dccm_ctl.scala 155:28] - node _T_408 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_409 = bits(_T_408, 0, 0) @[lsu_dccm_ctl.scala 156:134] - node _T_410 = bits(_T_409, 0, 0) @[lsu_dccm_ctl.scala 156:139] - node _T_411 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_412 = bits(_T_411, 7, 0) @[lsu_dccm_ctl.scala 156:196] - node _T_413 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 156:232] - node _T_414 = bits(picm_rd_data_m, 7, 0) @[lsu_dccm_ctl.scala 156:253] - node _T_415 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_416 = mux(_T_415, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_417 = bits(dccm_rdata_m, 7, 0) @[lsu_dccm_ctl.scala 156:308] - node _T_418 = and(_T_416, _T_417) @[lsu_dccm_ctl.scala 156:294] - node _T_419 = mux(_T_413, _T_414, _T_418) @[lsu_dccm_ctl.scala 156:214] - node _T_420 = mux(_T_410, _T_412, _T_419) @[lsu_dccm_ctl.scala 156:78] - node _T_421 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_422 = xor(UInt<8>("h0ff"), _T_421) @[Bitwise.scala 102:21] - node _T_423 = shr(_T_420, 4) @[Bitwise.scala 103:21] - node _T_424 = and(_T_423, _T_422) @[Bitwise.scala 103:31] - node _T_425 = bits(_T_420, 3, 0) @[Bitwise.scala 103:46] - node _T_426 = shl(_T_425, 4) @[Bitwise.scala 103:65] - node _T_427 = not(_T_422) @[Bitwise.scala 103:77] - node _T_428 = and(_T_426, _T_427) @[Bitwise.scala 103:75] - node _T_429 = or(_T_424, _T_428) @[Bitwise.scala 103:39] - node _T_430 = bits(_T_422, 5, 0) @[Bitwise.scala 102:28] - node _T_431 = shl(_T_430, 2) @[Bitwise.scala 102:47] - node _T_432 = xor(_T_422, _T_431) @[Bitwise.scala 102:21] - node _T_433 = shr(_T_429, 2) @[Bitwise.scala 103:21] - node _T_434 = and(_T_433, _T_432) @[Bitwise.scala 103:31] - node _T_435 = bits(_T_429, 5, 0) @[Bitwise.scala 103:46] - node _T_436 = shl(_T_435, 2) @[Bitwise.scala 103:65] - node _T_437 = not(_T_432) @[Bitwise.scala 103:77] - node _T_438 = and(_T_436, _T_437) @[Bitwise.scala 103:75] - node _T_439 = or(_T_434, _T_438) @[Bitwise.scala 103:39] - node _T_440 = bits(_T_432, 6, 0) @[Bitwise.scala 102:28] - node _T_441 = shl(_T_440, 1) @[Bitwise.scala 102:47] - node _T_442 = xor(_T_432, _T_441) @[Bitwise.scala 102:21] - node _T_443 = shr(_T_439, 1) @[Bitwise.scala 103:21] - node _T_444 = and(_T_443, _T_442) @[Bitwise.scala 103:31] - node _T_445 = bits(_T_439, 6, 0) @[Bitwise.scala 103:46] - node _T_446 = shl(_T_445, 1) @[Bitwise.scala 103:65] - node _T_447 = not(_T_442) @[Bitwise.scala 103:77] - node _T_448 = and(_T_446, _T_447) @[Bitwise.scala 103:75] - node _T_449 = or(_T_444, _T_448) @[Bitwise.scala 103:39] - node _T_450 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_451 = bits(_T_450, 1, 1) @[lsu_dccm_ctl.scala 156:134] - node _T_452 = bits(_T_451, 0, 0) @[lsu_dccm_ctl.scala 156:139] - node _T_453 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_454 = bits(_T_453, 15, 8) @[lsu_dccm_ctl.scala 156:196] - node _T_455 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 156:232] - node _T_456 = bits(picm_rd_data_m, 15, 8) @[lsu_dccm_ctl.scala 156:253] - node _T_457 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_458 = mux(_T_457, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_459 = bits(dccm_rdata_m, 15, 8) @[lsu_dccm_ctl.scala 156:308] - node _T_460 = and(_T_458, _T_459) @[lsu_dccm_ctl.scala 156:294] - node _T_461 = mux(_T_455, _T_456, _T_460) @[lsu_dccm_ctl.scala 156:214] - node _T_462 = mux(_T_452, _T_454, _T_461) @[lsu_dccm_ctl.scala 156:78] - node _T_463 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_464 = xor(UInt<8>("h0ff"), _T_463) @[Bitwise.scala 102:21] - node _T_465 = shr(_T_462, 4) @[Bitwise.scala 103:21] - node _T_466 = and(_T_465, _T_464) @[Bitwise.scala 103:31] - node _T_467 = bits(_T_462, 3, 0) @[Bitwise.scala 103:46] - node _T_468 = shl(_T_467, 4) @[Bitwise.scala 103:65] - node _T_469 = not(_T_464) @[Bitwise.scala 103:77] - node _T_470 = and(_T_468, _T_469) @[Bitwise.scala 103:75] - node _T_471 = or(_T_466, _T_470) @[Bitwise.scala 103:39] - node _T_472 = bits(_T_464, 5, 0) @[Bitwise.scala 102:28] - node _T_473 = shl(_T_472, 2) @[Bitwise.scala 102:47] - node _T_474 = xor(_T_464, _T_473) @[Bitwise.scala 102:21] - node _T_475 = shr(_T_471, 2) @[Bitwise.scala 103:21] - node _T_476 = and(_T_475, _T_474) @[Bitwise.scala 103:31] - node _T_477 = bits(_T_471, 5, 0) @[Bitwise.scala 103:46] - node _T_478 = shl(_T_477, 2) @[Bitwise.scala 103:65] - node _T_479 = not(_T_474) @[Bitwise.scala 103:77] - node _T_480 = and(_T_478, _T_479) @[Bitwise.scala 103:75] - node _T_481 = or(_T_476, _T_480) @[Bitwise.scala 103:39] - node _T_482 = bits(_T_474, 6, 0) @[Bitwise.scala 102:28] - node _T_483 = shl(_T_482, 1) @[Bitwise.scala 102:47] - node _T_484 = xor(_T_474, _T_483) @[Bitwise.scala 102:21] - node _T_485 = shr(_T_481, 1) @[Bitwise.scala 103:21] - node _T_486 = and(_T_485, _T_484) @[Bitwise.scala 103:31] - node _T_487 = bits(_T_481, 6, 0) @[Bitwise.scala 103:46] - node _T_488 = shl(_T_487, 1) @[Bitwise.scala 103:65] - node _T_489 = not(_T_484) @[Bitwise.scala 103:77] - node _T_490 = and(_T_488, _T_489) @[Bitwise.scala 103:75] - node _T_491 = or(_T_486, _T_490) @[Bitwise.scala 103:39] - node _T_492 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_493 = bits(_T_492, 2, 2) @[lsu_dccm_ctl.scala 156:134] - node _T_494 = bits(_T_493, 0, 0) @[lsu_dccm_ctl.scala 156:139] - node _T_495 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_496 = bits(_T_495, 23, 16) @[lsu_dccm_ctl.scala 156:196] - node _T_497 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 156:232] - node _T_498 = bits(picm_rd_data_m, 23, 16) @[lsu_dccm_ctl.scala 156:253] - node _T_499 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_500 = mux(_T_499, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_501 = bits(dccm_rdata_m, 23, 16) @[lsu_dccm_ctl.scala 156:308] - node _T_502 = and(_T_500, _T_501) @[lsu_dccm_ctl.scala 156:294] - node _T_503 = mux(_T_497, _T_498, _T_502) @[lsu_dccm_ctl.scala 156:214] - node _T_504 = mux(_T_494, _T_496, _T_503) @[lsu_dccm_ctl.scala 156:78] - node _T_505 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_506 = xor(UInt<8>("h0ff"), _T_505) @[Bitwise.scala 102:21] - node _T_507 = shr(_T_504, 4) @[Bitwise.scala 103:21] - node _T_508 = and(_T_507, _T_506) @[Bitwise.scala 103:31] - node _T_509 = bits(_T_504, 3, 0) @[Bitwise.scala 103:46] - node _T_510 = shl(_T_509, 4) @[Bitwise.scala 103:65] - node _T_511 = not(_T_506) @[Bitwise.scala 103:77] - node _T_512 = and(_T_510, _T_511) @[Bitwise.scala 103:75] - node _T_513 = or(_T_508, _T_512) @[Bitwise.scala 103:39] - node _T_514 = bits(_T_506, 5, 0) @[Bitwise.scala 102:28] - node _T_515 = shl(_T_514, 2) @[Bitwise.scala 102:47] - node _T_516 = xor(_T_506, _T_515) @[Bitwise.scala 102:21] - node _T_517 = shr(_T_513, 2) @[Bitwise.scala 103:21] - node _T_518 = and(_T_517, _T_516) @[Bitwise.scala 103:31] - node _T_519 = bits(_T_513, 5, 0) @[Bitwise.scala 103:46] - node _T_520 = shl(_T_519, 2) @[Bitwise.scala 103:65] - node _T_521 = not(_T_516) @[Bitwise.scala 103:77] - node _T_522 = and(_T_520, _T_521) @[Bitwise.scala 103:75] - node _T_523 = or(_T_518, _T_522) @[Bitwise.scala 103:39] - node _T_524 = bits(_T_516, 6, 0) @[Bitwise.scala 102:28] - node _T_525 = shl(_T_524, 1) @[Bitwise.scala 102:47] - node _T_526 = xor(_T_516, _T_525) @[Bitwise.scala 102:21] - node _T_527 = shr(_T_523, 1) @[Bitwise.scala 103:21] - node _T_528 = and(_T_527, _T_526) @[Bitwise.scala 103:31] - node _T_529 = bits(_T_523, 6, 0) @[Bitwise.scala 103:46] - node _T_530 = shl(_T_529, 1) @[Bitwise.scala 103:65] - node _T_531 = not(_T_526) @[Bitwise.scala 103:77] - node _T_532 = and(_T_530, _T_531) @[Bitwise.scala 103:75] - node _T_533 = or(_T_528, _T_532) @[Bitwise.scala 103:39] - node _T_534 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_535 = bits(_T_534, 3, 3) @[lsu_dccm_ctl.scala 156:134] - node _T_536 = bits(_T_535, 0, 0) @[lsu_dccm_ctl.scala 156:139] - node _T_537 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_538 = bits(_T_537, 31, 24) @[lsu_dccm_ctl.scala 156:196] - node _T_539 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 156:232] - node _T_540 = bits(picm_rd_data_m, 31, 24) @[lsu_dccm_ctl.scala 156:253] - node _T_541 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_542 = mux(_T_541, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_543 = bits(dccm_rdata_m, 31, 24) @[lsu_dccm_ctl.scala 156:308] - node _T_544 = and(_T_542, _T_543) @[lsu_dccm_ctl.scala 156:294] - node _T_545 = mux(_T_539, _T_540, _T_544) @[lsu_dccm_ctl.scala 156:214] - node _T_546 = mux(_T_536, _T_538, _T_545) @[lsu_dccm_ctl.scala 156:78] - node _T_547 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_548 = xor(UInt<8>("h0ff"), _T_547) @[Bitwise.scala 102:21] - node _T_549 = shr(_T_546, 4) @[Bitwise.scala 103:21] - node _T_550 = and(_T_549, _T_548) @[Bitwise.scala 103:31] - node _T_551 = bits(_T_546, 3, 0) @[Bitwise.scala 103:46] - node _T_552 = shl(_T_551, 4) @[Bitwise.scala 103:65] - node _T_553 = not(_T_548) @[Bitwise.scala 103:77] - node _T_554 = and(_T_552, _T_553) @[Bitwise.scala 103:75] - node _T_555 = or(_T_550, _T_554) @[Bitwise.scala 103:39] - node _T_556 = bits(_T_548, 5, 0) @[Bitwise.scala 102:28] - node _T_557 = shl(_T_556, 2) @[Bitwise.scala 102:47] - node _T_558 = xor(_T_548, _T_557) @[Bitwise.scala 102:21] - node _T_559 = shr(_T_555, 2) @[Bitwise.scala 103:21] - node _T_560 = and(_T_559, _T_558) @[Bitwise.scala 103:31] - node _T_561 = bits(_T_555, 5, 0) @[Bitwise.scala 103:46] - node _T_562 = shl(_T_561, 2) @[Bitwise.scala 103:65] - node _T_563 = not(_T_558) @[Bitwise.scala 103:77] - node _T_564 = and(_T_562, _T_563) @[Bitwise.scala 103:75] - node _T_565 = or(_T_560, _T_564) @[Bitwise.scala 103:39] - node _T_566 = bits(_T_558, 6, 0) @[Bitwise.scala 102:28] - node _T_567 = shl(_T_566, 1) @[Bitwise.scala 102:47] - node _T_568 = xor(_T_558, _T_567) @[Bitwise.scala 102:21] - node _T_569 = shr(_T_565, 1) @[Bitwise.scala 103:21] - node _T_570 = and(_T_569, _T_568) @[Bitwise.scala 103:31] - node _T_571 = bits(_T_565, 6, 0) @[Bitwise.scala 103:46] - node _T_572 = shl(_T_571, 1) @[Bitwise.scala 103:65] - node _T_573 = not(_T_568) @[Bitwise.scala 103:77] - node _T_574 = and(_T_572, _T_573) @[Bitwise.scala 103:75] - node _T_575 = or(_T_570, _T_574) @[Bitwise.scala 103:39] - node _T_576 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_577 = bits(_T_576, 4, 4) @[lsu_dccm_ctl.scala 156:134] - node _T_578 = bits(_T_577, 0, 0) @[lsu_dccm_ctl.scala 156:139] - node _T_579 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_580 = bits(_T_579, 39, 32) @[lsu_dccm_ctl.scala 156:196] - node _T_581 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 156:232] - node _T_582 = bits(picm_rd_data_m, 39, 32) @[lsu_dccm_ctl.scala 156:253] - node _T_583 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_584 = mux(_T_583, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_585 = bits(dccm_rdata_m, 39, 32) @[lsu_dccm_ctl.scala 156:308] - node _T_586 = and(_T_584, _T_585) @[lsu_dccm_ctl.scala 156:294] - node _T_587 = mux(_T_581, _T_582, _T_586) @[lsu_dccm_ctl.scala 156:214] - node _T_588 = mux(_T_578, _T_580, _T_587) @[lsu_dccm_ctl.scala 156:78] - node _T_589 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_590 = xor(UInt<8>("h0ff"), _T_589) @[Bitwise.scala 102:21] - node _T_591 = shr(_T_588, 4) @[Bitwise.scala 103:21] - node _T_592 = and(_T_591, _T_590) @[Bitwise.scala 103:31] - node _T_593 = bits(_T_588, 3, 0) @[Bitwise.scala 103:46] - node _T_594 = shl(_T_593, 4) @[Bitwise.scala 103:65] - node _T_595 = not(_T_590) @[Bitwise.scala 103:77] - node _T_596 = and(_T_594, _T_595) @[Bitwise.scala 103:75] - node _T_597 = or(_T_592, _T_596) @[Bitwise.scala 103:39] - node _T_598 = bits(_T_590, 5, 0) @[Bitwise.scala 102:28] - node _T_599 = shl(_T_598, 2) @[Bitwise.scala 102:47] - node _T_600 = xor(_T_590, _T_599) @[Bitwise.scala 102:21] - node _T_601 = shr(_T_597, 2) @[Bitwise.scala 103:21] - node _T_602 = and(_T_601, _T_600) @[Bitwise.scala 103:31] - node _T_603 = bits(_T_597, 5, 0) @[Bitwise.scala 103:46] - node _T_604 = shl(_T_603, 2) @[Bitwise.scala 103:65] - node _T_605 = not(_T_600) @[Bitwise.scala 103:77] - node _T_606 = and(_T_604, _T_605) @[Bitwise.scala 103:75] - node _T_607 = or(_T_602, _T_606) @[Bitwise.scala 103:39] - node _T_608 = bits(_T_600, 6, 0) @[Bitwise.scala 102:28] - node _T_609 = shl(_T_608, 1) @[Bitwise.scala 102:47] - node _T_610 = xor(_T_600, _T_609) @[Bitwise.scala 102:21] - node _T_611 = shr(_T_607, 1) @[Bitwise.scala 103:21] - node _T_612 = and(_T_611, _T_610) @[Bitwise.scala 103:31] - node _T_613 = bits(_T_607, 6, 0) @[Bitwise.scala 103:46] - node _T_614 = shl(_T_613, 1) @[Bitwise.scala 103:65] - node _T_615 = not(_T_610) @[Bitwise.scala 103:77] - node _T_616 = and(_T_614, _T_615) @[Bitwise.scala 103:75] - node _T_617 = or(_T_612, _T_616) @[Bitwise.scala 103:39] - node _T_618 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_619 = bits(_T_618, 5, 5) @[lsu_dccm_ctl.scala 156:134] - node _T_620 = bits(_T_619, 0, 0) @[lsu_dccm_ctl.scala 156:139] - node _T_621 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_622 = bits(_T_621, 47, 40) @[lsu_dccm_ctl.scala 156:196] - node _T_623 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 156:232] - node _T_624 = bits(picm_rd_data_m, 47, 40) @[lsu_dccm_ctl.scala 156:253] - node _T_625 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_626 = mux(_T_625, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_627 = bits(dccm_rdata_m, 47, 40) @[lsu_dccm_ctl.scala 156:308] - node _T_628 = and(_T_626, _T_627) @[lsu_dccm_ctl.scala 156:294] - node _T_629 = mux(_T_623, _T_624, _T_628) @[lsu_dccm_ctl.scala 156:214] - node _T_630 = mux(_T_620, _T_622, _T_629) @[lsu_dccm_ctl.scala 156:78] - node _T_631 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_632 = xor(UInt<8>("h0ff"), _T_631) @[Bitwise.scala 102:21] - node _T_633 = shr(_T_630, 4) @[Bitwise.scala 103:21] - node _T_634 = and(_T_633, _T_632) @[Bitwise.scala 103:31] - node _T_635 = bits(_T_630, 3, 0) @[Bitwise.scala 103:46] - node _T_636 = shl(_T_635, 4) @[Bitwise.scala 103:65] - node _T_637 = not(_T_632) @[Bitwise.scala 103:77] - node _T_638 = and(_T_636, _T_637) @[Bitwise.scala 103:75] - node _T_639 = or(_T_634, _T_638) @[Bitwise.scala 103:39] - node _T_640 = bits(_T_632, 5, 0) @[Bitwise.scala 102:28] - node _T_641 = shl(_T_640, 2) @[Bitwise.scala 102:47] - node _T_642 = xor(_T_632, _T_641) @[Bitwise.scala 102:21] - node _T_643 = shr(_T_639, 2) @[Bitwise.scala 103:21] - node _T_644 = and(_T_643, _T_642) @[Bitwise.scala 103:31] - node _T_645 = bits(_T_639, 5, 0) @[Bitwise.scala 103:46] - node _T_646 = shl(_T_645, 2) @[Bitwise.scala 103:65] - node _T_647 = not(_T_642) @[Bitwise.scala 103:77] - node _T_648 = and(_T_646, _T_647) @[Bitwise.scala 103:75] - node _T_649 = or(_T_644, _T_648) @[Bitwise.scala 103:39] - node _T_650 = bits(_T_642, 6, 0) @[Bitwise.scala 102:28] - node _T_651 = shl(_T_650, 1) @[Bitwise.scala 102:47] - node _T_652 = xor(_T_642, _T_651) @[Bitwise.scala 102:21] - node _T_653 = shr(_T_649, 1) @[Bitwise.scala 103:21] - node _T_654 = and(_T_653, _T_652) @[Bitwise.scala 103:31] - node _T_655 = bits(_T_649, 6, 0) @[Bitwise.scala 103:46] - node _T_656 = shl(_T_655, 1) @[Bitwise.scala 103:65] - node _T_657 = not(_T_652) @[Bitwise.scala 103:77] - node _T_658 = and(_T_656, _T_657) @[Bitwise.scala 103:75] - node _T_659 = or(_T_654, _T_658) @[Bitwise.scala 103:39] - node _T_660 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_661 = bits(_T_660, 6, 6) @[lsu_dccm_ctl.scala 156:134] - node _T_662 = bits(_T_661, 0, 0) @[lsu_dccm_ctl.scala 156:139] - node _T_663 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_664 = bits(_T_663, 55, 48) @[lsu_dccm_ctl.scala 156:196] - node _T_665 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 156:232] - node _T_666 = bits(picm_rd_data_m, 55, 48) @[lsu_dccm_ctl.scala 156:253] - node _T_667 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_668 = mux(_T_667, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_669 = bits(dccm_rdata_m, 55, 48) @[lsu_dccm_ctl.scala 156:308] - node _T_670 = and(_T_668, _T_669) @[lsu_dccm_ctl.scala 156:294] - node _T_671 = mux(_T_665, _T_666, _T_670) @[lsu_dccm_ctl.scala 156:214] - node _T_672 = mux(_T_662, _T_664, _T_671) @[lsu_dccm_ctl.scala 156:78] - node _T_673 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_674 = xor(UInt<8>("h0ff"), _T_673) @[Bitwise.scala 102:21] - node _T_675 = shr(_T_672, 4) @[Bitwise.scala 103:21] - node _T_676 = and(_T_675, _T_674) @[Bitwise.scala 103:31] - node _T_677 = bits(_T_672, 3, 0) @[Bitwise.scala 103:46] - node _T_678 = shl(_T_677, 4) @[Bitwise.scala 103:65] - node _T_679 = not(_T_674) @[Bitwise.scala 103:77] - node _T_680 = and(_T_678, _T_679) @[Bitwise.scala 103:75] - node _T_681 = or(_T_676, _T_680) @[Bitwise.scala 103:39] - node _T_682 = bits(_T_674, 5, 0) @[Bitwise.scala 102:28] - node _T_683 = shl(_T_682, 2) @[Bitwise.scala 102:47] - node _T_684 = xor(_T_674, _T_683) @[Bitwise.scala 102:21] - node _T_685 = shr(_T_681, 2) @[Bitwise.scala 103:21] - node _T_686 = and(_T_685, _T_684) @[Bitwise.scala 103:31] - node _T_687 = bits(_T_681, 5, 0) @[Bitwise.scala 103:46] - node _T_688 = shl(_T_687, 2) @[Bitwise.scala 103:65] - node _T_689 = not(_T_684) @[Bitwise.scala 103:77] - node _T_690 = and(_T_688, _T_689) @[Bitwise.scala 103:75] - node _T_691 = or(_T_686, _T_690) @[Bitwise.scala 103:39] - node _T_692 = bits(_T_684, 6, 0) @[Bitwise.scala 102:28] - node _T_693 = shl(_T_692, 1) @[Bitwise.scala 102:47] - node _T_694 = xor(_T_684, _T_693) @[Bitwise.scala 102:21] - node _T_695 = shr(_T_691, 1) @[Bitwise.scala 103:21] - node _T_696 = and(_T_695, _T_694) @[Bitwise.scala 103:31] - node _T_697 = bits(_T_691, 6, 0) @[Bitwise.scala 103:46] - node _T_698 = shl(_T_697, 1) @[Bitwise.scala 103:65] - node _T_699 = not(_T_694) @[Bitwise.scala 103:77] - node _T_700 = and(_T_698, _T_699) @[Bitwise.scala 103:75] - node _T_701 = or(_T_696, _T_700) @[Bitwise.scala 103:39] - node _T_702 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_703 = bits(_T_702, 7, 7) @[lsu_dccm_ctl.scala 156:134] - node _T_704 = bits(_T_703, 0, 0) @[lsu_dccm_ctl.scala 156:139] - node _T_705 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_706 = bits(_T_705, 63, 56) @[lsu_dccm_ctl.scala 156:196] - node _T_707 = bits(io.addr_in_pic_m, 0, 0) @[lsu_dccm_ctl.scala 156:232] - node _T_708 = bits(picm_rd_data_m, 63, 56) @[lsu_dccm_ctl.scala 156:253] - node _T_709 = bits(io.addr_in_dccm_m, 0, 0) @[Bitwise.scala 72:15] - node _T_710 = mux(_T_709, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_711 = bits(dccm_rdata_m, 63, 56) @[lsu_dccm_ctl.scala 156:308] - node _T_712 = and(_T_710, _T_711) @[lsu_dccm_ctl.scala 156:294] - node _T_713 = mux(_T_707, _T_708, _T_712) @[lsu_dccm_ctl.scala 156:214] - node _T_714 = mux(_T_704, _T_706, _T_713) @[lsu_dccm_ctl.scala 156:78] - node _T_715 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_716 = xor(UInt<8>("h0ff"), _T_715) @[Bitwise.scala 102:21] - node _T_717 = shr(_T_714, 4) @[Bitwise.scala 103:21] - node _T_718 = and(_T_717, _T_716) @[Bitwise.scala 103:31] - node _T_719 = bits(_T_714, 3, 0) @[Bitwise.scala 103:46] - node _T_720 = shl(_T_719, 4) @[Bitwise.scala 103:65] - node _T_721 = not(_T_716) @[Bitwise.scala 103:77] - node _T_722 = and(_T_720, _T_721) @[Bitwise.scala 103:75] - node _T_723 = or(_T_718, _T_722) @[Bitwise.scala 103:39] - node _T_724 = bits(_T_716, 5, 0) @[Bitwise.scala 102:28] - node _T_725 = shl(_T_724, 2) @[Bitwise.scala 102:47] - node _T_726 = xor(_T_716, _T_725) @[Bitwise.scala 102:21] - node _T_727 = shr(_T_723, 2) @[Bitwise.scala 103:21] - node _T_728 = and(_T_727, _T_726) @[Bitwise.scala 103:31] - node _T_729 = bits(_T_723, 5, 0) @[Bitwise.scala 103:46] - node _T_730 = shl(_T_729, 2) @[Bitwise.scala 103:65] - node _T_731 = not(_T_726) @[Bitwise.scala 103:77] - node _T_732 = and(_T_730, _T_731) @[Bitwise.scala 103:75] - node _T_733 = or(_T_728, _T_732) @[Bitwise.scala 103:39] - node _T_734 = bits(_T_726, 6, 0) @[Bitwise.scala 102:28] - node _T_735 = shl(_T_734, 1) @[Bitwise.scala 102:47] - node _T_736 = xor(_T_726, _T_735) @[Bitwise.scala 102:21] - node _T_737 = shr(_T_733, 1) @[Bitwise.scala 103:21] - node _T_738 = and(_T_737, _T_736) @[Bitwise.scala 103:31] - node _T_739 = bits(_T_733, 6, 0) @[Bitwise.scala 103:46] - node _T_740 = shl(_T_739, 1) @[Bitwise.scala 103:65] - node _T_741 = not(_T_736) @[Bitwise.scala 103:77] - node _T_742 = and(_T_740, _T_741) @[Bitwise.scala 103:75] - node _T_743 = or(_T_738, _T_742) @[Bitwise.scala 103:39] - wire _T_744 : UInt<8>[8] @[lsu_dccm_ctl.scala 156:62] - _T_744[0] <= _T_449 @[lsu_dccm_ctl.scala 156:62] - _T_744[1] <= _T_491 @[lsu_dccm_ctl.scala 156:62] - _T_744[2] <= _T_533 @[lsu_dccm_ctl.scala 156:62] - _T_744[3] <= _T_575 @[lsu_dccm_ctl.scala 156:62] - _T_744[4] <= _T_617 @[lsu_dccm_ctl.scala 156:62] - _T_744[5] <= _T_659 @[lsu_dccm_ctl.scala 156:62] - _T_744[6] <= _T_701 @[lsu_dccm_ctl.scala 156:62] - _T_744[7] <= _T_743 @[lsu_dccm_ctl.scala 156:62] - node _T_745 = cat(_T_744[6], _T_744[7]) @[Cat.scala 29:58] - node _T_746 = cat(_T_744[4], _T_744[5]) @[Cat.scala 29:58] - node _T_747 = cat(_T_746, _T_745) @[Cat.scala 29:58] - node _T_748 = cat(_T_744[2], _T_744[3]) @[Cat.scala 29:58] - node _T_749 = cat(_T_744[0], _T_744[1]) @[Cat.scala 29:58] - node _T_750 = cat(_T_749, _T_748) @[Cat.scala 29:58] - node _T_751 = cat(_T_750, _T_747) @[Cat.scala 29:58] - node _T_752 = shl(UInt<32>("h0ffffffff"), 32) @[Bitwise.scala 102:47] - node _T_753 = xor(UInt<64>("h0ffffffffffffffff"), _T_752) @[Bitwise.scala 102:21] - node _T_754 = shr(_T_751, 32) @[Bitwise.scala 103:21] - node _T_755 = and(_T_754, _T_753) @[Bitwise.scala 103:31] - node _T_756 = bits(_T_751, 31, 0) @[Bitwise.scala 103:46] - node _T_757 = shl(_T_756, 32) @[Bitwise.scala 103:65] - node _T_758 = not(_T_753) @[Bitwise.scala 103:77] - node _T_759 = and(_T_757, _T_758) @[Bitwise.scala 103:75] - node _T_760 = or(_T_755, _T_759) @[Bitwise.scala 103:39] - node _T_761 = bits(_T_753, 47, 0) @[Bitwise.scala 102:28] - node _T_762 = shl(_T_761, 16) @[Bitwise.scala 102:47] - node _T_763 = xor(_T_753, _T_762) @[Bitwise.scala 102:21] - node _T_764 = shr(_T_760, 16) @[Bitwise.scala 103:21] - node _T_765 = and(_T_764, _T_763) @[Bitwise.scala 103:31] - node _T_766 = bits(_T_760, 47, 0) @[Bitwise.scala 103:46] - node _T_767 = shl(_T_766, 16) @[Bitwise.scala 103:65] - node _T_768 = not(_T_763) @[Bitwise.scala 103:77] - node _T_769 = and(_T_767, _T_768) @[Bitwise.scala 103:75] - node _T_770 = or(_T_765, _T_769) @[Bitwise.scala 103:39] - node _T_771 = bits(_T_763, 55, 0) @[Bitwise.scala 102:28] - node _T_772 = shl(_T_771, 8) @[Bitwise.scala 102:47] - node _T_773 = xor(_T_763, _T_772) @[Bitwise.scala 102:21] - node _T_774 = shr(_T_770, 8) @[Bitwise.scala 103:21] - node _T_775 = and(_T_774, _T_773) @[Bitwise.scala 103:31] - node _T_776 = bits(_T_770, 55, 0) @[Bitwise.scala 103:46] - node _T_777 = shl(_T_776, 8) @[Bitwise.scala 103:65] - node _T_778 = not(_T_773) @[Bitwise.scala 103:77] - node _T_779 = and(_T_777, _T_778) @[Bitwise.scala 103:75] - node _T_780 = or(_T_775, _T_779) @[Bitwise.scala 103:39] - node _T_781 = bits(_T_773, 59, 0) @[Bitwise.scala 102:28] - node _T_782 = shl(_T_781, 4) @[Bitwise.scala 102:47] - node _T_783 = xor(_T_773, _T_782) @[Bitwise.scala 102:21] - node _T_784 = shr(_T_780, 4) @[Bitwise.scala 103:21] - node _T_785 = and(_T_784, _T_783) @[Bitwise.scala 103:31] - node _T_786 = bits(_T_780, 59, 0) @[Bitwise.scala 103:46] - node _T_787 = shl(_T_786, 4) @[Bitwise.scala 103:65] - node _T_788 = not(_T_783) @[Bitwise.scala 103:77] - node _T_789 = and(_T_787, _T_788) @[Bitwise.scala 103:75] - node _T_790 = or(_T_785, _T_789) @[Bitwise.scala 103:39] - node _T_791 = bits(_T_783, 61, 0) @[Bitwise.scala 102:28] - node _T_792 = shl(_T_791, 2) @[Bitwise.scala 102:47] - node _T_793 = xor(_T_783, _T_792) @[Bitwise.scala 102:21] - node _T_794 = shr(_T_790, 2) @[Bitwise.scala 103:21] - node _T_795 = and(_T_794, _T_793) @[Bitwise.scala 103:31] - node _T_796 = bits(_T_790, 61, 0) @[Bitwise.scala 103:46] - node _T_797 = shl(_T_796, 2) @[Bitwise.scala 103:65] - node _T_798 = not(_T_793) @[Bitwise.scala 103:77] - node _T_799 = and(_T_797, _T_798) @[Bitwise.scala 103:75] - node _T_800 = or(_T_795, _T_799) @[Bitwise.scala 103:39] - node _T_801 = bits(_T_793, 62, 0) @[Bitwise.scala 102:28] - node _T_802 = shl(_T_801, 1) @[Bitwise.scala 102:47] - node _T_803 = xor(_T_793, _T_802) @[Bitwise.scala 102:21] - node _T_804 = shr(_T_800, 1) @[Bitwise.scala 103:21] - node _T_805 = and(_T_804, _T_803) @[Bitwise.scala 103:31] - node _T_806 = bits(_T_800, 62, 0) @[Bitwise.scala 103:46] - node _T_807 = shl(_T_806, 1) @[Bitwise.scala 103:65] - node _T_808 = not(_T_803) @[Bitwise.scala 103:77] - node _T_809 = and(_T_807, _T_808) @[Bitwise.scala 103:75] - node _T_810 = or(_T_805, _T_809) @[Bitwise.scala 103:39] - lsu_rdata_m <= _T_810 @[lsu_dccm_ctl.scala 156:28] - node _T_811 = and(io.lsu_pkt_m.valid, io.lsu_pkt_m.bits.load) @[lsu_dccm_ctl.scala 157:78] - node _T_812 = or(io.addr_in_pic_m, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 157:123] - node _T_813 = and(_T_811, _T_812) @[lsu_dccm_ctl.scala 157:103] - node _T_814 = or(_T_813, io.clk_override) @[lsu_dccm_ctl.scala 157:145] - node _T_815 = bits(_T_814, 0, 0) @[lib.scala 8:44] - node _T_816 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] - inst rvclkhdr of rvclkhdr_4 @[lib.scala 368:23] - rvclkhdr.clock <= clock - rvclkhdr.reset <= reset - rvclkhdr.io.clk <= clock @[lib.scala 370:18] - rvclkhdr.io.en <= _T_815 @[lib.scala 371:17] - rvclkhdr.io.scan_mode <= _T_816 @[lib.scala 372:24] - reg _T_817 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_817 <= lsu_ld_data_corr_m @[lib.scala 374:16] - io.lsu_ld_data_corr_r <= _T_817 @[lsu_dccm_ctl.scala 157:28] - node _T_818 = bits(io.lsu_addr_m, 1, 0) @[lsu_dccm_ctl.scala 158:63] - node _T_819 = mul(UInt<4>("h08"), _T_818) @[lsu_dccm_ctl.scala 158:49] - node _T_820 = dshr(lsu_rdata_m, _T_819) @[lsu_dccm_ctl.scala 158:43] - io.lsu_ld_data_m <= _T_820 @[lsu_dccm_ctl.scala 158:28] - node _T_821 = bits(io.lsu_addr_m, 1, 0) @[lsu_dccm_ctl.scala 159:68] - node _T_822 = mul(UInt<4>("h08"), _T_821) @[lsu_dccm_ctl.scala 159:54] - node _T_823 = dshr(lsu_rdata_corr_m, _T_822) @[lsu_dccm_ctl.scala 159:48] - lsu_ld_data_corr_m <= _T_823 @[lsu_dccm_ctl.scala 159:28] - node _T_824 = bits(io.lsu_addr_d, 15, 2) @[lsu_dccm_ctl.scala 163:44] - node _T_825 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 163:77] - node _T_826 = eq(_T_824, _T_825) @[lsu_dccm_ctl.scala 163:60] - node _T_827 = bits(io.end_addr_d, 15, 2) @[lsu_dccm_ctl.scala 163:117] - node _T_828 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 163:150] - node _T_829 = eq(_T_827, _T_828) @[lsu_dccm_ctl.scala 163:133] - node _T_830 = or(_T_826, _T_829) @[lsu_dccm_ctl.scala 163:101] - node _T_831 = and(_T_830, io.lsu_pkt_d.valid) @[lsu_dccm_ctl.scala 163:175] - node _T_832 = and(_T_831, io.lsu_pkt_d.bits.store) @[lsu_dccm_ctl.scala 163:196] - node _T_833 = and(_T_832, io.lsu_pkt_d.bits.dma) @[lsu_dccm_ctl.scala 163:222] - node _T_834 = and(_T_833, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 163:246] - node _T_835 = bits(io.lsu_addr_m, 15, 2) @[lsu_dccm_ctl.scala 164:21] - node _T_836 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 164:54] - node _T_837 = eq(_T_835, _T_836) @[lsu_dccm_ctl.scala 164:37] - node _T_838 = bits(io.end_addr_m, 15, 2) @[lsu_dccm_ctl.scala 164:94] - node _T_839 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 164:127] - node _T_840 = eq(_T_838, _T_839) @[lsu_dccm_ctl.scala 164:110] - node _T_841 = or(_T_837, _T_840) @[lsu_dccm_ctl.scala 164:78] - node _T_842 = and(_T_841, io.lsu_pkt_m.valid) @[lsu_dccm_ctl.scala 164:152] - node _T_843 = and(_T_842, io.lsu_pkt_m.bits.store) @[lsu_dccm_ctl.scala 164:173] - node _T_844 = and(_T_843, io.lsu_pkt_m.bits.dma) @[lsu_dccm_ctl.scala 164:199] - node _T_845 = and(_T_844, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 164:223] - node kill_ecc_corr_lo_r = or(_T_834, _T_845) @[lsu_dccm_ctl.scala 163:267] - node _T_846 = bits(io.lsu_addr_d, 15, 2) @[lsu_dccm_ctl.scala 166:44] - node _T_847 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 166:77] - node _T_848 = eq(_T_846, _T_847) @[lsu_dccm_ctl.scala 166:60] - node _T_849 = bits(io.end_addr_d, 15, 2) @[lsu_dccm_ctl.scala 166:117] - node _T_850 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 166:150] - node _T_851 = eq(_T_849, _T_850) @[lsu_dccm_ctl.scala 166:133] - node _T_852 = or(_T_848, _T_851) @[lsu_dccm_ctl.scala 166:101] - node _T_853 = and(_T_852, io.lsu_pkt_d.valid) @[lsu_dccm_ctl.scala 166:175] - node _T_854 = and(_T_853, io.lsu_pkt_d.bits.store) @[lsu_dccm_ctl.scala 166:196] - node _T_855 = and(_T_854, io.lsu_pkt_d.bits.dma) @[lsu_dccm_ctl.scala 166:222] - node _T_856 = and(_T_855, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 166:246] - node _T_857 = bits(io.lsu_addr_m, 15, 2) @[lsu_dccm_ctl.scala 167:21] - node _T_858 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 167:54] - node _T_859 = eq(_T_857, _T_858) @[lsu_dccm_ctl.scala 167:37] - node _T_860 = bits(io.end_addr_m, 15, 2) @[lsu_dccm_ctl.scala 167:94] - node _T_861 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 167:127] - node _T_862 = eq(_T_860, _T_861) @[lsu_dccm_ctl.scala 167:110] - node _T_863 = or(_T_859, _T_862) @[lsu_dccm_ctl.scala 167:78] - node _T_864 = and(_T_863, io.lsu_pkt_m.valid) @[lsu_dccm_ctl.scala 167:152] - node _T_865 = and(_T_864, io.lsu_pkt_m.bits.store) @[lsu_dccm_ctl.scala 167:173] - node _T_866 = and(_T_865, io.lsu_pkt_m.bits.dma) @[lsu_dccm_ctl.scala 167:199] - node _T_867 = and(_T_866, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 167:223] - node kill_ecc_corr_hi_r = or(_T_856, _T_867) @[lsu_dccm_ctl.scala 166:267] - node _T_868 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_lo_r) @[lsu_dccm_ctl.scala 169:60] - node _T_869 = eq(io.lsu_raw_fwd_lo_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 169:89] - node ld_single_ecc_error_lo_r = and(_T_868, _T_869) @[lsu_dccm_ctl.scala 169:87] - node _T_870 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_hi_r) @[lsu_dccm_ctl.scala 170:60] - node _T_871 = eq(io.lsu_raw_fwd_hi_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 170:89] - node ld_single_ecc_error_hi_r = and(_T_870, _T_871) @[lsu_dccm_ctl.scala 170:87] - node _T_872 = or(ld_single_ecc_error_lo_r, ld_single_ecc_error_hi_r) @[lsu_dccm_ctl.scala 171:63] - node _T_873 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 171:93] - node _T_874 = and(_T_872, _T_873) @[lsu_dccm_ctl.scala 171:91] - io.ld_single_ecc_error_r <= _T_874 @[lsu_dccm_ctl.scala 171:34] - node _T_875 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[lsu_dccm_ctl.scala 172:81] - node _T_876 = and(ld_single_ecc_error_lo_r, _T_875) @[lsu_dccm_ctl.scala 172:62] - node _T_877 = eq(kill_ecc_corr_lo_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 172:108] - node ld_single_ecc_error_lo_r_ns = and(_T_876, _T_877) @[lsu_dccm_ctl.scala 172:106] - node _T_878 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[lsu_dccm_ctl.scala 173:81] - node _T_879 = and(ld_single_ecc_error_hi_r, _T_878) @[lsu_dccm_ctl.scala 173:62] - node _T_880 = eq(kill_ecc_corr_hi_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 173:108] - node ld_single_ecc_error_hi_r_ns = and(_T_879, _T_880) @[lsu_dccm_ctl.scala 173:106] - node _T_881 = or(io.lsu_pkt_d.bits.word, io.lsu_pkt_d.bits.dword) @[lsu_dccm_ctl.scala 175:125] - node _T_882 = eq(_T_881, UInt<1>("h00")) @[lsu_dccm_ctl.scala 175:100] - node _T_883 = bits(io.lsu_addr_d, 1, 0) @[lsu_dccm_ctl.scala 175:168] - node _T_884 = neq(_T_883, UInt<2>("h00")) @[lsu_dccm_ctl.scala 175:174] - node _T_885 = or(_T_882, _T_884) @[lsu_dccm_ctl.scala 175:152] - node _T_886 = and(io.lsu_pkt_d.bits.store, _T_885) @[lsu_dccm_ctl.scala 175:97] - node _T_887 = or(io.lsu_pkt_d.bits.load, _T_886) @[lsu_dccm_ctl.scala 175:70] - node _T_888 = and(io.lsu_pkt_d.valid, _T_887) @[lsu_dccm_ctl.scala 175:44] - node lsu_dccm_rden_d = and(_T_888, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 175:191] - node _T_889 = or(ld_single_ecc_error_lo_r_ff, ld_single_ecc_error_hi_r_ff) @[lsu_dccm_ctl.scala 178:63] - node _T_890 = eq(lsu_double_ecc_error_r_ff, UInt<1>("h00")) @[lsu_dccm_ctl.scala 178:96] - node _T_891 = and(_T_889, _T_890) @[lsu_dccm_ctl.scala 178:94] - io.ld_single_ecc_error_r_ff <= _T_891 @[lsu_dccm_ctl.scala 178:31] - node _T_892 = or(lsu_dccm_rden_d, io.dma_dccm_wen) @[lsu_dccm_ctl.scala 179:75] - node _T_893 = or(_T_892, io.ld_single_ecc_error_r_ff) @[lsu_dccm_ctl.scala 179:93] - node _T_894 = eq(_T_893, UInt<1>("h00")) @[lsu_dccm_ctl.scala 179:57] - node _T_895 = bits(io.stbuf_addr_any, 3, 2) @[lsu_dccm_ctl.scala 180:44] - node _T_896 = bits(io.lsu_addr_d, 3, 2) @[lsu_dccm_ctl.scala 180:112] - node _T_897 = eq(_T_895, _T_896) @[lsu_dccm_ctl.scala 180:95] - node _T_898 = bits(io.stbuf_addr_any, 3, 2) @[lsu_dccm_ctl.scala 181:25] - node _T_899 = bits(io.end_addr_d, 3, 2) @[lsu_dccm_ctl.scala 181:93] - node _T_900 = eq(_T_898, _T_899) @[lsu_dccm_ctl.scala 181:76] - node _T_901 = or(_T_897, _T_900) @[lsu_dccm_ctl.scala 180:171] - node _T_902 = eq(_T_901, UInt<1>("h00")) @[lsu_dccm_ctl.scala 180:24] - node _T_903 = and(lsu_dccm_rden_d, _T_902) @[lsu_dccm_ctl.scala 180:22] - node _T_904 = or(_T_894, _T_903) @[lsu_dccm_ctl.scala 179:124] - node _T_905 = and(io.stbuf_reqvld_any, _T_904) @[lsu_dccm_ctl.scala 179:54] - io.lsu_stbuf_commit_any <= _T_905 @[lsu_dccm_ctl.scala 179:31] - node _T_906 = or(io.dma_dccm_wen, io.lsu_stbuf_commit_any) @[lsu_dccm_ctl.scala 185:41] - node _T_907 = or(_T_906, io.ld_single_ecc_error_r_ff) @[lsu_dccm_ctl.scala 185:67] - io.dccm.wren <= _T_907 @[lsu_dccm_ctl.scala 185:22] - node _T_908 = and(lsu_dccm_rden_d, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 186:41] - io.dccm.rden <= _T_908 @[lsu_dccm_ctl.scala 186:22] - node _T_909 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 188:57] - node _T_910 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 189:36] - node _T_911 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[lsu_dccm_ctl.scala 189:62] - node _T_912 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[lsu_dccm_ctl.scala 189:97] - node _T_913 = mux(_T_910, _T_911, _T_912) @[lsu_dccm_ctl.scala 189:8] - node _T_914 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 190:25] - node _T_915 = bits(io.lsu_addr_d, 15, 0) @[lsu_dccm_ctl.scala 190:45] - node _T_916 = bits(io.stbuf_addr_any, 15, 0) @[lsu_dccm_ctl.scala 190:78] - node _T_917 = mux(_T_914, _T_915, _T_916) @[lsu_dccm_ctl.scala 190:8] - node _T_918 = mux(_T_909, _T_913, _T_917) @[lsu_dccm_ctl.scala 188:28] - io.dccm.wr_addr_lo <= _T_918 @[lsu_dccm_ctl.scala 188:22] - node _T_919 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 192:57] - node _T_920 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 193:36] - node _T_921 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[lsu_dccm_ctl.scala 193:63] - node _T_922 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[lsu_dccm_ctl.scala 193:99] - node _T_923 = mux(_T_920, _T_921, _T_922) @[lsu_dccm_ctl.scala 193:8] - node _T_924 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 194:25] - node _T_925 = bits(io.end_addr_d, 15, 0) @[lsu_dccm_ctl.scala 194:46] - node _T_926 = bits(io.stbuf_addr_any, 15, 0) @[lsu_dccm_ctl.scala 194:79] - node _T_927 = mux(_T_924, _T_925, _T_926) @[lsu_dccm_ctl.scala 194:8] - node _T_928 = mux(_T_919, _T_923, _T_927) @[lsu_dccm_ctl.scala 192:28] - io.dccm.wr_addr_hi <= _T_928 @[lsu_dccm_ctl.scala 192:22] - node _T_929 = bits(io.lsu_addr_d, 15, 0) @[lsu_dccm_ctl.scala 196:38] - io.dccm.rd_addr_lo <= _T_929 @[lsu_dccm_ctl.scala 196:22] - node _T_930 = bits(io.end_addr_d, 15, 0) @[lsu_dccm_ctl.scala 197:38] - io.dccm.rd_addr_hi <= _T_930 @[lsu_dccm_ctl.scala 197:22] - node _T_931 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 199:57] - node _T_932 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 200:36] - node _T_933 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[lsu_dccm_ctl.scala 200:70] - node _T_934 = bits(io.sec_data_lo_r_ff, 31, 0) @[lsu_dccm_ctl.scala 200:110] - node _T_935 = cat(_T_933, _T_934) @[Cat.scala 29:58] - node _T_936 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[lsu_dccm_ctl.scala 201:34] - node _T_937 = bits(io.sec_data_hi_r_ff, 31, 0) @[lsu_dccm_ctl.scala 201:74] - node _T_938 = cat(_T_936, _T_937) @[Cat.scala 29:58] - node _T_939 = mux(_T_932, _T_935, _T_938) @[lsu_dccm_ctl.scala 200:8] - node _T_940 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 202:25] - node _T_941 = bits(io.dma_dccm_wdata_ecc_lo, 6, 0) @[lsu_dccm_ctl.scala 202:60] - node _T_942 = bits(io.dma_dccm_wdata_lo, 31, 0) @[lsu_dccm_ctl.scala 202:101] - node _T_943 = cat(_T_941, _T_942) @[Cat.scala 29:58] - node _T_944 = bits(io.stbuf_ecc_any, 6, 0) @[lsu_dccm_ctl.scala 203:27] - node _T_945 = bits(io.stbuf_data_any, 31, 0) @[lsu_dccm_ctl.scala 203:65] - node _T_946 = cat(_T_944, _T_945) @[Cat.scala 29:58] - node _T_947 = mux(_T_940, _T_943, _T_946) @[lsu_dccm_ctl.scala 202:8] - node _T_948 = mux(_T_931, _T_939, _T_947) @[lsu_dccm_ctl.scala 199:28] - io.dccm.wr_data_lo <= _T_948 @[lsu_dccm_ctl.scala 199:22] - node _T_949 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 205:57] - node _T_950 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 206:36] - node _T_951 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[lsu_dccm_ctl.scala 206:71] - node _T_952 = bits(io.sec_data_hi_r_ff, 31, 0) @[lsu_dccm_ctl.scala 206:111] - node _T_953 = cat(_T_951, _T_952) @[Cat.scala 29:58] - node _T_954 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[lsu_dccm_ctl.scala 207:34] - node _T_955 = bits(io.sec_data_lo_r_ff, 31, 0) @[lsu_dccm_ctl.scala 207:74] - node _T_956 = cat(_T_954, _T_955) @[Cat.scala 29:58] - node _T_957 = mux(_T_950, _T_953, _T_956) @[lsu_dccm_ctl.scala 206:8] - node _T_958 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 208:25] - node _T_959 = bits(io.dma_dccm_wdata_ecc_hi, 6, 0) @[lsu_dccm_ctl.scala 208:61] - node _T_960 = bits(io.dma_dccm_wdata_hi, 31, 0) @[lsu_dccm_ctl.scala 208:102] - node _T_961 = cat(_T_959, _T_960) @[Cat.scala 29:58] - node _T_962 = bits(io.stbuf_ecc_any, 6, 0) @[lsu_dccm_ctl.scala 209:27] - node _T_963 = bits(io.stbuf_data_any, 31, 0) @[lsu_dccm_ctl.scala 209:65] - node _T_964 = cat(_T_962, _T_963) @[Cat.scala 29:58] - node _T_965 = mux(_T_958, _T_961, _T_964) @[lsu_dccm_ctl.scala 208:8] - node _T_966 = mux(_T_949, _T_957, _T_965) @[lsu_dccm_ctl.scala 205:28] - io.dccm.wr_data_hi <= _T_966 @[lsu_dccm_ctl.scala 205:22] - node _T_967 = bits(io.lsu_pkt_m.bits.store, 0, 0) @[Bitwise.scala 72:15] - node _T_968 = mux(_T_967, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_969 = bits(io.lsu_pkt_m.bits.by, 0, 0) @[Bitwise.scala 72:15] - node _T_970 = mux(_T_969, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_971 = and(_T_970, UInt<4>("h01")) @[lsu_dccm_ctl.scala 212:94] - node _T_972 = bits(io.lsu_pkt_m.bits.half, 0, 0) @[Bitwise.scala 72:15] - node _T_973 = mux(_T_972, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_974 = and(_T_973, UInt<4>("h03")) @[lsu_dccm_ctl.scala 213:38] - node _T_975 = or(_T_971, _T_974) @[lsu_dccm_ctl.scala 212:107] - node _T_976 = bits(io.lsu_pkt_m.bits.word, 0, 0) @[Bitwise.scala 72:15] - node _T_977 = mux(_T_976, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_978 = and(_T_977, UInt<4>("h0f")) @[lsu_dccm_ctl.scala 214:38] - node _T_979 = or(_T_975, _T_978) @[lsu_dccm_ctl.scala 213:51] - node store_byteen_m = and(_T_968, _T_979) @[lsu_dccm_ctl.scala 212:58] - node _T_980 = bits(io.lsu_pkt_r.bits.store, 0, 0) @[Bitwise.scala 72:15] - node _T_981 = mux(_T_980, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_982 = bits(io.lsu_pkt_r.bits.by, 0, 0) @[Bitwise.scala 72:15] - node _T_983 = mux(_T_982, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_984 = and(_T_983, UInt<4>("h01")) @[lsu_dccm_ctl.scala 216:94] - node _T_985 = bits(io.lsu_pkt_r.bits.half, 0, 0) @[Bitwise.scala 72:15] - node _T_986 = mux(_T_985, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_987 = and(_T_986, UInt<4>("h03")) @[lsu_dccm_ctl.scala 217:38] - node _T_988 = or(_T_984, _T_987) @[lsu_dccm_ctl.scala 216:107] - node _T_989 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] - node _T_990 = mux(_T_989, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_991 = and(_T_990, UInt<4>("h0f")) @[lsu_dccm_ctl.scala 218:38] - node _T_992 = or(_T_988, _T_991) @[lsu_dccm_ctl.scala 217:51] - node store_byteen_r = and(_T_981, _T_992) @[lsu_dccm_ctl.scala 216:58] - wire store_byteen_ext_m : UInt<8> - store_byteen_ext_m <= UInt<1>("h00") - node _T_993 = bits(store_byteen_m, 3, 0) @[lsu_dccm_ctl.scala 220:39] - node _T_994 = bits(io.lsu_addr_m, 1, 0) @[lsu_dccm_ctl.scala 220:61] - node _T_995 = dshl(_T_993, _T_994) @[lsu_dccm_ctl.scala 220:45] - store_byteen_ext_m <= _T_995 @[lsu_dccm_ctl.scala 220:22] - wire store_byteen_ext_r : UInt<8> - store_byteen_ext_r <= UInt<1>("h00") - node _T_996 = bits(store_byteen_r, 3, 0) @[lsu_dccm_ctl.scala 222:39] - node _T_997 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 222:61] - node _T_998 = dshl(_T_996, _T_997) @[lsu_dccm_ctl.scala 222:45] - store_byteen_ext_r <= _T_998 @[lsu_dccm_ctl.scala 222:22] - node _T_999 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 225:51] - node _T_1000 = bits(io.lsu_addr_m, 15, 2) @[lsu_dccm_ctl.scala 225:84] - node _T_1001 = eq(_T_999, _T_1000) @[lsu_dccm_ctl.scala 225:67] - node dccm_wr_bypass_d_m_lo = and(_T_1001, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 225:101] - node _T_1002 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 226:51] - node _T_1003 = bits(io.end_addr_m, 15, 2) @[lsu_dccm_ctl.scala 226:84] - node _T_1004 = eq(_T_1002, _T_1003) @[lsu_dccm_ctl.scala 226:67] - node dccm_wr_bypass_d_m_hi = and(_T_1004, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 226:101] - node _T_1005 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 228:51] - node _T_1006 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 228:84] - node _T_1007 = eq(_T_1005, _T_1006) @[lsu_dccm_ctl.scala 228:67] - node dccm_wr_bypass_d_r_lo = and(_T_1007, io.addr_in_dccm_r) @[lsu_dccm_ctl.scala 228:101] - node _T_1008 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 229:51] - node _T_1009 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 229:84] - node _T_1010 = eq(_T_1008, _T_1009) @[lsu_dccm_ctl.scala 229:67] - node dccm_wr_bypass_d_r_hi = and(_T_1010, io.addr_in_dccm_r) @[lsu_dccm_ctl.scala 229:101] - wire dccm_wr_bypass_d_m_hi_Q : UInt<1> - dccm_wr_bypass_d_m_hi_Q <= UInt<1>("h00") - wire dccm_wr_bypass_d_m_lo_Q : UInt<1> - dccm_wr_bypass_d_m_lo_Q <= UInt<1>("h00") - wire dccm_wren_Q : UInt<1> - dccm_wren_Q <= UInt<1>("h00") - wire dccm_wr_data_Q : UInt<32> - dccm_wr_data_Q <= UInt<32>("h00") - wire store_data_pre_r : UInt<64> - store_data_pre_r <= UInt<64>("h00") - wire store_data_pre_hi_r : UInt<32> - store_data_pre_hi_r <= UInt<32>("h00") - wire store_data_pre_lo_r : UInt<32> - store_data_pre_lo_r <= UInt<32>("h00") - wire store_data_pre_m : UInt<64> - store_data_pre_m <= UInt<64>("h00") - wire store_data_hi_m : UInt<32> - store_data_hi_m <= UInt<32>("h00") - wire store_data_lo_m : UInt<32> - store_data_lo_m <= UInt<32>("h00") - node _T_1011 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_1012 = bits(io.store_data_m, 31, 0) @[lsu_dccm_ctl.scala 258:64] - node _T_1013 = cat(_T_1011, _T_1012) @[Cat.scala 29:58] - node _T_1014 = bits(io.lsu_addr_m, 1, 0) @[lsu_dccm_ctl.scala 258:92] - node _T_1015 = mul(UInt<4>("h08"), _T_1014) @[lsu_dccm_ctl.scala 258:78] - node _T_1016 = dshl(_T_1013, _T_1015) @[lsu_dccm_ctl.scala 258:72] - store_data_pre_m <= _T_1016 @[lsu_dccm_ctl.scala 258:29] - node _T_1017 = bits(store_data_pre_m, 63, 32) @[lsu_dccm_ctl.scala 259:48] - store_data_hi_m <= _T_1017 @[lsu_dccm_ctl.scala 259:29] - node _T_1018 = bits(store_data_pre_m, 31, 0) @[lsu_dccm_ctl.scala 260:48] - store_data_lo_m <= _T_1018 @[lsu_dccm_ctl.scala 260:29] - node _T_1019 = bits(store_byteen_ext_m, 0, 0) @[lsu_dccm_ctl.scala 261:139] - node _T_1020 = bits(_T_1019, 0, 0) @[lsu_dccm_ctl.scala 261:143] - node _T_1021 = bits(store_data_lo_m, 7, 0) @[lsu_dccm_ctl.scala 261:167] - node _T_1022 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[lsu_dccm_ctl.scala 261:211] - node _T_1023 = bits(_T_1022, 0, 0) @[lsu_dccm_ctl.scala 261:237] - node _T_1024 = bits(io.stbuf_data_any, 7, 0) @[lsu_dccm_ctl.scala 261:262] - node _T_1025 = bits(io.sec_data_lo_m, 7, 0) @[lsu_dccm_ctl.scala 261:292] - node _T_1026 = mux(_T_1023, _T_1024, _T_1025) @[lsu_dccm_ctl.scala 261:185] - node _T_1027 = mux(_T_1020, _T_1021, _T_1026) @[lsu_dccm_ctl.scala 261:120] - node _T_1028 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1029 = xor(UInt<8>("h0ff"), _T_1028) @[Bitwise.scala 102:21] - node _T_1030 = shr(_T_1027, 4) @[Bitwise.scala 103:21] - node _T_1031 = and(_T_1030, _T_1029) @[Bitwise.scala 103:31] - node _T_1032 = bits(_T_1027, 3, 0) @[Bitwise.scala 103:46] - node _T_1033 = shl(_T_1032, 4) @[Bitwise.scala 103:65] - node _T_1034 = not(_T_1029) @[Bitwise.scala 103:77] - node _T_1035 = and(_T_1033, _T_1034) @[Bitwise.scala 103:75] - node _T_1036 = or(_T_1031, _T_1035) @[Bitwise.scala 103:39] - node _T_1037 = bits(_T_1029, 5, 0) @[Bitwise.scala 102:28] - node _T_1038 = shl(_T_1037, 2) @[Bitwise.scala 102:47] - node _T_1039 = xor(_T_1029, _T_1038) @[Bitwise.scala 102:21] - node _T_1040 = shr(_T_1036, 2) @[Bitwise.scala 103:21] - node _T_1041 = and(_T_1040, _T_1039) @[Bitwise.scala 103:31] - node _T_1042 = bits(_T_1036, 5, 0) @[Bitwise.scala 103:46] - node _T_1043 = shl(_T_1042, 2) @[Bitwise.scala 103:65] - node _T_1044 = not(_T_1039) @[Bitwise.scala 103:77] - node _T_1045 = and(_T_1043, _T_1044) @[Bitwise.scala 103:75] - node _T_1046 = or(_T_1041, _T_1045) @[Bitwise.scala 103:39] - node _T_1047 = bits(_T_1039, 6, 0) @[Bitwise.scala 102:28] - node _T_1048 = shl(_T_1047, 1) @[Bitwise.scala 102:47] - node _T_1049 = xor(_T_1039, _T_1048) @[Bitwise.scala 102:21] - node _T_1050 = shr(_T_1046, 1) @[Bitwise.scala 103:21] - node _T_1051 = and(_T_1050, _T_1049) @[Bitwise.scala 103:31] - node _T_1052 = bits(_T_1046, 6, 0) @[Bitwise.scala 103:46] - node _T_1053 = shl(_T_1052, 1) @[Bitwise.scala 103:65] - node _T_1054 = not(_T_1049) @[Bitwise.scala 103:77] - node _T_1055 = and(_T_1053, _T_1054) @[Bitwise.scala 103:75] - node _T_1056 = or(_T_1051, _T_1055) @[Bitwise.scala 103:39] - node _T_1057 = bits(store_byteen_ext_m, 1, 1) @[lsu_dccm_ctl.scala 261:139] - node _T_1058 = bits(_T_1057, 0, 0) @[lsu_dccm_ctl.scala 261:143] - node _T_1059 = bits(store_data_lo_m, 15, 8) @[lsu_dccm_ctl.scala 261:167] - node _T_1060 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[lsu_dccm_ctl.scala 261:211] - node _T_1061 = bits(_T_1060, 0, 0) @[lsu_dccm_ctl.scala 261:237] - node _T_1062 = bits(io.stbuf_data_any, 15, 8) @[lsu_dccm_ctl.scala 261:262] - node _T_1063 = bits(io.sec_data_lo_m, 15, 8) @[lsu_dccm_ctl.scala 261:292] - node _T_1064 = mux(_T_1061, _T_1062, _T_1063) @[lsu_dccm_ctl.scala 261:185] - node _T_1065 = mux(_T_1058, _T_1059, _T_1064) @[lsu_dccm_ctl.scala 261:120] - node _T_1066 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1067 = xor(UInt<8>("h0ff"), _T_1066) @[Bitwise.scala 102:21] - node _T_1068 = shr(_T_1065, 4) @[Bitwise.scala 103:21] - node _T_1069 = and(_T_1068, _T_1067) @[Bitwise.scala 103:31] - node _T_1070 = bits(_T_1065, 3, 0) @[Bitwise.scala 103:46] - node _T_1071 = shl(_T_1070, 4) @[Bitwise.scala 103:65] - node _T_1072 = not(_T_1067) @[Bitwise.scala 103:77] - node _T_1073 = and(_T_1071, _T_1072) @[Bitwise.scala 103:75] - node _T_1074 = or(_T_1069, _T_1073) @[Bitwise.scala 103:39] - node _T_1075 = bits(_T_1067, 5, 0) @[Bitwise.scala 102:28] - node _T_1076 = shl(_T_1075, 2) @[Bitwise.scala 102:47] - node _T_1077 = xor(_T_1067, _T_1076) @[Bitwise.scala 102:21] - node _T_1078 = shr(_T_1074, 2) @[Bitwise.scala 103:21] - node _T_1079 = and(_T_1078, _T_1077) @[Bitwise.scala 103:31] - node _T_1080 = bits(_T_1074, 5, 0) @[Bitwise.scala 103:46] - node _T_1081 = shl(_T_1080, 2) @[Bitwise.scala 103:65] - node _T_1082 = not(_T_1077) @[Bitwise.scala 103:77] - node _T_1083 = and(_T_1081, _T_1082) @[Bitwise.scala 103:75] - node _T_1084 = or(_T_1079, _T_1083) @[Bitwise.scala 103:39] - node _T_1085 = bits(_T_1077, 6, 0) @[Bitwise.scala 102:28] - node _T_1086 = shl(_T_1085, 1) @[Bitwise.scala 102:47] - node _T_1087 = xor(_T_1077, _T_1086) @[Bitwise.scala 102:21] - node _T_1088 = shr(_T_1084, 1) @[Bitwise.scala 103:21] - node _T_1089 = and(_T_1088, _T_1087) @[Bitwise.scala 103:31] - node _T_1090 = bits(_T_1084, 6, 0) @[Bitwise.scala 103:46] - node _T_1091 = shl(_T_1090, 1) @[Bitwise.scala 103:65] - node _T_1092 = not(_T_1087) @[Bitwise.scala 103:77] - node _T_1093 = and(_T_1091, _T_1092) @[Bitwise.scala 103:75] - node _T_1094 = or(_T_1089, _T_1093) @[Bitwise.scala 103:39] - node _T_1095 = bits(store_byteen_ext_m, 2, 2) @[lsu_dccm_ctl.scala 261:139] - node _T_1096 = bits(_T_1095, 0, 0) @[lsu_dccm_ctl.scala 261:143] - node _T_1097 = bits(store_data_lo_m, 23, 16) @[lsu_dccm_ctl.scala 261:167] - node _T_1098 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[lsu_dccm_ctl.scala 261:211] - node _T_1099 = bits(_T_1098, 0, 0) @[lsu_dccm_ctl.scala 261:237] - node _T_1100 = bits(io.stbuf_data_any, 23, 16) @[lsu_dccm_ctl.scala 261:262] - node _T_1101 = bits(io.sec_data_lo_m, 23, 16) @[lsu_dccm_ctl.scala 261:292] - node _T_1102 = mux(_T_1099, _T_1100, _T_1101) @[lsu_dccm_ctl.scala 261:185] - node _T_1103 = mux(_T_1096, _T_1097, _T_1102) @[lsu_dccm_ctl.scala 261:120] - node _T_1104 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1105 = xor(UInt<8>("h0ff"), _T_1104) @[Bitwise.scala 102:21] - node _T_1106 = shr(_T_1103, 4) @[Bitwise.scala 103:21] - node _T_1107 = and(_T_1106, _T_1105) @[Bitwise.scala 103:31] - node _T_1108 = bits(_T_1103, 3, 0) @[Bitwise.scala 103:46] - node _T_1109 = shl(_T_1108, 4) @[Bitwise.scala 103:65] - node _T_1110 = not(_T_1105) @[Bitwise.scala 103:77] - node _T_1111 = and(_T_1109, _T_1110) @[Bitwise.scala 103:75] - node _T_1112 = or(_T_1107, _T_1111) @[Bitwise.scala 103:39] - node _T_1113 = bits(_T_1105, 5, 0) @[Bitwise.scala 102:28] - node _T_1114 = shl(_T_1113, 2) @[Bitwise.scala 102:47] - node _T_1115 = xor(_T_1105, _T_1114) @[Bitwise.scala 102:21] - node _T_1116 = shr(_T_1112, 2) @[Bitwise.scala 103:21] - node _T_1117 = and(_T_1116, _T_1115) @[Bitwise.scala 103:31] - node _T_1118 = bits(_T_1112, 5, 0) @[Bitwise.scala 103:46] - node _T_1119 = shl(_T_1118, 2) @[Bitwise.scala 103:65] - node _T_1120 = not(_T_1115) @[Bitwise.scala 103:77] - node _T_1121 = and(_T_1119, _T_1120) @[Bitwise.scala 103:75] - node _T_1122 = or(_T_1117, _T_1121) @[Bitwise.scala 103:39] - node _T_1123 = bits(_T_1115, 6, 0) @[Bitwise.scala 102:28] - node _T_1124 = shl(_T_1123, 1) @[Bitwise.scala 102:47] - node _T_1125 = xor(_T_1115, _T_1124) @[Bitwise.scala 102:21] - node _T_1126 = shr(_T_1122, 1) @[Bitwise.scala 103:21] - node _T_1127 = and(_T_1126, _T_1125) @[Bitwise.scala 103:31] - node _T_1128 = bits(_T_1122, 6, 0) @[Bitwise.scala 103:46] - node _T_1129 = shl(_T_1128, 1) @[Bitwise.scala 103:65] - node _T_1130 = not(_T_1125) @[Bitwise.scala 103:77] - node _T_1131 = and(_T_1129, _T_1130) @[Bitwise.scala 103:75] - node _T_1132 = or(_T_1127, _T_1131) @[Bitwise.scala 103:39] - node _T_1133 = bits(store_byteen_ext_m, 3, 3) @[lsu_dccm_ctl.scala 261:139] - node _T_1134 = bits(_T_1133, 0, 0) @[lsu_dccm_ctl.scala 261:143] - node _T_1135 = bits(store_data_lo_m, 31, 24) @[lsu_dccm_ctl.scala 261:167] - node _T_1136 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[lsu_dccm_ctl.scala 261:211] - node _T_1137 = bits(_T_1136, 0, 0) @[lsu_dccm_ctl.scala 261:237] - node _T_1138 = bits(io.stbuf_data_any, 31, 24) @[lsu_dccm_ctl.scala 261:262] - node _T_1139 = bits(io.sec_data_lo_m, 31, 24) @[lsu_dccm_ctl.scala 261:292] - node _T_1140 = mux(_T_1137, _T_1138, _T_1139) @[lsu_dccm_ctl.scala 261:185] - node _T_1141 = mux(_T_1134, _T_1135, _T_1140) @[lsu_dccm_ctl.scala 261:120] - node _T_1142 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1143 = xor(UInt<8>("h0ff"), _T_1142) @[Bitwise.scala 102:21] - node _T_1144 = shr(_T_1141, 4) @[Bitwise.scala 103:21] - node _T_1145 = and(_T_1144, _T_1143) @[Bitwise.scala 103:31] - node _T_1146 = bits(_T_1141, 3, 0) @[Bitwise.scala 103:46] - node _T_1147 = shl(_T_1146, 4) @[Bitwise.scala 103:65] - node _T_1148 = not(_T_1143) @[Bitwise.scala 103:77] - node _T_1149 = and(_T_1147, _T_1148) @[Bitwise.scala 103:75] - node _T_1150 = or(_T_1145, _T_1149) @[Bitwise.scala 103:39] - node _T_1151 = bits(_T_1143, 5, 0) @[Bitwise.scala 102:28] - node _T_1152 = shl(_T_1151, 2) @[Bitwise.scala 102:47] - node _T_1153 = xor(_T_1143, _T_1152) @[Bitwise.scala 102:21] - node _T_1154 = shr(_T_1150, 2) @[Bitwise.scala 103:21] - node _T_1155 = and(_T_1154, _T_1153) @[Bitwise.scala 103:31] - node _T_1156 = bits(_T_1150, 5, 0) @[Bitwise.scala 103:46] - node _T_1157 = shl(_T_1156, 2) @[Bitwise.scala 103:65] - node _T_1158 = not(_T_1153) @[Bitwise.scala 103:77] - node _T_1159 = and(_T_1157, _T_1158) @[Bitwise.scala 103:75] - node _T_1160 = or(_T_1155, _T_1159) @[Bitwise.scala 103:39] - node _T_1161 = bits(_T_1153, 6, 0) @[Bitwise.scala 102:28] - node _T_1162 = shl(_T_1161, 1) @[Bitwise.scala 102:47] - node _T_1163 = xor(_T_1153, _T_1162) @[Bitwise.scala 102:21] - node _T_1164 = shr(_T_1160, 1) @[Bitwise.scala 103:21] - node _T_1165 = and(_T_1164, _T_1163) @[Bitwise.scala 103:31] - node _T_1166 = bits(_T_1160, 6, 0) @[Bitwise.scala 103:46] - node _T_1167 = shl(_T_1166, 1) @[Bitwise.scala 103:65] - node _T_1168 = not(_T_1163) @[Bitwise.scala 103:77] - node _T_1169 = and(_T_1167, _T_1168) @[Bitwise.scala 103:75] - node _T_1170 = or(_T_1165, _T_1169) @[Bitwise.scala 103:39] - wire _T_1171 : UInt<8>[4] @[lsu_dccm_ctl.scala 261:104] - _T_1171[0] <= _T_1056 @[lsu_dccm_ctl.scala 261:104] - _T_1171[1] <= _T_1094 @[lsu_dccm_ctl.scala 261:104] - _T_1171[2] <= _T_1132 @[lsu_dccm_ctl.scala 261:104] - _T_1171[3] <= _T_1170 @[lsu_dccm_ctl.scala 261:104] - node _T_1172 = cat(_T_1171[2], _T_1171[3]) @[Cat.scala 29:58] - node _T_1173 = cat(_T_1171[0], _T_1171[1]) @[Cat.scala 29:58] - node _T_1174 = cat(_T_1173, _T_1172) @[Cat.scala 29:58] - node _T_1175 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] - node _T_1176 = xor(UInt<32>("h0ffffffff"), _T_1175) @[Bitwise.scala 102:21] - node _T_1177 = shr(_T_1174, 16) @[Bitwise.scala 103:21] - node _T_1178 = and(_T_1177, _T_1176) @[Bitwise.scala 103:31] - node _T_1179 = bits(_T_1174, 15, 0) @[Bitwise.scala 103:46] - node _T_1180 = shl(_T_1179, 16) @[Bitwise.scala 103:65] - node _T_1181 = not(_T_1176) @[Bitwise.scala 103:77] - node _T_1182 = and(_T_1180, _T_1181) @[Bitwise.scala 103:75] - node _T_1183 = or(_T_1178, _T_1182) @[Bitwise.scala 103:39] - node _T_1184 = bits(_T_1176, 23, 0) @[Bitwise.scala 102:28] - node _T_1185 = shl(_T_1184, 8) @[Bitwise.scala 102:47] - node _T_1186 = xor(_T_1176, _T_1185) @[Bitwise.scala 102:21] - node _T_1187 = shr(_T_1183, 8) @[Bitwise.scala 103:21] - node _T_1188 = and(_T_1187, _T_1186) @[Bitwise.scala 103:31] - node _T_1189 = bits(_T_1183, 23, 0) @[Bitwise.scala 103:46] - node _T_1190 = shl(_T_1189, 8) @[Bitwise.scala 103:65] - node _T_1191 = not(_T_1186) @[Bitwise.scala 103:77] - node _T_1192 = and(_T_1190, _T_1191) @[Bitwise.scala 103:75] - node _T_1193 = or(_T_1188, _T_1192) @[Bitwise.scala 103:39] - node _T_1194 = bits(_T_1186, 27, 0) @[Bitwise.scala 102:28] - node _T_1195 = shl(_T_1194, 4) @[Bitwise.scala 102:47] - node _T_1196 = xor(_T_1186, _T_1195) @[Bitwise.scala 102:21] - node _T_1197 = shr(_T_1193, 4) @[Bitwise.scala 103:21] - node _T_1198 = and(_T_1197, _T_1196) @[Bitwise.scala 103:31] - node _T_1199 = bits(_T_1193, 27, 0) @[Bitwise.scala 103:46] - node _T_1200 = shl(_T_1199, 4) @[Bitwise.scala 103:65] - node _T_1201 = not(_T_1196) @[Bitwise.scala 103:77] - node _T_1202 = and(_T_1200, _T_1201) @[Bitwise.scala 103:75] - node _T_1203 = or(_T_1198, _T_1202) @[Bitwise.scala 103:39] - node _T_1204 = bits(_T_1196, 29, 0) @[Bitwise.scala 102:28] - node _T_1205 = shl(_T_1204, 2) @[Bitwise.scala 102:47] - node _T_1206 = xor(_T_1196, _T_1205) @[Bitwise.scala 102:21] - node _T_1207 = shr(_T_1203, 2) @[Bitwise.scala 103:21] - node _T_1208 = and(_T_1207, _T_1206) @[Bitwise.scala 103:31] - node _T_1209 = bits(_T_1203, 29, 0) @[Bitwise.scala 103:46] - node _T_1210 = shl(_T_1209, 2) @[Bitwise.scala 103:65] - node _T_1211 = not(_T_1206) @[Bitwise.scala 103:77] - node _T_1212 = and(_T_1210, _T_1211) @[Bitwise.scala 103:75] - node _T_1213 = or(_T_1208, _T_1212) @[Bitwise.scala 103:39] - node _T_1214 = bits(_T_1206, 30, 0) @[Bitwise.scala 102:28] - node _T_1215 = shl(_T_1214, 1) @[Bitwise.scala 102:47] - node _T_1216 = xor(_T_1206, _T_1215) @[Bitwise.scala 102:21] - node _T_1217 = shr(_T_1213, 1) @[Bitwise.scala 103:21] - node _T_1218 = and(_T_1217, _T_1216) @[Bitwise.scala 103:31] - node _T_1219 = bits(_T_1213, 30, 0) @[Bitwise.scala 103:46] - node _T_1220 = shl(_T_1219, 1) @[Bitwise.scala 103:65] - node _T_1221 = not(_T_1216) @[Bitwise.scala 103:77] - node _T_1222 = and(_T_1220, _T_1221) @[Bitwise.scala 103:75] - node _T_1223 = or(_T_1218, _T_1222) @[Bitwise.scala 103:39] - reg _T_1224 : UInt, io.lsu_store_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 261:72] - _T_1224 <= _T_1223 @[lsu_dccm_ctl.scala 261:72] - io.store_data_lo_r <= _T_1224 @[lsu_dccm_ctl.scala 261:29] - node _T_1225 = bits(store_byteen_ext_m, 4, 4) @[lsu_dccm_ctl.scala 262:105] - node _T_1226 = bits(_T_1225, 0, 0) @[lsu_dccm_ctl.scala 262:111] - node _T_1227 = bits(store_data_hi_m, 7, 0) @[lsu_dccm_ctl.scala 262:133] - node _T_1228 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[lsu_dccm_ctl.scala 262:177] - node _T_1229 = bits(_T_1228, 0, 0) @[lsu_dccm_ctl.scala 262:203] - node _T_1230 = bits(io.stbuf_data_any, 7, 0) @[lsu_dccm_ctl.scala 262:228] - node _T_1231 = bits(io.sec_data_hi_m, 7, 0) @[lsu_dccm_ctl.scala 262:258] - node _T_1232 = mux(_T_1229, _T_1230, _T_1231) @[lsu_dccm_ctl.scala 262:151] - node _T_1233 = mux(_T_1226, _T_1227, _T_1232) @[lsu_dccm_ctl.scala 262:86] - node _T_1234 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1235 = xor(UInt<8>("h0ff"), _T_1234) @[Bitwise.scala 102:21] - node _T_1236 = shr(_T_1233, 4) @[Bitwise.scala 103:21] - node _T_1237 = and(_T_1236, _T_1235) @[Bitwise.scala 103:31] - node _T_1238 = bits(_T_1233, 3, 0) @[Bitwise.scala 103:46] - node _T_1239 = shl(_T_1238, 4) @[Bitwise.scala 103:65] - node _T_1240 = not(_T_1235) @[Bitwise.scala 103:77] - node _T_1241 = and(_T_1239, _T_1240) @[Bitwise.scala 103:75] - node _T_1242 = or(_T_1237, _T_1241) @[Bitwise.scala 103:39] - node _T_1243 = bits(_T_1235, 5, 0) @[Bitwise.scala 102:28] - node _T_1244 = shl(_T_1243, 2) @[Bitwise.scala 102:47] - node _T_1245 = xor(_T_1235, _T_1244) @[Bitwise.scala 102:21] - node _T_1246 = shr(_T_1242, 2) @[Bitwise.scala 103:21] - node _T_1247 = and(_T_1246, _T_1245) @[Bitwise.scala 103:31] - node _T_1248 = bits(_T_1242, 5, 0) @[Bitwise.scala 103:46] - node _T_1249 = shl(_T_1248, 2) @[Bitwise.scala 103:65] - node _T_1250 = not(_T_1245) @[Bitwise.scala 103:77] - node _T_1251 = and(_T_1249, _T_1250) @[Bitwise.scala 103:75] - node _T_1252 = or(_T_1247, _T_1251) @[Bitwise.scala 103:39] - node _T_1253 = bits(_T_1245, 6, 0) @[Bitwise.scala 102:28] - node _T_1254 = shl(_T_1253, 1) @[Bitwise.scala 102:47] - node _T_1255 = xor(_T_1245, _T_1254) @[Bitwise.scala 102:21] - node _T_1256 = shr(_T_1252, 1) @[Bitwise.scala 103:21] - node _T_1257 = and(_T_1256, _T_1255) @[Bitwise.scala 103:31] - node _T_1258 = bits(_T_1252, 6, 0) @[Bitwise.scala 103:46] - node _T_1259 = shl(_T_1258, 1) @[Bitwise.scala 103:65] - node _T_1260 = not(_T_1255) @[Bitwise.scala 103:77] - node _T_1261 = and(_T_1259, _T_1260) @[Bitwise.scala 103:75] - node _T_1262 = or(_T_1257, _T_1261) @[Bitwise.scala 103:39] - node _T_1263 = bits(store_byteen_ext_m, 5, 5) @[lsu_dccm_ctl.scala 262:105] - node _T_1264 = bits(_T_1263, 0, 0) @[lsu_dccm_ctl.scala 262:111] - node _T_1265 = bits(store_data_hi_m, 15, 8) @[lsu_dccm_ctl.scala 262:133] - node _T_1266 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[lsu_dccm_ctl.scala 262:177] - node _T_1267 = bits(_T_1266, 0, 0) @[lsu_dccm_ctl.scala 262:203] - node _T_1268 = bits(io.stbuf_data_any, 15, 8) @[lsu_dccm_ctl.scala 262:228] - node _T_1269 = bits(io.sec_data_hi_m, 15, 8) @[lsu_dccm_ctl.scala 262:258] - node _T_1270 = mux(_T_1267, _T_1268, _T_1269) @[lsu_dccm_ctl.scala 262:151] - node _T_1271 = mux(_T_1264, _T_1265, _T_1270) @[lsu_dccm_ctl.scala 262:86] - node _T_1272 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1273 = xor(UInt<8>("h0ff"), _T_1272) @[Bitwise.scala 102:21] - node _T_1274 = shr(_T_1271, 4) @[Bitwise.scala 103:21] - node _T_1275 = and(_T_1274, _T_1273) @[Bitwise.scala 103:31] - node _T_1276 = bits(_T_1271, 3, 0) @[Bitwise.scala 103:46] - node _T_1277 = shl(_T_1276, 4) @[Bitwise.scala 103:65] - node _T_1278 = not(_T_1273) @[Bitwise.scala 103:77] - node _T_1279 = and(_T_1277, _T_1278) @[Bitwise.scala 103:75] - node _T_1280 = or(_T_1275, _T_1279) @[Bitwise.scala 103:39] - node _T_1281 = bits(_T_1273, 5, 0) @[Bitwise.scala 102:28] - node _T_1282 = shl(_T_1281, 2) @[Bitwise.scala 102:47] - node _T_1283 = xor(_T_1273, _T_1282) @[Bitwise.scala 102:21] - node _T_1284 = shr(_T_1280, 2) @[Bitwise.scala 103:21] - node _T_1285 = and(_T_1284, _T_1283) @[Bitwise.scala 103:31] - node _T_1286 = bits(_T_1280, 5, 0) @[Bitwise.scala 103:46] - node _T_1287 = shl(_T_1286, 2) @[Bitwise.scala 103:65] - node _T_1288 = not(_T_1283) @[Bitwise.scala 103:77] - node _T_1289 = and(_T_1287, _T_1288) @[Bitwise.scala 103:75] - node _T_1290 = or(_T_1285, _T_1289) @[Bitwise.scala 103:39] - node _T_1291 = bits(_T_1283, 6, 0) @[Bitwise.scala 102:28] - node _T_1292 = shl(_T_1291, 1) @[Bitwise.scala 102:47] - node _T_1293 = xor(_T_1283, _T_1292) @[Bitwise.scala 102:21] - node _T_1294 = shr(_T_1290, 1) @[Bitwise.scala 103:21] - node _T_1295 = and(_T_1294, _T_1293) @[Bitwise.scala 103:31] - node _T_1296 = bits(_T_1290, 6, 0) @[Bitwise.scala 103:46] - node _T_1297 = shl(_T_1296, 1) @[Bitwise.scala 103:65] - node _T_1298 = not(_T_1293) @[Bitwise.scala 103:77] - node _T_1299 = and(_T_1297, _T_1298) @[Bitwise.scala 103:75] - node _T_1300 = or(_T_1295, _T_1299) @[Bitwise.scala 103:39] - node _T_1301 = bits(store_byteen_ext_m, 6, 6) @[lsu_dccm_ctl.scala 262:105] - node _T_1302 = bits(_T_1301, 0, 0) @[lsu_dccm_ctl.scala 262:111] - node _T_1303 = bits(store_data_hi_m, 23, 16) @[lsu_dccm_ctl.scala 262:133] - node _T_1304 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[lsu_dccm_ctl.scala 262:177] - node _T_1305 = bits(_T_1304, 0, 0) @[lsu_dccm_ctl.scala 262:203] - node _T_1306 = bits(io.stbuf_data_any, 23, 16) @[lsu_dccm_ctl.scala 262:228] - node _T_1307 = bits(io.sec_data_hi_m, 23, 16) @[lsu_dccm_ctl.scala 262:258] - node _T_1308 = mux(_T_1305, _T_1306, _T_1307) @[lsu_dccm_ctl.scala 262:151] - node _T_1309 = mux(_T_1302, _T_1303, _T_1308) @[lsu_dccm_ctl.scala 262:86] - node _T_1310 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1311 = xor(UInt<8>("h0ff"), _T_1310) @[Bitwise.scala 102:21] - node _T_1312 = shr(_T_1309, 4) @[Bitwise.scala 103:21] - node _T_1313 = and(_T_1312, _T_1311) @[Bitwise.scala 103:31] - node _T_1314 = bits(_T_1309, 3, 0) @[Bitwise.scala 103:46] - node _T_1315 = shl(_T_1314, 4) @[Bitwise.scala 103:65] - node _T_1316 = not(_T_1311) @[Bitwise.scala 103:77] - node _T_1317 = and(_T_1315, _T_1316) @[Bitwise.scala 103:75] - node _T_1318 = or(_T_1313, _T_1317) @[Bitwise.scala 103:39] - node _T_1319 = bits(_T_1311, 5, 0) @[Bitwise.scala 102:28] - node _T_1320 = shl(_T_1319, 2) @[Bitwise.scala 102:47] - node _T_1321 = xor(_T_1311, _T_1320) @[Bitwise.scala 102:21] - node _T_1322 = shr(_T_1318, 2) @[Bitwise.scala 103:21] - node _T_1323 = and(_T_1322, _T_1321) @[Bitwise.scala 103:31] - node _T_1324 = bits(_T_1318, 5, 0) @[Bitwise.scala 103:46] - node _T_1325 = shl(_T_1324, 2) @[Bitwise.scala 103:65] - node _T_1326 = not(_T_1321) @[Bitwise.scala 103:77] - node _T_1327 = and(_T_1325, _T_1326) @[Bitwise.scala 103:75] - node _T_1328 = or(_T_1323, _T_1327) @[Bitwise.scala 103:39] - node _T_1329 = bits(_T_1321, 6, 0) @[Bitwise.scala 102:28] - node _T_1330 = shl(_T_1329, 1) @[Bitwise.scala 102:47] - node _T_1331 = xor(_T_1321, _T_1330) @[Bitwise.scala 102:21] - node _T_1332 = shr(_T_1328, 1) @[Bitwise.scala 103:21] - node _T_1333 = and(_T_1332, _T_1331) @[Bitwise.scala 103:31] - node _T_1334 = bits(_T_1328, 6, 0) @[Bitwise.scala 103:46] - node _T_1335 = shl(_T_1334, 1) @[Bitwise.scala 103:65] - node _T_1336 = not(_T_1331) @[Bitwise.scala 103:77] - node _T_1337 = and(_T_1335, _T_1336) @[Bitwise.scala 103:75] - node _T_1338 = or(_T_1333, _T_1337) @[Bitwise.scala 103:39] - node _T_1339 = bits(store_byteen_ext_m, 7, 7) @[lsu_dccm_ctl.scala 262:105] - node _T_1340 = bits(_T_1339, 0, 0) @[lsu_dccm_ctl.scala 262:111] - node _T_1341 = bits(store_data_hi_m, 31, 24) @[lsu_dccm_ctl.scala 262:133] - node _T_1342 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[lsu_dccm_ctl.scala 262:177] - node _T_1343 = bits(_T_1342, 0, 0) @[lsu_dccm_ctl.scala 262:203] - node _T_1344 = bits(io.stbuf_data_any, 31, 24) @[lsu_dccm_ctl.scala 262:228] - node _T_1345 = bits(io.sec_data_hi_m, 31, 24) @[lsu_dccm_ctl.scala 262:258] - node _T_1346 = mux(_T_1343, _T_1344, _T_1345) @[lsu_dccm_ctl.scala 262:151] - node _T_1347 = mux(_T_1340, _T_1341, _T_1346) @[lsu_dccm_ctl.scala 262:86] - node _T_1348 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1349 = xor(UInt<8>("h0ff"), _T_1348) @[Bitwise.scala 102:21] - node _T_1350 = shr(_T_1347, 4) @[Bitwise.scala 103:21] - node _T_1351 = and(_T_1350, _T_1349) @[Bitwise.scala 103:31] - node _T_1352 = bits(_T_1347, 3, 0) @[Bitwise.scala 103:46] - node _T_1353 = shl(_T_1352, 4) @[Bitwise.scala 103:65] - node _T_1354 = not(_T_1349) @[Bitwise.scala 103:77] - node _T_1355 = and(_T_1353, _T_1354) @[Bitwise.scala 103:75] - node _T_1356 = or(_T_1351, _T_1355) @[Bitwise.scala 103:39] - node _T_1357 = bits(_T_1349, 5, 0) @[Bitwise.scala 102:28] - node _T_1358 = shl(_T_1357, 2) @[Bitwise.scala 102:47] - node _T_1359 = xor(_T_1349, _T_1358) @[Bitwise.scala 102:21] - node _T_1360 = shr(_T_1356, 2) @[Bitwise.scala 103:21] - node _T_1361 = and(_T_1360, _T_1359) @[Bitwise.scala 103:31] - node _T_1362 = bits(_T_1356, 5, 0) @[Bitwise.scala 103:46] - node _T_1363 = shl(_T_1362, 2) @[Bitwise.scala 103:65] - node _T_1364 = not(_T_1359) @[Bitwise.scala 103:77] - node _T_1365 = and(_T_1363, _T_1364) @[Bitwise.scala 103:75] - node _T_1366 = or(_T_1361, _T_1365) @[Bitwise.scala 103:39] - node _T_1367 = bits(_T_1359, 6, 0) @[Bitwise.scala 102:28] - node _T_1368 = shl(_T_1367, 1) @[Bitwise.scala 102:47] - node _T_1369 = xor(_T_1359, _T_1368) @[Bitwise.scala 102:21] - node _T_1370 = shr(_T_1366, 1) @[Bitwise.scala 103:21] - node _T_1371 = and(_T_1370, _T_1369) @[Bitwise.scala 103:31] - node _T_1372 = bits(_T_1366, 6, 0) @[Bitwise.scala 103:46] - node _T_1373 = shl(_T_1372, 1) @[Bitwise.scala 103:65] - node _T_1374 = not(_T_1369) @[Bitwise.scala 103:77] - node _T_1375 = and(_T_1373, _T_1374) @[Bitwise.scala 103:75] - node _T_1376 = or(_T_1371, _T_1375) @[Bitwise.scala 103:39] - wire _T_1377 : UInt<8>[4] @[lsu_dccm_ctl.scala 262:70] - _T_1377[0] <= _T_1262 @[lsu_dccm_ctl.scala 262:70] - _T_1377[1] <= _T_1300 @[lsu_dccm_ctl.scala 262:70] - _T_1377[2] <= _T_1338 @[lsu_dccm_ctl.scala 262:70] - _T_1377[3] <= _T_1376 @[lsu_dccm_ctl.scala 262:70] - node _T_1378 = cat(_T_1377[2], _T_1377[3]) @[Cat.scala 29:58] - node _T_1379 = cat(_T_1377[0], _T_1377[1]) @[Cat.scala 29:58] - node _T_1380 = cat(_T_1379, _T_1378) @[Cat.scala 29:58] - node _T_1381 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] - node _T_1382 = xor(UInt<32>("h0ffffffff"), _T_1381) @[Bitwise.scala 102:21] - node _T_1383 = shr(_T_1380, 16) @[Bitwise.scala 103:21] - node _T_1384 = and(_T_1383, _T_1382) @[Bitwise.scala 103:31] - node _T_1385 = bits(_T_1380, 15, 0) @[Bitwise.scala 103:46] - node _T_1386 = shl(_T_1385, 16) @[Bitwise.scala 103:65] - node _T_1387 = not(_T_1382) @[Bitwise.scala 103:77] - node _T_1388 = and(_T_1386, _T_1387) @[Bitwise.scala 103:75] - node _T_1389 = or(_T_1384, _T_1388) @[Bitwise.scala 103:39] - node _T_1390 = bits(_T_1382, 23, 0) @[Bitwise.scala 102:28] - node _T_1391 = shl(_T_1390, 8) @[Bitwise.scala 102:47] - node _T_1392 = xor(_T_1382, _T_1391) @[Bitwise.scala 102:21] - node _T_1393 = shr(_T_1389, 8) @[Bitwise.scala 103:21] - node _T_1394 = and(_T_1393, _T_1392) @[Bitwise.scala 103:31] - node _T_1395 = bits(_T_1389, 23, 0) @[Bitwise.scala 103:46] - node _T_1396 = shl(_T_1395, 8) @[Bitwise.scala 103:65] - node _T_1397 = not(_T_1392) @[Bitwise.scala 103:77] - node _T_1398 = and(_T_1396, _T_1397) @[Bitwise.scala 103:75] - node _T_1399 = or(_T_1394, _T_1398) @[Bitwise.scala 103:39] - node _T_1400 = bits(_T_1392, 27, 0) @[Bitwise.scala 102:28] - node _T_1401 = shl(_T_1400, 4) @[Bitwise.scala 102:47] - node _T_1402 = xor(_T_1392, _T_1401) @[Bitwise.scala 102:21] - node _T_1403 = shr(_T_1399, 4) @[Bitwise.scala 103:21] - node _T_1404 = and(_T_1403, _T_1402) @[Bitwise.scala 103:31] - node _T_1405 = bits(_T_1399, 27, 0) @[Bitwise.scala 103:46] - node _T_1406 = shl(_T_1405, 4) @[Bitwise.scala 103:65] - node _T_1407 = not(_T_1402) @[Bitwise.scala 103:77] - node _T_1408 = and(_T_1406, _T_1407) @[Bitwise.scala 103:75] - node _T_1409 = or(_T_1404, _T_1408) @[Bitwise.scala 103:39] - node _T_1410 = bits(_T_1402, 29, 0) @[Bitwise.scala 102:28] - node _T_1411 = shl(_T_1410, 2) @[Bitwise.scala 102:47] - node _T_1412 = xor(_T_1402, _T_1411) @[Bitwise.scala 102:21] - node _T_1413 = shr(_T_1409, 2) @[Bitwise.scala 103:21] - node _T_1414 = and(_T_1413, _T_1412) @[Bitwise.scala 103:31] - node _T_1415 = bits(_T_1409, 29, 0) @[Bitwise.scala 103:46] - node _T_1416 = shl(_T_1415, 2) @[Bitwise.scala 103:65] - node _T_1417 = not(_T_1412) @[Bitwise.scala 103:77] - node _T_1418 = and(_T_1416, _T_1417) @[Bitwise.scala 103:75] - node _T_1419 = or(_T_1414, _T_1418) @[Bitwise.scala 103:39] - node _T_1420 = bits(_T_1412, 30, 0) @[Bitwise.scala 102:28] - node _T_1421 = shl(_T_1420, 1) @[Bitwise.scala 102:47] - node _T_1422 = xor(_T_1412, _T_1421) @[Bitwise.scala 102:21] - node _T_1423 = shr(_T_1419, 1) @[Bitwise.scala 103:21] - node _T_1424 = and(_T_1423, _T_1422) @[Bitwise.scala 103:31] - node _T_1425 = bits(_T_1419, 30, 0) @[Bitwise.scala 103:46] - node _T_1426 = shl(_T_1425, 1) @[Bitwise.scala 103:65] - node _T_1427 = not(_T_1422) @[Bitwise.scala 103:77] - node _T_1428 = and(_T_1426, _T_1427) @[Bitwise.scala 103:75] - node _T_1429 = or(_T_1424, _T_1428) @[Bitwise.scala 103:39] - node _T_1430 = and(io.ldst_dual_m, io.lsu_pkt_m.valid) @[lsu_dccm_ctl.scala 262:295] - node _T_1431 = and(_T_1430, io.lsu_pkt_m.bits.store) @[lsu_dccm_ctl.scala 262:316] - node _T_1432 = or(_T_1431, io.clk_override) @[lsu_dccm_ctl.scala 262:343] - node _T_1433 = bits(_T_1432, 0, 0) @[lib.scala 8:44] - node _T_1434 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] - inst rvclkhdr_1 of rvclkhdr_5 @[lib.scala 368:23] - rvclkhdr_1.clock <= clock - rvclkhdr_1.reset <= reset - rvclkhdr_1.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_1.io.en <= _T_1433 @[lib.scala 371:17] - rvclkhdr_1.io.scan_mode <= _T_1434 @[lib.scala 372:24] - reg _T_1435 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1435 <= _T_1429 @[lib.scala 374:16] - io.store_data_hi_r <= _T_1435 @[lsu_dccm_ctl.scala 262:29] - node _T_1436 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 263:105] - node _T_1437 = bits(store_byteen_ext_r, 0, 0) @[lsu_dccm_ctl.scala 263:150] - node _T_1438 = eq(_T_1437, UInt<1>("h00")) @[lsu_dccm_ctl.scala 263:131] - node _T_1439 = and(_T_1436, _T_1438) @[lsu_dccm_ctl.scala 263:129] - node _T_1440 = bits(_T_1439, 0, 0) @[lsu_dccm_ctl.scala 263:155] - node _T_1441 = bits(io.stbuf_data_any, 7, 0) @[lsu_dccm_ctl.scala 263:179] - node _T_1442 = bits(io.store_data_lo_r, 7, 0) @[lsu_dccm_ctl.scala 263:211] - node _T_1443 = mux(_T_1440, _T_1441, _T_1442) @[lsu_dccm_ctl.scala 263:79] - node _T_1444 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1445 = xor(UInt<8>("h0ff"), _T_1444) @[Bitwise.scala 102:21] - node _T_1446 = shr(_T_1443, 4) @[Bitwise.scala 103:21] - node _T_1447 = and(_T_1446, _T_1445) @[Bitwise.scala 103:31] - node _T_1448 = bits(_T_1443, 3, 0) @[Bitwise.scala 103:46] - node _T_1449 = shl(_T_1448, 4) @[Bitwise.scala 103:65] - node _T_1450 = not(_T_1445) @[Bitwise.scala 103:77] - node _T_1451 = and(_T_1449, _T_1450) @[Bitwise.scala 103:75] - node _T_1452 = or(_T_1447, _T_1451) @[Bitwise.scala 103:39] - node _T_1453 = bits(_T_1445, 5, 0) @[Bitwise.scala 102:28] - node _T_1454 = shl(_T_1453, 2) @[Bitwise.scala 102:47] - node _T_1455 = xor(_T_1445, _T_1454) @[Bitwise.scala 102:21] - node _T_1456 = shr(_T_1452, 2) @[Bitwise.scala 103:21] - node _T_1457 = and(_T_1456, _T_1455) @[Bitwise.scala 103:31] - node _T_1458 = bits(_T_1452, 5, 0) @[Bitwise.scala 103:46] - node _T_1459 = shl(_T_1458, 2) @[Bitwise.scala 103:65] - node _T_1460 = not(_T_1455) @[Bitwise.scala 103:77] - node _T_1461 = and(_T_1459, _T_1460) @[Bitwise.scala 103:75] - node _T_1462 = or(_T_1457, _T_1461) @[Bitwise.scala 103:39] - node _T_1463 = bits(_T_1455, 6, 0) @[Bitwise.scala 102:28] - node _T_1464 = shl(_T_1463, 1) @[Bitwise.scala 102:47] - node _T_1465 = xor(_T_1455, _T_1464) @[Bitwise.scala 102:21] - node _T_1466 = shr(_T_1462, 1) @[Bitwise.scala 103:21] - node _T_1467 = and(_T_1466, _T_1465) @[Bitwise.scala 103:31] - node _T_1468 = bits(_T_1462, 6, 0) @[Bitwise.scala 103:46] - node _T_1469 = shl(_T_1468, 1) @[Bitwise.scala 103:65] - node _T_1470 = not(_T_1465) @[Bitwise.scala 103:77] - node _T_1471 = and(_T_1469, _T_1470) @[Bitwise.scala 103:75] - node _T_1472 = or(_T_1467, _T_1471) @[Bitwise.scala 103:39] - node _T_1473 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 263:105] - node _T_1474 = bits(store_byteen_ext_r, 1, 1) @[lsu_dccm_ctl.scala 263:150] - node _T_1475 = eq(_T_1474, UInt<1>("h00")) @[lsu_dccm_ctl.scala 263:131] - node _T_1476 = and(_T_1473, _T_1475) @[lsu_dccm_ctl.scala 263:129] - node _T_1477 = bits(_T_1476, 0, 0) @[lsu_dccm_ctl.scala 263:155] - node _T_1478 = bits(io.stbuf_data_any, 15, 8) @[lsu_dccm_ctl.scala 263:179] - node _T_1479 = bits(io.store_data_lo_r, 15, 8) @[lsu_dccm_ctl.scala 263:211] - node _T_1480 = mux(_T_1477, _T_1478, _T_1479) @[lsu_dccm_ctl.scala 263:79] - node _T_1481 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1482 = xor(UInt<8>("h0ff"), _T_1481) @[Bitwise.scala 102:21] - node _T_1483 = shr(_T_1480, 4) @[Bitwise.scala 103:21] - node _T_1484 = and(_T_1483, _T_1482) @[Bitwise.scala 103:31] - node _T_1485 = bits(_T_1480, 3, 0) @[Bitwise.scala 103:46] - node _T_1486 = shl(_T_1485, 4) @[Bitwise.scala 103:65] - node _T_1487 = not(_T_1482) @[Bitwise.scala 103:77] - node _T_1488 = and(_T_1486, _T_1487) @[Bitwise.scala 103:75] - node _T_1489 = or(_T_1484, _T_1488) @[Bitwise.scala 103:39] - node _T_1490 = bits(_T_1482, 5, 0) @[Bitwise.scala 102:28] - node _T_1491 = shl(_T_1490, 2) @[Bitwise.scala 102:47] - node _T_1492 = xor(_T_1482, _T_1491) @[Bitwise.scala 102:21] - node _T_1493 = shr(_T_1489, 2) @[Bitwise.scala 103:21] - node _T_1494 = and(_T_1493, _T_1492) @[Bitwise.scala 103:31] - node _T_1495 = bits(_T_1489, 5, 0) @[Bitwise.scala 103:46] - node _T_1496 = shl(_T_1495, 2) @[Bitwise.scala 103:65] - node _T_1497 = not(_T_1492) @[Bitwise.scala 103:77] - node _T_1498 = and(_T_1496, _T_1497) @[Bitwise.scala 103:75] - node _T_1499 = or(_T_1494, _T_1498) @[Bitwise.scala 103:39] - node _T_1500 = bits(_T_1492, 6, 0) @[Bitwise.scala 102:28] - node _T_1501 = shl(_T_1500, 1) @[Bitwise.scala 102:47] - node _T_1502 = xor(_T_1492, _T_1501) @[Bitwise.scala 102:21] - node _T_1503 = shr(_T_1499, 1) @[Bitwise.scala 103:21] - node _T_1504 = and(_T_1503, _T_1502) @[Bitwise.scala 103:31] - node _T_1505 = bits(_T_1499, 6, 0) @[Bitwise.scala 103:46] - node _T_1506 = shl(_T_1505, 1) @[Bitwise.scala 103:65] - node _T_1507 = not(_T_1502) @[Bitwise.scala 103:77] - node _T_1508 = and(_T_1506, _T_1507) @[Bitwise.scala 103:75] - node _T_1509 = or(_T_1504, _T_1508) @[Bitwise.scala 103:39] - node _T_1510 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 263:105] - node _T_1511 = bits(store_byteen_ext_r, 2, 2) @[lsu_dccm_ctl.scala 263:150] - node _T_1512 = eq(_T_1511, UInt<1>("h00")) @[lsu_dccm_ctl.scala 263:131] - node _T_1513 = and(_T_1510, _T_1512) @[lsu_dccm_ctl.scala 263:129] - node _T_1514 = bits(_T_1513, 0, 0) @[lsu_dccm_ctl.scala 263:155] - node _T_1515 = bits(io.stbuf_data_any, 23, 16) @[lsu_dccm_ctl.scala 263:179] - node _T_1516 = bits(io.store_data_lo_r, 23, 16) @[lsu_dccm_ctl.scala 263:211] - node _T_1517 = mux(_T_1514, _T_1515, _T_1516) @[lsu_dccm_ctl.scala 263:79] - node _T_1518 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1519 = xor(UInt<8>("h0ff"), _T_1518) @[Bitwise.scala 102:21] - node _T_1520 = shr(_T_1517, 4) @[Bitwise.scala 103:21] - node _T_1521 = and(_T_1520, _T_1519) @[Bitwise.scala 103:31] - node _T_1522 = bits(_T_1517, 3, 0) @[Bitwise.scala 103:46] - node _T_1523 = shl(_T_1522, 4) @[Bitwise.scala 103:65] - node _T_1524 = not(_T_1519) @[Bitwise.scala 103:77] - node _T_1525 = and(_T_1523, _T_1524) @[Bitwise.scala 103:75] - node _T_1526 = or(_T_1521, _T_1525) @[Bitwise.scala 103:39] - node _T_1527 = bits(_T_1519, 5, 0) @[Bitwise.scala 102:28] - node _T_1528 = shl(_T_1527, 2) @[Bitwise.scala 102:47] - node _T_1529 = xor(_T_1519, _T_1528) @[Bitwise.scala 102:21] - node _T_1530 = shr(_T_1526, 2) @[Bitwise.scala 103:21] - node _T_1531 = and(_T_1530, _T_1529) @[Bitwise.scala 103:31] - node _T_1532 = bits(_T_1526, 5, 0) @[Bitwise.scala 103:46] - node _T_1533 = shl(_T_1532, 2) @[Bitwise.scala 103:65] - node _T_1534 = not(_T_1529) @[Bitwise.scala 103:77] - node _T_1535 = and(_T_1533, _T_1534) @[Bitwise.scala 103:75] - node _T_1536 = or(_T_1531, _T_1535) @[Bitwise.scala 103:39] - node _T_1537 = bits(_T_1529, 6, 0) @[Bitwise.scala 102:28] - node _T_1538 = shl(_T_1537, 1) @[Bitwise.scala 102:47] - node _T_1539 = xor(_T_1529, _T_1538) @[Bitwise.scala 102:21] - node _T_1540 = shr(_T_1536, 1) @[Bitwise.scala 103:21] - node _T_1541 = and(_T_1540, _T_1539) @[Bitwise.scala 103:31] - node _T_1542 = bits(_T_1536, 6, 0) @[Bitwise.scala 103:46] - node _T_1543 = shl(_T_1542, 1) @[Bitwise.scala 103:65] - node _T_1544 = not(_T_1539) @[Bitwise.scala 103:77] - node _T_1545 = and(_T_1543, _T_1544) @[Bitwise.scala 103:75] - node _T_1546 = or(_T_1541, _T_1545) @[Bitwise.scala 103:39] - node _T_1547 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 263:105] - node _T_1548 = bits(store_byteen_ext_r, 3, 3) @[lsu_dccm_ctl.scala 263:150] - node _T_1549 = eq(_T_1548, UInt<1>("h00")) @[lsu_dccm_ctl.scala 263:131] - node _T_1550 = and(_T_1547, _T_1549) @[lsu_dccm_ctl.scala 263:129] - node _T_1551 = bits(_T_1550, 0, 0) @[lsu_dccm_ctl.scala 263:155] - node _T_1552 = bits(io.stbuf_data_any, 31, 24) @[lsu_dccm_ctl.scala 263:179] - node _T_1553 = bits(io.store_data_lo_r, 31, 24) @[lsu_dccm_ctl.scala 263:211] - node _T_1554 = mux(_T_1551, _T_1552, _T_1553) @[lsu_dccm_ctl.scala 263:79] - node _T_1555 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1556 = xor(UInt<8>("h0ff"), _T_1555) @[Bitwise.scala 102:21] - node _T_1557 = shr(_T_1554, 4) @[Bitwise.scala 103:21] - node _T_1558 = and(_T_1557, _T_1556) @[Bitwise.scala 103:31] - node _T_1559 = bits(_T_1554, 3, 0) @[Bitwise.scala 103:46] - node _T_1560 = shl(_T_1559, 4) @[Bitwise.scala 103:65] - node _T_1561 = not(_T_1556) @[Bitwise.scala 103:77] - node _T_1562 = and(_T_1560, _T_1561) @[Bitwise.scala 103:75] - node _T_1563 = or(_T_1558, _T_1562) @[Bitwise.scala 103:39] - node _T_1564 = bits(_T_1556, 5, 0) @[Bitwise.scala 102:28] - node _T_1565 = shl(_T_1564, 2) @[Bitwise.scala 102:47] - node _T_1566 = xor(_T_1556, _T_1565) @[Bitwise.scala 102:21] - node _T_1567 = shr(_T_1563, 2) @[Bitwise.scala 103:21] - node _T_1568 = and(_T_1567, _T_1566) @[Bitwise.scala 103:31] - node _T_1569 = bits(_T_1563, 5, 0) @[Bitwise.scala 103:46] - node _T_1570 = shl(_T_1569, 2) @[Bitwise.scala 103:65] - node _T_1571 = not(_T_1566) @[Bitwise.scala 103:77] - node _T_1572 = and(_T_1570, _T_1571) @[Bitwise.scala 103:75] - node _T_1573 = or(_T_1568, _T_1572) @[Bitwise.scala 103:39] - node _T_1574 = bits(_T_1566, 6, 0) @[Bitwise.scala 102:28] - node _T_1575 = shl(_T_1574, 1) @[Bitwise.scala 102:47] - node _T_1576 = xor(_T_1566, _T_1575) @[Bitwise.scala 102:21] - node _T_1577 = shr(_T_1573, 1) @[Bitwise.scala 103:21] - node _T_1578 = and(_T_1577, _T_1576) @[Bitwise.scala 103:31] - node _T_1579 = bits(_T_1573, 6, 0) @[Bitwise.scala 103:46] - node _T_1580 = shl(_T_1579, 1) @[Bitwise.scala 103:65] - node _T_1581 = not(_T_1576) @[Bitwise.scala 103:77] - node _T_1582 = and(_T_1580, _T_1581) @[Bitwise.scala 103:75] - node _T_1583 = or(_T_1578, _T_1582) @[Bitwise.scala 103:39] - wire _T_1584 : UInt<8>[4] @[lsu_dccm_ctl.scala 263:63] - _T_1584[0] <= _T_1472 @[lsu_dccm_ctl.scala 263:63] - _T_1584[1] <= _T_1509 @[lsu_dccm_ctl.scala 263:63] - _T_1584[2] <= _T_1546 @[lsu_dccm_ctl.scala 263:63] - _T_1584[3] <= _T_1583 @[lsu_dccm_ctl.scala 263:63] - node _T_1585 = cat(_T_1584[2], _T_1584[3]) @[Cat.scala 29:58] - node _T_1586 = cat(_T_1584[0], _T_1584[1]) @[Cat.scala 29:58] - node _T_1587 = cat(_T_1586, _T_1585) @[Cat.scala 29:58] - node _T_1588 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] - node _T_1589 = xor(UInt<32>("h0ffffffff"), _T_1588) @[Bitwise.scala 102:21] - node _T_1590 = shr(_T_1587, 16) @[Bitwise.scala 103:21] - node _T_1591 = and(_T_1590, _T_1589) @[Bitwise.scala 103:31] - node _T_1592 = bits(_T_1587, 15, 0) @[Bitwise.scala 103:46] - node _T_1593 = shl(_T_1592, 16) @[Bitwise.scala 103:65] - node _T_1594 = not(_T_1589) @[Bitwise.scala 103:77] - node _T_1595 = and(_T_1593, _T_1594) @[Bitwise.scala 103:75] - node _T_1596 = or(_T_1591, _T_1595) @[Bitwise.scala 103:39] - node _T_1597 = bits(_T_1589, 23, 0) @[Bitwise.scala 102:28] - node _T_1598 = shl(_T_1597, 8) @[Bitwise.scala 102:47] - node _T_1599 = xor(_T_1589, _T_1598) @[Bitwise.scala 102:21] - node _T_1600 = shr(_T_1596, 8) @[Bitwise.scala 103:21] - node _T_1601 = and(_T_1600, _T_1599) @[Bitwise.scala 103:31] - node _T_1602 = bits(_T_1596, 23, 0) @[Bitwise.scala 103:46] - node _T_1603 = shl(_T_1602, 8) @[Bitwise.scala 103:65] - node _T_1604 = not(_T_1599) @[Bitwise.scala 103:77] - node _T_1605 = and(_T_1603, _T_1604) @[Bitwise.scala 103:75] - node _T_1606 = or(_T_1601, _T_1605) @[Bitwise.scala 103:39] - node _T_1607 = bits(_T_1599, 27, 0) @[Bitwise.scala 102:28] - node _T_1608 = shl(_T_1607, 4) @[Bitwise.scala 102:47] - node _T_1609 = xor(_T_1599, _T_1608) @[Bitwise.scala 102:21] - node _T_1610 = shr(_T_1606, 4) @[Bitwise.scala 103:21] - node _T_1611 = and(_T_1610, _T_1609) @[Bitwise.scala 103:31] - node _T_1612 = bits(_T_1606, 27, 0) @[Bitwise.scala 103:46] - node _T_1613 = shl(_T_1612, 4) @[Bitwise.scala 103:65] - node _T_1614 = not(_T_1609) @[Bitwise.scala 103:77] - node _T_1615 = and(_T_1613, _T_1614) @[Bitwise.scala 103:75] - node _T_1616 = or(_T_1611, _T_1615) @[Bitwise.scala 103:39] - node _T_1617 = bits(_T_1609, 29, 0) @[Bitwise.scala 102:28] - node _T_1618 = shl(_T_1617, 2) @[Bitwise.scala 102:47] - node _T_1619 = xor(_T_1609, _T_1618) @[Bitwise.scala 102:21] - node _T_1620 = shr(_T_1616, 2) @[Bitwise.scala 103:21] - node _T_1621 = and(_T_1620, _T_1619) @[Bitwise.scala 103:31] - node _T_1622 = bits(_T_1616, 29, 0) @[Bitwise.scala 103:46] - node _T_1623 = shl(_T_1622, 2) @[Bitwise.scala 103:65] - node _T_1624 = not(_T_1619) @[Bitwise.scala 103:77] - node _T_1625 = and(_T_1623, _T_1624) @[Bitwise.scala 103:75] - node _T_1626 = or(_T_1621, _T_1625) @[Bitwise.scala 103:39] - node _T_1627 = bits(_T_1619, 30, 0) @[Bitwise.scala 102:28] - node _T_1628 = shl(_T_1627, 1) @[Bitwise.scala 102:47] - node _T_1629 = xor(_T_1619, _T_1628) @[Bitwise.scala 102:21] - node _T_1630 = shr(_T_1626, 1) @[Bitwise.scala 103:21] - node _T_1631 = and(_T_1630, _T_1629) @[Bitwise.scala 103:31] - node _T_1632 = bits(_T_1626, 30, 0) @[Bitwise.scala 103:46] - node _T_1633 = shl(_T_1632, 1) @[Bitwise.scala 103:65] - node _T_1634 = not(_T_1629) @[Bitwise.scala 103:77] - node _T_1635 = and(_T_1633, _T_1634) @[Bitwise.scala 103:75] - node _T_1636 = or(_T_1631, _T_1635) @[Bitwise.scala 103:39] - io.store_datafn_lo_r <= _T_1636 @[lsu_dccm_ctl.scala 263:29] - node _T_1637 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[lsu_dccm_ctl.scala 264:105] - node _T_1638 = bits(store_byteen_ext_r, 4, 4) @[lsu_dccm_ctl.scala 264:150] - node _T_1639 = eq(_T_1638, UInt<1>("h00")) @[lsu_dccm_ctl.scala 264:131] - node _T_1640 = and(_T_1637, _T_1639) @[lsu_dccm_ctl.scala 264:129] - node _T_1641 = bits(_T_1640, 0, 0) @[lsu_dccm_ctl.scala 264:157] - node _T_1642 = bits(io.stbuf_data_any, 7, 0) @[lsu_dccm_ctl.scala 264:181] - node _T_1643 = bits(io.store_data_hi_r, 7, 0) @[lsu_dccm_ctl.scala 264:213] - node _T_1644 = mux(_T_1641, _T_1642, _T_1643) @[lsu_dccm_ctl.scala 264:79] - node _T_1645 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1646 = xor(UInt<8>("h0ff"), _T_1645) @[Bitwise.scala 102:21] - node _T_1647 = shr(_T_1644, 4) @[Bitwise.scala 103:21] - node _T_1648 = and(_T_1647, _T_1646) @[Bitwise.scala 103:31] - node _T_1649 = bits(_T_1644, 3, 0) @[Bitwise.scala 103:46] - node _T_1650 = shl(_T_1649, 4) @[Bitwise.scala 103:65] - node _T_1651 = not(_T_1646) @[Bitwise.scala 103:77] - node _T_1652 = and(_T_1650, _T_1651) @[Bitwise.scala 103:75] - node _T_1653 = or(_T_1648, _T_1652) @[Bitwise.scala 103:39] - node _T_1654 = bits(_T_1646, 5, 0) @[Bitwise.scala 102:28] - node _T_1655 = shl(_T_1654, 2) @[Bitwise.scala 102:47] - node _T_1656 = xor(_T_1646, _T_1655) @[Bitwise.scala 102:21] - node _T_1657 = shr(_T_1653, 2) @[Bitwise.scala 103:21] - node _T_1658 = and(_T_1657, _T_1656) @[Bitwise.scala 103:31] - node _T_1659 = bits(_T_1653, 5, 0) @[Bitwise.scala 103:46] - node _T_1660 = shl(_T_1659, 2) @[Bitwise.scala 103:65] - node _T_1661 = not(_T_1656) @[Bitwise.scala 103:77] - node _T_1662 = and(_T_1660, _T_1661) @[Bitwise.scala 103:75] - node _T_1663 = or(_T_1658, _T_1662) @[Bitwise.scala 103:39] - node _T_1664 = bits(_T_1656, 6, 0) @[Bitwise.scala 102:28] - node _T_1665 = shl(_T_1664, 1) @[Bitwise.scala 102:47] - node _T_1666 = xor(_T_1656, _T_1665) @[Bitwise.scala 102:21] - node _T_1667 = shr(_T_1663, 1) @[Bitwise.scala 103:21] - node _T_1668 = and(_T_1667, _T_1666) @[Bitwise.scala 103:31] - node _T_1669 = bits(_T_1663, 6, 0) @[Bitwise.scala 103:46] - node _T_1670 = shl(_T_1669, 1) @[Bitwise.scala 103:65] - node _T_1671 = not(_T_1666) @[Bitwise.scala 103:77] - node _T_1672 = and(_T_1670, _T_1671) @[Bitwise.scala 103:75] - node _T_1673 = or(_T_1668, _T_1672) @[Bitwise.scala 103:39] - node _T_1674 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[lsu_dccm_ctl.scala 264:105] - node _T_1675 = bits(store_byteen_ext_r, 5, 5) @[lsu_dccm_ctl.scala 264:150] - node _T_1676 = eq(_T_1675, UInt<1>("h00")) @[lsu_dccm_ctl.scala 264:131] - node _T_1677 = and(_T_1674, _T_1676) @[lsu_dccm_ctl.scala 264:129] - node _T_1678 = bits(_T_1677, 0, 0) @[lsu_dccm_ctl.scala 264:157] - node _T_1679 = bits(io.stbuf_data_any, 15, 8) @[lsu_dccm_ctl.scala 264:181] - node _T_1680 = bits(io.store_data_hi_r, 15, 8) @[lsu_dccm_ctl.scala 264:213] - node _T_1681 = mux(_T_1678, _T_1679, _T_1680) @[lsu_dccm_ctl.scala 264:79] - node _T_1682 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1683 = xor(UInt<8>("h0ff"), _T_1682) @[Bitwise.scala 102:21] - node _T_1684 = shr(_T_1681, 4) @[Bitwise.scala 103:21] - node _T_1685 = and(_T_1684, _T_1683) @[Bitwise.scala 103:31] - node _T_1686 = bits(_T_1681, 3, 0) @[Bitwise.scala 103:46] - node _T_1687 = shl(_T_1686, 4) @[Bitwise.scala 103:65] - node _T_1688 = not(_T_1683) @[Bitwise.scala 103:77] - node _T_1689 = and(_T_1687, _T_1688) @[Bitwise.scala 103:75] - node _T_1690 = or(_T_1685, _T_1689) @[Bitwise.scala 103:39] - node _T_1691 = bits(_T_1683, 5, 0) @[Bitwise.scala 102:28] - node _T_1692 = shl(_T_1691, 2) @[Bitwise.scala 102:47] - node _T_1693 = xor(_T_1683, _T_1692) @[Bitwise.scala 102:21] - node _T_1694 = shr(_T_1690, 2) @[Bitwise.scala 103:21] - node _T_1695 = and(_T_1694, _T_1693) @[Bitwise.scala 103:31] - node _T_1696 = bits(_T_1690, 5, 0) @[Bitwise.scala 103:46] - node _T_1697 = shl(_T_1696, 2) @[Bitwise.scala 103:65] - node _T_1698 = not(_T_1693) @[Bitwise.scala 103:77] - node _T_1699 = and(_T_1697, _T_1698) @[Bitwise.scala 103:75] - node _T_1700 = or(_T_1695, _T_1699) @[Bitwise.scala 103:39] - node _T_1701 = bits(_T_1693, 6, 0) @[Bitwise.scala 102:28] - node _T_1702 = shl(_T_1701, 1) @[Bitwise.scala 102:47] - node _T_1703 = xor(_T_1693, _T_1702) @[Bitwise.scala 102:21] - node _T_1704 = shr(_T_1700, 1) @[Bitwise.scala 103:21] - node _T_1705 = and(_T_1704, _T_1703) @[Bitwise.scala 103:31] - node _T_1706 = bits(_T_1700, 6, 0) @[Bitwise.scala 103:46] - node _T_1707 = shl(_T_1706, 1) @[Bitwise.scala 103:65] - node _T_1708 = not(_T_1703) @[Bitwise.scala 103:77] - node _T_1709 = and(_T_1707, _T_1708) @[Bitwise.scala 103:75] - node _T_1710 = or(_T_1705, _T_1709) @[Bitwise.scala 103:39] - node _T_1711 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[lsu_dccm_ctl.scala 264:105] - node _T_1712 = bits(store_byteen_ext_r, 6, 6) @[lsu_dccm_ctl.scala 264:150] - node _T_1713 = eq(_T_1712, UInt<1>("h00")) @[lsu_dccm_ctl.scala 264:131] - node _T_1714 = and(_T_1711, _T_1713) @[lsu_dccm_ctl.scala 264:129] - node _T_1715 = bits(_T_1714, 0, 0) @[lsu_dccm_ctl.scala 264:157] - node _T_1716 = bits(io.stbuf_data_any, 23, 16) @[lsu_dccm_ctl.scala 264:181] - node _T_1717 = bits(io.store_data_hi_r, 23, 16) @[lsu_dccm_ctl.scala 264:213] - node _T_1718 = mux(_T_1715, _T_1716, _T_1717) @[lsu_dccm_ctl.scala 264:79] - node _T_1719 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1720 = xor(UInt<8>("h0ff"), _T_1719) @[Bitwise.scala 102:21] - node _T_1721 = shr(_T_1718, 4) @[Bitwise.scala 103:21] - node _T_1722 = and(_T_1721, _T_1720) @[Bitwise.scala 103:31] - node _T_1723 = bits(_T_1718, 3, 0) @[Bitwise.scala 103:46] - node _T_1724 = shl(_T_1723, 4) @[Bitwise.scala 103:65] - node _T_1725 = not(_T_1720) @[Bitwise.scala 103:77] - node _T_1726 = and(_T_1724, _T_1725) @[Bitwise.scala 103:75] - node _T_1727 = or(_T_1722, _T_1726) @[Bitwise.scala 103:39] - node _T_1728 = bits(_T_1720, 5, 0) @[Bitwise.scala 102:28] - node _T_1729 = shl(_T_1728, 2) @[Bitwise.scala 102:47] - node _T_1730 = xor(_T_1720, _T_1729) @[Bitwise.scala 102:21] - node _T_1731 = shr(_T_1727, 2) @[Bitwise.scala 103:21] - node _T_1732 = and(_T_1731, _T_1730) @[Bitwise.scala 103:31] - node _T_1733 = bits(_T_1727, 5, 0) @[Bitwise.scala 103:46] - node _T_1734 = shl(_T_1733, 2) @[Bitwise.scala 103:65] - node _T_1735 = not(_T_1730) @[Bitwise.scala 103:77] - node _T_1736 = and(_T_1734, _T_1735) @[Bitwise.scala 103:75] - node _T_1737 = or(_T_1732, _T_1736) @[Bitwise.scala 103:39] - node _T_1738 = bits(_T_1730, 6, 0) @[Bitwise.scala 102:28] - node _T_1739 = shl(_T_1738, 1) @[Bitwise.scala 102:47] - node _T_1740 = xor(_T_1730, _T_1739) @[Bitwise.scala 102:21] - node _T_1741 = shr(_T_1737, 1) @[Bitwise.scala 103:21] - node _T_1742 = and(_T_1741, _T_1740) @[Bitwise.scala 103:31] - node _T_1743 = bits(_T_1737, 6, 0) @[Bitwise.scala 103:46] - node _T_1744 = shl(_T_1743, 1) @[Bitwise.scala 103:65] - node _T_1745 = not(_T_1740) @[Bitwise.scala 103:77] - node _T_1746 = and(_T_1744, _T_1745) @[Bitwise.scala 103:75] - node _T_1747 = or(_T_1742, _T_1746) @[Bitwise.scala 103:39] - node _T_1748 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[lsu_dccm_ctl.scala 264:105] - node _T_1749 = bits(store_byteen_ext_r, 7, 7) @[lsu_dccm_ctl.scala 264:150] - node _T_1750 = eq(_T_1749, UInt<1>("h00")) @[lsu_dccm_ctl.scala 264:131] - node _T_1751 = and(_T_1748, _T_1750) @[lsu_dccm_ctl.scala 264:129] - node _T_1752 = bits(_T_1751, 0, 0) @[lsu_dccm_ctl.scala 264:157] - node _T_1753 = bits(io.stbuf_data_any, 31, 24) @[lsu_dccm_ctl.scala 264:181] - node _T_1754 = bits(io.store_data_hi_r, 31, 24) @[lsu_dccm_ctl.scala 264:213] - node _T_1755 = mux(_T_1752, _T_1753, _T_1754) @[lsu_dccm_ctl.scala 264:79] - node _T_1756 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] - node _T_1757 = xor(UInt<8>("h0ff"), _T_1756) @[Bitwise.scala 102:21] - node _T_1758 = shr(_T_1755, 4) @[Bitwise.scala 103:21] - node _T_1759 = and(_T_1758, _T_1757) @[Bitwise.scala 103:31] - node _T_1760 = bits(_T_1755, 3, 0) @[Bitwise.scala 103:46] - node _T_1761 = shl(_T_1760, 4) @[Bitwise.scala 103:65] - node _T_1762 = not(_T_1757) @[Bitwise.scala 103:77] - node _T_1763 = and(_T_1761, _T_1762) @[Bitwise.scala 103:75] - node _T_1764 = or(_T_1759, _T_1763) @[Bitwise.scala 103:39] - node _T_1765 = bits(_T_1757, 5, 0) @[Bitwise.scala 102:28] - node _T_1766 = shl(_T_1765, 2) @[Bitwise.scala 102:47] - node _T_1767 = xor(_T_1757, _T_1766) @[Bitwise.scala 102:21] - node _T_1768 = shr(_T_1764, 2) @[Bitwise.scala 103:21] - node _T_1769 = and(_T_1768, _T_1767) @[Bitwise.scala 103:31] - node _T_1770 = bits(_T_1764, 5, 0) @[Bitwise.scala 103:46] - node _T_1771 = shl(_T_1770, 2) @[Bitwise.scala 103:65] - node _T_1772 = not(_T_1767) @[Bitwise.scala 103:77] - node _T_1773 = and(_T_1771, _T_1772) @[Bitwise.scala 103:75] - node _T_1774 = or(_T_1769, _T_1773) @[Bitwise.scala 103:39] - node _T_1775 = bits(_T_1767, 6, 0) @[Bitwise.scala 102:28] - node _T_1776 = shl(_T_1775, 1) @[Bitwise.scala 102:47] - node _T_1777 = xor(_T_1767, _T_1776) @[Bitwise.scala 102:21] - node _T_1778 = shr(_T_1774, 1) @[Bitwise.scala 103:21] - node _T_1779 = and(_T_1778, _T_1777) @[Bitwise.scala 103:31] - node _T_1780 = bits(_T_1774, 6, 0) @[Bitwise.scala 103:46] - node _T_1781 = shl(_T_1780, 1) @[Bitwise.scala 103:65] - node _T_1782 = not(_T_1777) @[Bitwise.scala 103:77] - node _T_1783 = and(_T_1781, _T_1782) @[Bitwise.scala 103:75] - node _T_1784 = or(_T_1779, _T_1783) @[Bitwise.scala 103:39] - wire _T_1785 : UInt<8>[4] @[lsu_dccm_ctl.scala 264:63] - _T_1785[0] <= _T_1673 @[lsu_dccm_ctl.scala 264:63] - _T_1785[1] <= _T_1710 @[lsu_dccm_ctl.scala 264:63] - _T_1785[2] <= _T_1747 @[lsu_dccm_ctl.scala 264:63] - _T_1785[3] <= _T_1784 @[lsu_dccm_ctl.scala 264:63] - node _T_1786 = cat(_T_1785[2], _T_1785[3]) @[Cat.scala 29:58] - node _T_1787 = cat(_T_1785[0], _T_1785[1]) @[Cat.scala 29:58] - node _T_1788 = cat(_T_1787, _T_1786) @[Cat.scala 29:58] - node _T_1789 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] - node _T_1790 = xor(UInt<32>("h0ffffffff"), _T_1789) @[Bitwise.scala 102:21] - node _T_1791 = shr(_T_1788, 16) @[Bitwise.scala 103:21] - node _T_1792 = and(_T_1791, _T_1790) @[Bitwise.scala 103:31] - node _T_1793 = bits(_T_1788, 15, 0) @[Bitwise.scala 103:46] - node _T_1794 = shl(_T_1793, 16) @[Bitwise.scala 103:65] - node _T_1795 = not(_T_1790) @[Bitwise.scala 103:77] - node _T_1796 = and(_T_1794, _T_1795) @[Bitwise.scala 103:75] - node _T_1797 = or(_T_1792, _T_1796) @[Bitwise.scala 103:39] - node _T_1798 = bits(_T_1790, 23, 0) @[Bitwise.scala 102:28] - node _T_1799 = shl(_T_1798, 8) @[Bitwise.scala 102:47] - node _T_1800 = xor(_T_1790, _T_1799) @[Bitwise.scala 102:21] - node _T_1801 = shr(_T_1797, 8) @[Bitwise.scala 103:21] - node _T_1802 = and(_T_1801, _T_1800) @[Bitwise.scala 103:31] - node _T_1803 = bits(_T_1797, 23, 0) @[Bitwise.scala 103:46] - node _T_1804 = shl(_T_1803, 8) @[Bitwise.scala 103:65] - node _T_1805 = not(_T_1800) @[Bitwise.scala 103:77] - node _T_1806 = and(_T_1804, _T_1805) @[Bitwise.scala 103:75] - node _T_1807 = or(_T_1802, _T_1806) @[Bitwise.scala 103:39] - node _T_1808 = bits(_T_1800, 27, 0) @[Bitwise.scala 102:28] - node _T_1809 = shl(_T_1808, 4) @[Bitwise.scala 102:47] - node _T_1810 = xor(_T_1800, _T_1809) @[Bitwise.scala 102:21] - node _T_1811 = shr(_T_1807, 4) @[Bitwise.scala 103:21] - node _T_1812 = and(_T_1811, _T_1810) @[Bitwise.scala 103:31] - node _T_1813 = bits(_T_1807, 27, 0) @[Bitwise.scala 103:46] - node _T_1814 = shl(_T_1813, 4) @[Bitwise.scala 103:65] - node _T_1815 = not(_T_1810) @[Bitwise.scala 103:77] - node _T_1816 = and(_T_1814, _T_1815) @[Bitwise.scala 103:75] - node _T_1817 = or(_T_1812, _T_1816) @[Bitwise.scala 103:39] - node _T_1818 = bits(_T_1810, 29, 0) @[Bitwise.scala 102:28] - node _T_1819 = shl(_T_1818, 2) @[Bitwise.scala 102:47] - node _T_1820 = xor(_T_1810, _T_1819) @[Bitwise.scala 102:21] - node _T_1821 = shr(_T_1817, 2) @[Bitwise.scala 103:21] - node _T_1822 = and(_T_1821, _T_1820) @[Bitwise.scala 103:31] - node _T_1823 = bits(_T_1817, 29, 0) @[Bitwise.scala 103:46] - node _T_1824 = shl(_T_1823, 2) @[Bitwise.scala 103:65] - node _T_1825 = not(_T_1820) @[Bitwise.scala 103:77] - node _T_1826 = and(_T_1824, _T_1825) @[Bitwise.scala 103:75] - node _T_1827 = or(_T_1822, _T_1826) @[Bitwise.scala 103:39] - node _T_1828 = bits(_T_1820, 30, 0) @[Bitwise.scala 102:28] - node _T_1829 = shl(_T_1828, 1) @[Bitwise.scala 102:47] - node _T_1830 = xor(_T_1820, _T_1829) @[Bitwise.scala 102:21] - node _T_1831 = shr(_T_1827, 1) @[Bitwise.scala 103:21] - node _T_1832 = and(_T_1831, _T_1830) @[Bitwise.scala 103:31] - node _T_1833 = bits(_T_1827, 30, 0) @[Bitwise.scala 103:46] - node _T_1834 = shl(_T_1833, 1) @[Bitwise.scala 103:65] - node _T_1835 = not(_T_1830) @[Bitwise.scala 103:77] - node _T_1836 = and(_T_1834, _T_1835) @[Bitwise.scala 103:75] - node _T_1837 = or(_T_1832, _T_1836) @[Bitwise.scala 103:39] - io.store_datafn_hi_r <= _T_1837 @[lsu_dccm_ctl.scala 264:29] - node _T_1838 = bits(io.store_data_hi_r, 31, 0) @[lsu_dccm_ctl.scala 265:55] - node _T_1839 = bits(io.store_data_lo_r, 31, 0) @[lsu_dccm_ctl.scala 265:80] - node _T_1840 = cat(_T_1838, _T_1839) @[Cat.scala 29:58] - node _T_1841 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 265:108] - node _T_1842 = mul(UInt<4>("h08"), _T_1841) @[lsu_dccm_ctl.scala 265:94] - node _T_1843 = dshr(_T_1840, _T_1842) @[lsu_dccm_ctl.scala 265:88] - node _T_1844 = bits(store_byteen_r, 0, 0) @[lsu_dccm_ctl.scala 265:174] - node _T_1845 = bits(_T_1844, 0, 0) @[Bitwise.scala 72:15] - node _T_1846 = mux(_T_1845, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_1847 = bits(store_byteen_r, 1, 1) @[lsu_dccm_ctl.scala 265:174] - node _T_1848 = bits(_T_1847, 0, 0) @[Bitwise.scala 72:15] - node _T_1849 = mux(_T_1848, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_1850 = bits(store_byteen_r, 2, 2) @[lsu_dccm_ctl.scala 265:174] - node _T_1851 = bits(_T_1850, 0, 0) @[Bitwise.scala 72:15] - node _T_1852 = mux(_T_1851, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_1853 = bits(store_byteen_r, 3, 3) @[lsu_dccm_ctl.scala 265:174] - node _T_1854 = bits(_T_1853, 0, 0) @[Bitwise.scala 72:15] - node _T_1855 = mux(_T_1854, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - wire _T_1856 : UInt<8>[4] @[lsu_dccm_ctl.scala 265:148] - _T_1856[0] <= _T_1846 @[lsu_dccm_ctl.scala 265:148] - _T_1856[1] <= _T_1849 @[lsu_dccm_ctl.scala 265:148] - _T_1856[2] <= _T_1852 @[lsu_dccm_ctl.scala 265:148] - _T_1856[3] <= _T_1855 @[lsu_dccm_ctl.scala 265:148] - node _T_1857 = cat(_T_1856[2], _T_1856[3]) @[Cat.scala 29:58] - node _T_1858 = cat(_T_1856[0], _T_1856[1]) @[Cat.scala 29:58] - node _T_1859 = cat(_T_1858, _T_1857) @[Cat.scala 29:58] - node _T_1860 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] - node _T_1861 = xor(UInt<32>("h0ffffffff"), _T_1860) @[Bitwise.scala 102:21] - node _T_1862 = shr(_T_1859, 16) @[Bitwise.scala 103:21] - node _T_1863 = and(_T_1862, _T_1861) @[Bitwise.scala 103:31] - node _T_1864 = bits(_T_1859, 15, 0) @[Bitwise.scala 103:46] - node _T_1865 = shl(_T_1864, 16) @[Bitwise.scala 103:65] - node _T_1866 = not(_T_1861) @[Bitwise.scala 103:77] - node _T_1867 = and(_T_1865, _T_1866) @[Bitwise.scala 103:75] - node _T_1868 = or(_T_1863, _T_1867) @[Bitwise.scala 103:39] - node _T_1869 = bits(_T_1861, 23, 0) @[Bitwise.scala 102:28] - node _T_1870 = shl(_T_1869, 8) @[Bitwise.scala 102:47] - node _T_1871 = xor(_T_1861, _T_1870) @[Bitwise.scala 102:21] - node _T_1872 = shr(_T_1868, 8) @[Bitwise.scala 103:21] - node _T_1873 = and(_T_1872, _T_1871) @[Bitwise.scala 103:31] - node _T_1874 = bits(_T_1868, 23, 0) @[Bitwise.scala 103:46] - node _T_1875 = shl(_T_1874, 8) @[Bitwise.scala 103:65] - node _T_1876 = not(_T_1871) @[Bitwise.scala 103:77] - node _T_1877 = and(_T_1875, _T_1876) @[Bitwise.scala 103:75] - node _T_1878 = or(_T_1873, _T_1877) @[Bitwise.scala 103:39] - node _T_1879 = bits(_T_1871, 27, 0) @[Bitwise.scala 102:28] - node _T_1880 = shl(_T_1879, 4) @[Bitwise.scala 102:47] - node _T_1881 = xor(_T_1871, _T_1880) @[Bitwise.scala 102:21] - node _T_1882 = shr(_T_1878, 4) @[Bitwise.scala 103:21] - node _T_1883 = and(_T_1882, _T_1881) @[Bitwise.scala 103:31] - node _T_1884 = bits(_T_1878, 27, 0) @[Bitwise.scala 103:46] - node _T_1885 = shl(_T_1884, 4) @[Bitwise.scala 103:65] - node _T_1886 = not(_T_1881) @[Bitwise.scala 103:77] - node _T_1887 = and(_T_1885, _T_1886) @[Bitwise.scala 103:75] - node _T_1888 = or(_T_1883, _T_1887) @[Bitwise.scala 103:39] - node _T_1889 = bits(_T_1881, 29, 0) @[Bitwise.scala 102:28] - node _T_1890 = shl(_T_1889, 2) @[Bitwise.scala 102:47] - node _T_1891 = xor(_T_1881, _T_1890) @[Bitwise.scala 102:21] - node _T_1892 = shr(_T_1888, 2) @[Bitwise.scala 103:21] - node _T_1893 = and(_T_1892, _T_1891) @[Bitwise.scala 103:31] - node _T_1894 = bits(_T_1888, 29, 0) @[Bitwise.scala 103:46] - node _T_1895 = shl(_T_1894, 2) @[Bitwise.scala 103:65] - node _T_1896 = not(_T_1891) @[Bitwise.scala 103:77] - node _T_1897 = and(_T_1895, _T_1896) @[Bitwise.scala 103:75] - node _T_1898 = or(_T_1893, _T_1897) @[Bitwise.scala 103:39] - node _T_1899 = bits(_T_1891, 30, 0) @[Bitwise.scala 102:28] - node _T_1900 = shl(_T_1899, 1) @[Bitwise.scala 102:47] - node _T_1901 = xor(_T_1891, _T_1900) @[Bitwise.scala 102:21] - node _T_1902 = shr(_T_1898, 1) @[Bitwise.scala 103:21] - node _T_1903 = and(_T_1902, _T_1901) @[Bitwise.scala 103:31] - node _T_1904 = bits(_T_1898, 30, 0) @[Bitwise.scala 103:46] - node _T_1905 = shl(_T_1904, 1) @[Bitwise.scala 103:65] - node _T_1906 = not(_T_1901) @[Bitwise.scala 103:77] - node _T_1907 = and(_T_1905, _T_1906) @[Bitwise.scala 103:75] - node _T_1908 = or(_T_1903, _T_1907) @[Bitwise.scala 103:39] - node _T_1909 = and(_T_1843, _T_1908) @[lsu_dccm_ctl.scala 265:115] - io.store_data_r <= _T_1909 @[lsu_dccm_ctl.scala 265:29] - node _T_1910 = bits(io.dccm.rd_data_lo, 31, 0) @[lsu_dccm_ctl.scala 267:48] - io.dccm_rdata_lo_m <= _T_1910 @[lsu_dccm_ctl.scala 267:27] - node _T_1911 = bits(io.dccm.rd_data_hi, 31, 0) @[lsu_dccm_ctl.scala 268:48] - io.dccm_rdata_hi_m <= _T_1911 @[lsu_dccm_ctl.scala 268:27] - node _T_1912 = bits(io.dccm.rd_data_lo, 38, 32) @[lsu_dccm_ctl.scala 269:48] - io.dccm_data_ecc_lo_m <= _T_1912 @[lsu_dccm_ctl.scala 269:27] - node _T_1913 = bits(io.dccm.rd_data_hi, 38, 32) @[lsu_dccm_ctl.scala 270:48] - io.dccm_data_ecc_hi_m <= _T_1913 @[lsu_dccm_ctl.scala 270:27] - node _T_1914 = and(io.lsu_pkt_r.valid, io.lsu_pkt_r.bits.store) @[lsu_dccm_ctl.scala 272:58] - node _T_1915 = and(_T_1914, io.addr_in_pic_r) @[lsu_dccm_ctl.scala 272:84] - node _T_1916 = and(_T_1915, io.lsu_commit_r) @[lsu_dccm_ctl.scala 272:103] - node _T_1917 = or(_T_1916, io.dma_pic_wen) @[lsu_dccm_ctl.scala 272:122] - io.lsu_pic.picm_wren <= _T_1917 @[lsu_dccm_ctl.scala 272:35] - node _T_1918 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.load) @[lsu_dccm_ctl.scala 273:58] - node _T_1919 = and(_T_1918, io.addr_in_pic_d) @[lsu_dccm_ctl.scala 273:84] - io.lsu_pic.picm_rden <= _T_1919 @[lsu_dccm_ctl.scala 273:35] - node _T_1920 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.store) @[lsu_dccm_ctl.scala 274:58] - node _T_1921 = and(_T_1920, io.addr_in_pic_d) @[lsu_dccm_ctl.scala 274:84] - io.lsu_pic.picm_mken <= _T_1921 @[lsu_dccm_ctl.scala 274:35] - node _T_1922 = mux(UInt<1>("h00"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] - node _T_1923 = bits(io.lsu_addr_d, 14, 0) @[lsu_dccm_ctl.scala 275:103] - node _T_1924 = cat(_T_1922, _T_1923) @[Cat.scala 29:58] - node _T_1925 = or(UInt<32>("h0f00c0000"), _T_1924) @[lsu_dccm_ctl.scala 275:62] - io.lsu_pic.picm_rdaddr <= _T_1925 @[lsu_dccm_ctl.scala 275:35] - node _T_1926 = mux(UInt<1>("h00"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] - node _T_1927 = bits(io.dma_pic_wen, 0, 0) @[lsu_dccm_ctl.scala 276:109] - node _T_1928 = bits(io.dma_dccm_ctl.dma_mem_addr, 14, 0) @[lsu_dccm_ctl.scala 276:144] - node _T_1929 = bits(io.lsu_addr_r, 14, 0) @[lsu_dccm_ctl.scala 276:172] - node _T_1930 = mux(_T_1927, _T_1928, _T_1929) @[lsu_dccm_ctl.scala 276:93] - node _T_1931 = cat(_T_1926, _T_1930) @[Cat.scala 29:58] - node _T_1932 = or(UInt<32>("h0f00c0000"), _T_1931) @[lsu_dccm_ctl.scala 276:62] - io.lsu_pic.picm_wraddr <= _T_1932 @[lsu_dccm_ctl.scala 276:35] - node _T_1933 = bits(picm_rd_data_m, 31, 0) @[lsu_dccm_ctl.scala 277:44] - io.picm_mask_data_m <= _T_1933 @[lsu_dccm_ctl.scala 277:27] - node _T_1934 = bits(io.dma_pic_wen, 0, 0) @[lsu_dccm_ctl.scala 278:57] - node _T_1935 = bits(io.dma_dccm_ctl.dma_mem_wdata, 31, 0) @[lsu_dccm_ctl.scala 278:93] - node _T_1936 = bits(io.store_datafn_lo_r, 31, 0) @[lsu_dccm_ctl.scala 278:120] - node _T_1937 = mux(_T_1934, _T_1935, _T_1936) @[lsu_dccm_ctl.scala 278:41] - io.lsu_pic.picm_wr_data <= _T_1937 @[lsu_dccm_ctl.scala 278:35] - reg _T_1938 : UInt, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 280:61] - _T_1938 <= lsu_dccm_rden_d @[lsu_dccm_ctl.scala 280:61] - io.lsu_dccm_rden_m <= _T_1938 @[lsu_dccm_ctl.scala 280:24] - reg _T_1939 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 281:61] - _T_1939 <= io.lsu_dccm_rden_m @[lsu_dccm_ctl.scala 281:61] - io.lsu_dccm_rden_r <= _T_1939 @[lsu_dccm_ctl.scala 281:24] - reg _T_1940 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 282:73] - _T_1940 <= io.lsu_double_ecc_error_r @[lsu_dccm_ctl.scala 282:73] - lsu_double_ecc_error_r_ff <= _T_1940 @[lsu_dccm_ctl.scala 282:33] - reg _T_1941 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 283:73] - _T_1941 <= ld_single_ecc_error_hi_r_ns @[lsu_dccm_ctl.scala 283:73] - ld_single_ecc_error_hi_r_ff <= _T_1941 @[lsu_dccm_ctl.scala 283:33] - reg _T_1942 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 284:73] - _T_1942 <= ld_single_ecc_error_lo_r_ns @[lsu_dccm_ctl.scala 284:73] - ld_single_ecc_error_lo_r_ff <= _T_1942 @[lsu_dccm_ctl.scala 284:33] - node _T_1943 = bits(io.end_addr_r, 15, 0) @[lsu_dccm_ctl.scala 285:48] - node _T_1944 = or(io.ld_single_ecc_error_r, io.clk_override) @[lsu_dccm_ctl.scala 285:90] - node _T_1945 = bits(_T_1944, 0, 0) @[lib.scala 8:44] - node _T_1946 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 285:128] - inst rvclkhdr_2 of rvclkhdr_6 @[lib.scala 368:23] - rvclkhdr_2.clock <= clock - rvclkhdr_2.reset <= reset - rvclkhdr_2.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_2.io.en <= _T_1945 @[lib.scala 371:17] - rvclkhdr_2.io.scan_mode <= _T_1946 @[lib.scala 372:24] - reg _T_1947 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1947 <= _T_1943 @[lib.scala 374:16] - ld_sec_addr_hi_r_ff <= _T_1947 @[lsu_dccm_ctl.scala 285:25] - node _T_1948 = bits(io.lsu_addr_r, 15, 0) @[lsu_dccm_ctl.scala 286:48] - node _T_1949 = or(io.ld_single_ecc_error_r, io.clk_override) @[lsu_dccm_ctl.scala 286:90] - node _T_1950 = bits(_T_1949, 0, 0) @[lib.scala 8:44] - node _T_1951 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 286:128] - inst rvclkhdr_3 of rvclkhdr_7 @[lib.scala 368:23] - rvclkhdr_3.clock <= clock - rvclkhdr_3.reset <= reset - rvclkhdr_3.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_3.io.en <= _T_1950 @[lib.scala 371:17] - rvclkhdr_3.io.scan_mode <= _T_1951 @[lib.scala 372:24] - reg _T_1952 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1952 <= _T_1948 @[lib.scala 374:16] - ld_sec_addr_lo_r_ff <= _T_1952 @[lsu_dccm_ctl.scala 286:25] - extmodule gated_latch_8 : output Q : Clock input CK : Clock @@ -3321,6 +1164,2199 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + module lsu_dccm_ctl : + input clock : Clock + input reset : AsyncReset + output io : {flip clk_override : UInt<1>, flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_store_c1_r_clk : Clock, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip addr_in_dccm_d : UInt<1>, flip addr_in_dccm_m : UInt<1>, flip addr_in_dccm_r : UInt<1>, flip addr_in_pic_d : UInt<1>, flip addr_in_pic_m : UInt<1>, flip addr_in_pic_r : UInt<1>, flip lsu_raw_fwd_lo_r : UInt<1>, flip lsu_raw_fwd_hi_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip lsu_addr_d : UInt<32>, flip lsu_addr_m : UInt<16>, flip lsu_addr_r : UInt<32>, flip end_addr_d : UInt<16>, flip end_addr_m : UInt<16>, flip end_addr_r : UInt<16>, flip stbuf_reqvld_any : UInt<1>, flip stbuf_addr_any : UInt<16>, flip stbuf_data_any : UInt<32>, flip stbuf_ecc_any : UInt<7>, flip stbuf_fwddata_hi_m : UInt<32>, flip stbuf_fwddata_lo_m : UInt<32>, flip stbuf_fwdbyteen_lo_m : UInt<4>, flip stbuf_fwdbyteen_hi_m : UInt<4>, dccm_rdata_hi_r : UInt<32>, dccm_rdata_lo_r : UInt<32>, dccm_data_ecc_hi_r : UInt<7>, dccm_data_ecc_lo_r : UInt<7>, lsu_ld_data_r : UInt<32>, lsu_ld_data_corr_r : UInt<32>, flip lsu_double_ecc_error_r : UInt<1>, flip single_ecc_error_hi_r : UInt<1>, flip single_ecc_error_lo_r : UInt<1>, flip sec_data_hi_r : UInt<32>, flip sec_data_lo_r : UInt<32>, flip sec_data_hi_r_ff : UInt<32>, flip sec_data_lo_r_ff : UInt<32>, flip sec_data_ecc_hi_r_ff : UInt<7>, flip sec_data_ecc_lo_r_ff : UInt<7>, dccm_rdata_hi_m : UInt<32>, dccm_rdata_lo_m : UInt<32>, dccm_data_ecc_hi_m : UInt<7>, dccm_data_ecc_lo_m : UInt<7>, lsu_ld_data_m : UInt<32>, flip lsu_double_ecc_error_m : UInt<1>, flip sec_data_hi_m : UInt<32>, flip sec_data_lo_m : UInt<32>, flip store_data_m : UInt<32>, flip dma_dccm_wen : UInt<1>, flip dma_pic_wen : UInt<1>, flip dma_mem_tag_m : UInt<3>, flip dma_dccm_wdata_lo : UInt<32>, flip dma_dccm_wdata_hi : UInt<32>, flip dma_dccm_wdata_ecc_hi : UInt<7>, flip dma_dccm_wdata_ecc_lo : UInt<7>, store_data_hi_r : UInt<32>, store_data_lo_r : UInt<32>, store_datafn_hi_r : UInt<32>, store_datafn_lo_r : UInt<32>, store_data_r : UInt<32>, ld_single_ecc_error_r : UInt<1>, ld_single_ecc_error_r_ff : UInt<1>, picm_mask_data_m : UInt<32>, lsu_stbuf_commit_any : UInt<1>, lsu_dccm_rden_m : UInt<1>, lsu_dccm_rden_r : UInt<1>, dma_dccm_ctl : {flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>}, flip dccm : {flip wren : UInt<1>, flip rden : UInt<1>, flip wr_addr_lo : UInt<16>, flip wr_addr_hi : UInt<16>, flip rd_addr_lo : UInt<16>, flip rd_addr_hi : UInt<16>, flip wr_data_lo : UInt<39>, flip wr_data_hi : UInt<39>, rd_data_lo : UInt<39>, rd_data_hi : UInt<39>}, lsu_pic : {picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>}, flip scan_mode : UInt<1>} + + node picm_rd_data_m = cat(io.lsu_pic.picm_rd_data, io.lsu_pic.picm_rd_data) @[Cat.scala 29:58] + node dccm_rdata_corr_r = cat(io.sec_data_hi_r, io.sec_data_lo_r) @[Cat.scala 29:58] + node dccm_rdata_corr_m = cat(io.sec_data_hi_m, io.sec_data_lo_m) @[Cat.scala 29:58] + node dccm_rdata_r = cat(io.dccm_rdata_hi_r, io.dccm_rdata_lo_r) @[Cat.scala 29:58] + node dccm_rdata_m = cat(io.dccm_rdata_hi_m, io.dccm_rdata_lo_m) @[Cat.scala 29:58] + wire lsu_rdata_r : UInt<64> + lsu_rdata_r <= UInt<1>("h00") + wire lsu_rdata_m : UInt<64> + lsu_rdata_m <= UInt<1>("h00") + wire lsu_rdata_corr_r : UInt<64> + lsu_rdata_corr_r <= UInt<1>("h00") + wire lsu_rdata_corr_m : UInt<64> + lsu_rdata_corr_m <= UInt<1>("h00") + wire stbuf_fwddata_r : UInt<64> + stbuf_fwddata_r <= UInt<1>("h00") + wire stbuf_fwdbyteen_r : UInt<64> + stbuf_fwdbyteen_r <= UInt<1>("h00") + wire picm_rd_data_r_32 : UInt<32> + picm_rd_data_r_32 <= UInt<1>("h00") + wire picm_rd_data_r : UInt<64> + picm_rd_data_r <= UInt<1>("h00") + wire lsu_ld_data_corr_m : UInt<64> + lsu_ld_data_corr_m <= UInt<1>("h00") + wire stbuf_fwddata_en : UInt<1> + stbuf_fwddata_en <= UInt<1>("h00") + wire lsu_double_ecc_error_r_ff : UInt<1> + lsu_double_ecc_error_r_ff <= UInt<1>("h00") + wire ld_single_ecc_error_hi_r_ff : UInt<1> + ld_single_ecc_error_hi_r_ff <= UInt<1>("h00") + wire ld_single_ecc_error_lo_r_ff : UInt<1> + ld_single_ecc_error_lo_r_ff <= UInt<1>("h00") + wire ld_sec_addr_hi_r_ff : UInt<16> + ld_sec_addr_hi_r_ff <= UInt<1>("h00") + wire ld_sec_addr_lo_r_ff : UInt<16> + ld_sec_addr_lo_r_ff <= UInt<1>("h00") + io.lsu_ld_data_m <= UInt<1>("h00") @[lsu_dccm_ctl.scala 121:20] + node _T = and(io.lsu_pkt_r.valid, io.lsu_pkt_r.bits.load) @[lsu_dccm_ctl.scala 124:62] + node _T_1 = and(_T, io.lsu_pkt_r.bits.dma) @[lsu_dccm_ctl.scala 124:87] + io.dma_dccm_ctl.dccm_dma_rvalid <= _T_1 @[lsu_dccm_ctl.scala 124:40] + io.dma_dccm_ctl.dccm_dma_ecc_error <= io.lsu_double_ecc_error_r @[lsu_dccm_ctl.scala 125:40] + node _T_2 = bits(io.ldst_dual_r, 0, 0) @[lib.scala 8:44] + node _T_3 = bits(lsu_rdata_corr_r, 31, 0) @[lsu_dccm_ctl.scala 126:103] + node _T_4 = cat(_T_3, _T_3) @[Cat.scala 29:58] + node _T_5 = mux(_T_2, lsu_rdata_corr_r, _T_4) @[lsu_dccm_ctl.scala 126:46] + io.dma_dccm_ctl.dccm_dma_rdata <= _T_5 @[lsu_dccm_ctl.scala 126:40] + node _T_6 = orr(io.stbuf_fwdbyteen_hi_m) @[lsu_dccm_ctl.scala 127:49] + node _T_7 = orr(io.stbuf_fwdbyteen_lo_m) @[lsu_dccm_ctl.scala 127:79] + node _T_8 = or(_T_6, _T_7) @[lsu_dccm_ctl.scala 127:53] + node _T_9 = or(_T_8, io.clk_override) @[lsu_dccm_ctl.scala 127:83] + stbuf_fwddata_en <= _T_9 @[lsu_dccm_ctl.scala 127:22] + node _T_10 = and(io.lsu_dccm_rden_m, io.ldst_dual_m) @[lsu_dccm_ctl.scala 129:77] + node _T_11 = or(_T_10, io.clk_override) @[lsu_dccm_ctl.scala 129:95] + node _T_12 = bits(_T_11, 0, 0) @[lib.scala 8:44] + node _T_13 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 129:133] + inst rvclkhdr of rvclkhdr_3 @[lib.scala 390:23] + rvclkhdr.clock <= clock + rvclkhdr.reset <= reset + rvclkhdr.io.clk <= clock @[lib.scala 392:18] + rvclkhdr.io.en <= _T_12 @[lib.scala 393:17] + rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_14 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_12 : @[Reg.scala 28:19] + _T_14 <= io.dccm_rdata_hi_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + io.dccm_rdata_hi_r <= _T_14 @[lsu_dccm_ctl.scala 129:27] + node _T_15 = or(io.lsu_dccm_rden_m, io.clk_override) @[lsu_dccm_ctl.scala 130:75] + node _T_16 = bits(_T_15, 0, 0) @[lsu_dccm_ctl.scala 130:93] + node _T_17 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 130:119] + inst rvclkhdr_1 of rvclkhdr_4 @[lib.scala 390:23] + rvclkhdr_1.clock <= clock + rvclkhdr_1.reset <= reset + rvclkhdr_1.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_1.io.en <= _T_16 @[lib.scala 393:17] + rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_18 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_16 : @[Reg.scala 28:19] + _T_18 <= io.dccm_rdata_lo_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + io.dccm_rdata_lo_r <= _T_18 @[lsu_dccm_ctl.scala 130:27] + node _T_19 = or(io.lsu_dccm_rden_m, io.clk_override) @[lsu_dccm_ctl.scala 131:78] + node _T_20 = bits(_T_19, 0, 0) @[lsu_dccm_ctl.scala 131:96] + node _T_21 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 131:122] + inst rvclkhdr_2 of rvclkhdr_5 @[lib.scala 390:23] + rvclkhdr_2.clock <= clock + rvclkhdr_2.reset <= reset + rvclkhdr_2.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_2.io.en <= _T_20 @[lib.scala 393:17] + rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_22 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_20 : @[Reg.scala 28:19] + _T_22 <= io.dccm_data_ecc_hi_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + io.dccm_data_ecc_hi_r <= _T_22 @[lsu_dccm_ctl.scala 131:27] + node _T_23 = or(io.lsu_dccm_rden_m, io.clk_override) @[lsu_dccm_ctl.scala 132:78] + node _T_24 = bits(_T_23, 0, 0) @[lsu_dccm_ctl.scala 132:96] + node _T_25 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 132:122] + inst rvclkhdr_3 of rvclkhdr_6 @[lib.scala 390:23] + rvclkhdr_3.clock <= clock + rvclkhdr_3.reset <= reset + rvclkhdr_3.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_3.io.en <= _T_24 @[lib.scala 393:17] + rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_26 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_24 : @[Reg.scala 28:19] + _T_26 <= io.dccm_data_ecc_lo_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + io.dccm_data_ecc_lo_r <= _T_26 @[lsu_dccm_ctl.scala 132:27] + node _T_27 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] + reg _T_28 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 133:64] + _T_28 <= _T_27 @[lsu_dccm_ctl.scala 133:64] + stbuf_fwdbyteen_r <= _T_28 @[lsu_dccm_ctl.scala 133:27] + node _T_29 = bits(stbuf_fwddata_en, 0, 0) @[lib.scala 8:44] + node _T_30 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_4 of rvclkhdr_7 @[lib.scala 390:23] + rvclkhdr_4.clock <= clock + rvclkhdr_4.reset <= reset + rvclkhdr_4.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_4.io.en <= _T_29 @[lib.scala 393:17] + rvclkhdr_4.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_31 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_29 : @[Reg.scala 28:19] + _T_31 <= io.stbuf_fwddata_hi_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_32 = bits(stbuf_fwddata_en, 0, 0) @[lib.scala 8:44] + node _T_33 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_5 of rvclkhdr_8 @[lib.scala 390:23] + rvclkhdr_5.clock <= clock + rvclkhdr_5.reset <= reset + rvclkhdr_5.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_5.io.en <= _T_32 @[lib.scala 393:17] + rvclkhdr_5.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_34 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_32 : @[Reg.scala 28:19] + _T_34 <= io.stbuf_fwddata_lo_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_35 = cat(_T_31, _T_34) @[Cat.scala 29:58] + stbuf_fwddata_r <= _T_35 @[lsu_dccm_ctl.scala 134:27] + node _T_36 = bits(picm_rd_data_m, 31, 0) @[lsu_dccm_ctl.scala 135:51] + node _T_37 = or(io.addr_in_pic_m, io.clk_override) @[lsu_dccm_ctl.scala 135:76] + node _T_38 = bits(_T_37, 0, 0) @[lib.scala 8:44] + node _T_39 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_6 of rvclkhdr_9 @[lib.scala 390:23] + rvclkhdr_6.clock <= clock + rvclkhdr_6.reset <= reset + rvclkhdr_6.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_6.io.en <= _T_38 @[lib.scala 393:17] + rvclkhdr_6.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_40 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_38 : @[Reg.scala 28:19] + _T_40 <= _T_36 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + picm_rd_data_r_32 <= _T_40 @[lsu_dccm_ctl.scala 135:27] + node _T_41 = cat(picm_rd_data_r_32, picm_rd_data_r_32) @[Cat.scala 29:58] + picm_rd_data_r <= _T_41 @[lsu_dccm_ctl.scala 136:27] + reg _T_42 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 137:77] + _T_42 <= io.dma_mem_tag_m @[lsu_dccm_ctl.scala 137:77] + io.dma_dccm_ctl.dccm_dma_rtag <= _T_42 @[lsu_dccm_ctl.scala 137:40] + node _T_43 = bits(stbuf_fwdbyteen_r, 0, 0) @[lsu_dccm_ctl.scala 138:95] + node _T_44 = bits(_T_43, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_45 = bits(stbuf_fwddata_r, 7, 0) @[lsu_dccm_ctl.scala 138:121] + node _T_46 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_47 = bits(picm_rd_data_r, 7, 0) @[lsu_dccm_ctl.scala 138:178] + node _T_48 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_49 = mux(_T_48, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_50 = bits(dccm_rdata_corr_r, 7, 0) @[lsu_dccm_ctl.scala 138:238] + node _T_51 = and(_T_49, _T_50) @[lsu_dccm_ctl.scala 138:219] + node _T_52 = mux(_T_46, _T_47, _T_51) @[lsu_dccm_ctl.scala 138:139] + node _T_53 = mux(_T_44, _T_45, _T_52) @[lsu_dccm_ctl.scala 138:77] + node _T_54 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_55 = xor(UInt<8>("h0ff"), _T_54) @[Bitwise.scala 102:21] + node _T_56 = shr(_T_53, 4) @[Bitwise.scala 103:21] + node _T_57 = and(_T_56, _T_55) @[Bitwise.scala 103:31] + node _T_58 = bits(_T_53, 3, 0) @[Bitwise.scala 103:46] + node _T_59 = shl(_T_58, 4) @[Bitwise.scala 103:65] + node _T_60 = not(_T_55) @[Bitwise.scala 103:77] + node _T_61 = and(_T_59, _T_60) @[Bitwise.scala 103:75] + node _T_62 = or(_T_57, _T_61) @[Bitwise.scala 103:39] + node _T_63 = bits(_T_55, 5, 0) @[Bitwise.scala 102:28] + node _T_64 = shl(_T_63, 2) @[Bitwise.scala 102:47] + node _T_65 = xor(_T_55, _T_64) @[Bitwise.scala 102:21] + node _T_66 = shr(_T_62, 2) @[Bitwise.scala 103:21] + node _T_67 = and(_T_66, _T_65) @[Bitwise.scala 103:31] + node _T_68 = bits(_T_62, 5, 0) @[Bitwise.scala 103:46] + node _T_69 = shl(_T_68, 2) @[Bitwise.scala 103:65] + node _T_70 = not(_T_65) @[Bitwise.scala 103:77] + node _T_71 = and(_T_69, _T_70) @[Bitwise.scala 103:75] + node _T_72 = or(_T_67, _T_71) @[Bitwise.scala 103:39] + node _T_73 = bits(_T_65, 6, 0) @[Bitwise.scala 102:28] + node _T_74 = shl(_T_73, 1) @[Bitwise.scala 102:47] + node _T_75 = xor(_T_65, _T_74) @[Bitwise.scala 102:21] + node _T_76 = shr(_T_72, 1) @[Bitwise.scala 103:21] + node _T_77 = and(_T_76, _T_75) @[Bitwise.scala 103:31] + node _T_78 = bits(_T_72, 6, 0) @[Bitwise.scala 103:46] + node _T_79 = shl(_T_78, 1) @[Bitwise.scala 103:65] + node _T_80 = not(_T_75) @[Bitwise.scala 103:77] + node _T_81 = and(_T_79, _T_80) @[Bitwise.scala 103:75] + node _T_82 = or(_T_77, _T_81) @[Bitwise.scala 103:39] + node _T_83 = bits(stbuf_fwdbyteen_r, 1, 1) @[lsu_dccm_ctl.scala 138:95] + node _T_84 = bits(_T_83, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_85 = bits(stbuf_fwddata_r, 15, 8) @[lsu_dccm_ctl.scala 138:121] + node _T_86 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_87 = bits(picm_rd_data_r, 15, 8) @[lsu_dccm_ctl.scala 138:178] + node _T_88 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_89 = mux(_T_88, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_90 = bits(dccm_rdata_corr_r, 15, 8) @[lsu_dccm_ctl.scala 138:238] + node _T_91 = and(_T_89, _T_90) @[lsu_dccm_ctl.scala 138:219] + node _T_92 = mux(_T_86, _T_87, _T_91) @[lsu_dccm_ctl.scala 138:139] + node _T_93 = mux(_T_84, _T_85, _T_92) @[lsu_dccm_ctl.scala 138:77] + node _T_94 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_95 = xor(UInt<8>("h0ff"), _T_94) @[Bitwise.scala 102:21] + node _T_96 = shr(_T_93, 4) @[Bitwise.scala 103:21] + node _T_97 = and(_T_96, _T_95) @[Bitwise.scala 103:31] + node _T_98 = bits(_T_93, 3, 0) @[Bitwise.scala 103:46] + node _T_99 = shl(_T_98, 4) @[Bitwise.scala 103:65] + node _T_100 = not(_T_95) @[Bitwise.scala 103:77] + node _T_101 = and(_T_99, _T_100) @[Bitwise.scala 103:75] + node _T_102 = or(_T_97, _T_101) @[Bitwise.scala 103:39] + node _T_103 = bits(_T_95, 5, 0) @[Bitwise.scala 102:28] + node _T_104 = shl(_T_103, 2) @[Bitwise.scala 102:47] + node _T_105 = xor(_T_95, _T_104) @[Bitwise.scala 102:21] + node _T_106 = shr(_T_102, 2) @[Bitwise.scala 103:21] + node _T_107 = and(_T_106, _T_105) @[Bitwise.scala 103:31] + node _T_108 = bits(_T_102, 5, 0) @[Bitwise.scala 103:46] + node _T_109 = shl(_T_108, 2) @[Bitwise.scala 103:65] + node _T_110 = not(_T_105) @[Bitwise.scala 103:77] + node _T_111 = and(_T_109, _T_110) @[Bitwise.scala 103:75] + node _T_112 = or(_T_107, _T_111) @[Bitwise.scala 103:39] + node _T_113 = bits(_T_105, 6, 0) @[Bitwise.scala 102:28] + node _T_114 = shl(_T_113, 1) @[Bitwise.scala 102:47] + node _T_115 = xor(_T_105, _T_114) @[Bitwise.scala 102:21] + node _T_116 = shr(_T_112, 1) @[Bitwise.scala 103:21] + node _T_117 = and(_T_116, _T_115) @[Bitwise.scala 103:31] + node _T_118 = bits(_T_112, 6, 0) @[Bitwise.scala 103:46] + node _T_119 = shl(_T_118, 1) @[Bitwise.scala 103:65] + node _T_120 = not(_T_115) @[Bitwise.scala 103:77] + node _T_121 = and(_T_119, _T_120) @[Bitwise.scala 103:75] + node _T_122 = or(_T_117, _T_121) @[Bitwise.scala 103:39] + node _T_123 = bits(stbuf_fwdbyteen_r, 2, 2) @[lsu_dccm_ctl.scala 138:95] + node _T_124 = bits(_T_123, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_125 = bits(stbuf_fwddata_r, 23, 16) @[lsu_dccm_ctl.scala 138:121] + node _T_126 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_127 = bits(picm_rd_data_r, 23, 16) @[lsu_dccm_ctl.scala 138:178] + node _T_128 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_129 = mux(_T_128, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_130 = bits(dccm_rdata_corr_r, 23, 16) @[lsu_dccm_ctl.scala 138:238] + node _T_131 = and(_T_129, _T_130) @[lsu_dccm_ctl.scala 138:219] + node _T_132 = mux(_T_126, _T_127, _T_131) @[lsu_dccm_ctl.scala 138:139] + node _T_133 = mux(_T_124, _T_125, _T_132) @[lsu_dccm_ctl.scala 138:77] + node _T_134 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_135 = xor(UInt<8>("h0ff"), _T_134) @[Bitwise.scala 102:21] + node _T_136 = shr(_T_133, 4) @[Bitwise.scala 103:21] + node _T_137 = and(_T_136, _T_135) @[Bitwise.scala 103:31] + node _T_138 = bits(_T_133, 3, 0) @[Bitwise.scala 103:46] + node _T_139 = shl(_T_138, 4) @[Bitwise.scala 103:65] + node _T_140 = not(_T_135) @[Bitwise.scala 103:77] + node _T_141 = and(_T_139, _T_140) @[Bitwise.scala 103:75] + node _T_142 = or(_T_137, _T_141) @[Bitwise.scala 103:39] + node _T_143 = bits(_T_135, 5, 0) @[Bitwise.scala 102:28] + node _T_144 = shl(_T_143, 2) @[Bitwise.scala 102:47] + node _T_145 = xor(_T_135, _T_144) @[Bitwise.scala 102:21] + node _T_146 = shr(_T_142, 2) @[Bitwise.scala 103:21] + node _T_147 = and(_T_146, _T_145) @[Bitwise.scala 103:31] + node _T_148 = bits(_T_142, 5, 0) @[Bitwise.scala 103:46] + node _T_149 = shl(_T_148, 2) @[Bitwise.scala 103:65] + node _T_150 = not(_T_145) @[Bitwise.scala 103:77] + node _T_151 = and(_T_149, _T_150) @[Bitwise.scala 103:75] + node _T_152 = or(_T_147, _T_151) @[Bitwise.scala 103:39] + node _T_153 = bits(_T_145, 6, 0) @[Bitwise.scala 102:28] + node _T_154 = shl(_T_153, 1) @[Bitwise.scala 102:47] + node _T_155 = xor(_T_145, _T_154) @[Bitwise.scala 102:21] + node _T_156 = shr(_T_152, 1) @[Bitwise.scala 103:21] + node _T_157 = and(_T_156, _T_155) @[Bitwise.scala 103:31] + node _T_158 = bits(_T_152, 6, 0) @[Bitwise.scala 103:46] + node _T_159 = shl(_T_158, 1) @[Bitwise.scala 103:65] + node _T_160 = not(_T_155) @[Bitwise.scala 103:77] + node _T_161 = and(_T_159, _T_160) @[Bitwise.scala 103:75] + node _T_162 = or(_T_157, _T_161) @[Bitwise.scala 103:39] + node _T_163 = bits(stbuf_fwdbyteen_r, 3, 3) @[lsu_dccm_ctl.scala 138:95] + node _T_164 = bits(_T_163, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_165 = bits(stbuf_fwddata_r, 31, 24) @[lsu_dccm_ctl.scala 138:121] + node _T_166 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_167 = bits(picm_rd_data_r, 31, 24) @[lsu_dccm_ctl.scala 138:178] + node _T_168 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_169 = mux(_T_168, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_170 = bits(dccm_rdata_corr_r, 31, 24) @[lsu_dccm_ctl.scala 138:238] + node _T_171 = and(_T_169, _T_170) @[lsu_dccm_ctl.scala 138:219] + node _T_172 = mux(_T_166, _T_167, _T_171) @[lsu_dccm_ctl.scala 138:139] + node _T_173 = mux(_T_164, _T_165, _T_172) @[lsu_dccm_ctl.scala 138:77] + node _T_174 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_175 = xor(UInt<8>("h0ff"), _T_174) @[Bitwise.scala 102:21] + node _T_176 = shr(_T_173, 4) @[Bitwise.scala 103:21] + node _T_177 = and(_T_176, _T_175) @[Bitwise.scala 103:31] + node _T_178 = bits(_T_173, 3, 0) @[Bitwise.scala 103:46] + node _T_179 = shl(_T_178, 4) @[Bitwise.scala 103:65] + node _T_180 = not(_T_175) @[Bitwise.scala 103:77] + node _T_181 = and(_T_179, _T_180) @[Bitwise.scala 103:75] + node _T_182 = or(_T_177, _T_181) @[Bitwise.scala 103:39] + node _T_183 = bits(_T_175, 5, 0) @[Bitwise.scala 102:28] + node _T_184 = shl(_T_183, 2) @[Bitwise.scala 102:47] + node _T_185 = xor(_T_175, _T_184) @[Bitwise.scala 102:21] + node _T_186 = shr(_T_182, 2) @[Bitwise.scala 103:21] + node _T_187 = and(_T_186, _T_185) @[Bitwise.scala 103:31] + node _T_188 = bits(_T_182, 5, 0) @[Bitwise.scala 103:46] + node _T_189 = shl(_T_188, 2) @[Bitwise.scala 103:65] + node _T_190 = not(_T_185) @[Bitwise.scala 103:77] + node _T_191 = and(_T_189, _T_190) @[Bitwise.scala 103:75] + node _T_192 = or(_T_187, _T_191) @[Bitwise.scala 103:39] + node _T_193 = bits(_T_185, 6, 0) @[Bitwise.scala 102:28] + node _T_194 = shl(_T_193, 1) @[Bitwise.scala 102:47] + node _T_195 = xor(_T_185, _T_194) @[Bitwise.scala 102:21] + node _T_196 = shr(_T_192, 1) @[Bitwise.scala 103:21] + node _T_197 = and(_T_196, _T_195) @[Bitwise.scala 103:31] + node _T_198 = bits(_T_192, 6, 0) @[Bitwise.scala 103:46] + node _T_199 = shl(_T_198, 1) @[Bitwise.scala 103:65] + node _T_200 = not(_T_195) @[Bitwise.scala 103:77] + node _T_201 = and(_T_199, _T_200) @[Bitwise.scala 103:75] + node _T_202 = or(_T_197, _T_201) @[Bitwise.scala 103:39] + node _T_203 = bits(stbuf_fwdbyteen_r, 4, 4) @[lsu_dccm_ctl.scala 138:95] + node _T_204 = bits(_T_203, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_205 = bits(stbuf_fwddata_r, 39, 32) @[lsu_dccm_ctl.scala 138:121] + node _T_206 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_207 = bits(picm_rd_data_r, 39, 32) @[lsu_dccm_ctl.scala 138:178] + node _T_208 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_209 = mux(_T_208, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_210 = bits(dccm_rdata_corr_r, 39, 32) @[lsu_dccm_ctl.scala 138:238] + node _T_211 = and(_T_209, _T_210) @[lsu_dccm_ctl.scala 138:219] + node _T_212 = mux(_T_206, _T_207, _T_211) @[lsu_dccm_ctl.scala 138:139] + node _T_213 = mux(_T_204, _T_205, _T_212) @[lsu_dccm_ctl.scala 138:77] + node _T_214 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_215 = xor(UInt<8>("h0ff"), _T_214) @[Bitwise.scala 102:21] + node _T_216 = shr(_T_213, 4) @[Bitwise.scala 103:21] + node _T_217 = and(_T_216, _T_215) @[Bitwise.scala 103:31] + node _T_218 = bits(_T_213, 3, 0) @[Bitwise.scala 103:46] + node _T_219 = shl(_T_218, 4) @[Bitwise.scala 103:65] + node _T_220 = not(_T_215) @[Bitwise.scala 103:77] + node _T_221 = and(_T_219, _T_220) @[Bitwise.scala 103:75] + node _T_222 = or(_T_217, _T_221) @[Bitwise.scala 103:39] + node _T_223 = bits(_T_215, 5, 0) @[Bitwise.scala 102:28] + node _T_224 = shl(_T_223, 2) @[Bitwise.scala 102:47] + node _T_225 = xor(_T_215, _T_224) @[Bitwise.scala 102:21] + node _T_226 = shr(_T_222, 2) @[Bitwise.scala 103:21] + node _T_227 = and(_T_226, _T_225) @[Bitwise.scala 103:31] + node _T_228 = bits(_T_222, 5, 0) @[Bitwise.scala 103:46] + node _T_229 = shl(_T_228, 2) @[Bitwise.scala 103:65] + node _T_230 = not(_T_225) @[Bitwise.scala 103:77] + node _T_231 = and(_T_229, _T_230) @[Bitwise.scala 103:75] + node _T_232 = or(_T_227, _T_231) @[Bitwise.scala 103:39] + node _T_233 = bits(_T_225, 6, 0) @[Bitwise.scala 102:28] + node _T_234 = shl(_T_233, 1) @[Bitwise.scala 102:47] + node _T_235 = xor(_T_225, _T_234) @[Bitwise.scala 102:21] + node _T_236 = shr(_T_232, 1) @[Bitwise.scala 103:21] + node _T_237 = and(_T_236, _T_235) @[Bitwise.scala 103:31] + node _T_238 = bits(_T_232, 6, 0) @[Bitwise.scala 103:46] + node _T_239 = shl(_T_238, 1) @[Bitwise.scala 103:65] + node _T_240 = not(_T_235) @[Bitwise.scala 103:77] + node _T_241 = and(_T_239, _T_240) @[Bitwise.scala 103:75] + node _T_242 = or(_T_237, _T_241) @[Bitwise.scala 103:39] + node _T_243 = bits(stbuf_fwdbyteen_r, 5, 5) @[lsu_dccm_ctl.scala 138:95] + node _T_244 = bits(_T_243, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_245 = bits(stbuf_fwddata_r, 47, 40) @[lsu_dccm_ctl.scala 138:121] + node _T_246 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_247 = bits(picm_rd_data_r, 47, 40) @[lsu_dccm_ctl.scala 138:178] + node _T_248 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_249 = mux(_T_248, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_250 = bits(dccm_rdata_corr_r, 47, 40) @[lsu_dccm_ctl.scala 138:238] + node _T_251 = and(_T_249, _T_250) @[lsu_dccm_ctl.scala 138:219] + node _T_252 = mux(_T_246, _T_247, _T_251) @[lsu_dccm_ctl.scala 138:139] + node _T_253 = mux(_T_244, _T_245, _T_252) @[lsu_dccm_ctl.scala 138:77] + node _T_254 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_255 = xor(UInt<8>("h0ff"), _T_254) @[Bitwise.scala 102:21] + node _T_256 = shr(_T_253, 4) @[Bitwise.scala 103:21] + node _T_257 = and(_T_256, _T_255) @[Bitwise.scala 103:31] + node _T_258 = bits(_T_253, 3, 0) @[Bitwise.scala 103:46] + node _T_259 = shl(_T_258, 4) @[Bitwise.scala 103:65] + node _T_260 = not(_T_255) @[Bitwise.scala 103:77] + node _T_261 = and(_T_259, _T_260) @[Bitwise.scala 103:75] + node _T_262 = or(_T_257, _T_261) @[Bitwise.scala 103:39] + node _T_263 = bits(_T_255, 5, 0) @[Bitwise.scala 102:28] + node _T_264 = shl(_T_263, 2) @[Bitwise.scala 102:47] + node _T_265 = xor(_T_255, _T_264) @[Bitwise.scala 102:21] + node _T_266 = shr(_T_262, 2) @[Bitwise.scala 103:21] + node _T_267 = and(_T_266, _T_265) @[Bitwise.scala 103:31] + node _T_268 = bits(_T_262, 5, 0) @[Bitwise.scala 103:46] + node _T_269 = shl(_T_268, 2) @[Bitwise.scala 103:65] + node _T_270 = not(_T_265) @[Bitwise.scala 103:77] + node _T_271 = and(_T_269, _T_270) @[Bitwise.scala 103:75] + node _T_272 = or(_T_267, _T_271) @[Bitwise.scala 103:39] + node _T_273 = bits(_T_265, 6, 0) @[Bitwise.scala 102:28] + node _T_274 = shl(_T_273, 1) @[Bitwise.scala 102:47] + node _T_275 = xor(_T_265, _T_274) @[Bitwise.scala 102:21] + node _T_276 = shr(_T_272, 1) @[Bitwise.scala 103:21] + node _T_277 = and(_T_276, _T_275) @[Bitwise.scala 103:31] + node _T_278 = bits(_T_272, 6, 0) @[Bitwise.scala 103:46] + node _T_279 = shl(_T_278, 1) @[Bitwise.scala 103:65] + node _T_280 = not(_T_275) @[Bitwise.scala 103:77] + node _T_281 = and(_T_279, _T_280) @[Bitwise.scala 103:75] + node _T_282 = or(_T_277, _T_281) @[Bitwise.scala 103:39] + node _T_283 = bits(stbuf_fwdbyteen_r, 6, 6) @[lsu_dccm_ctl.scala 138:95] + node _T_284 = bits(_T_283, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_285 = bits(stbuf_fwddata_r, 55, 48) @[lsu_dccm_ctl.scala 138:121] + node _T_286 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_287 = bits(picm_rd_data_r, 55, 48) @[lsu_dccm_ctl.scala 138:178] + node _T_288 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_289 = mux(_T_288, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_290 = bits(dccm_rdata_corr_r, 55, 48) @[lsu_dccm_ctl.scala 138:238] + node _T_291 = and(_T_289, _T_290) @[lsu_dccm_ctl.scala 138:219] + node _T_292 = mux(_T_286, _T_287, _T_291) @[lsu_dccm_ctl.scala 138:139] + node _T_293 = mux(_T_284, _T_285, _T_292) @[lsu_dccm_ctl.scala 138:77] + node _T_294 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_295 = xor(UInt<8>("h0ff"), _T_294) @[Bitwise.scala 102:21] + node _T_296 = shr(_T_293, 4) @[Bitwise.scala 103:21] + node _T_297 = and(_T_296, _T_295) @[Bitwise.scala 103:31] + node _T_298 = bits(_T_293, 3, 0) @[Bitwise.scala 103:46] + node _T_299 = shl(_T_298, 4) @[Bitwise.scala 103:65] + node _T_300 = not(_T_295) @[Bitwise.scala 103:77] + node _T_301 = and(_T_299, _T_300) @[Bitwise.scala 103:75] + node _T_302 = or(_T_297, _T_301) @[Bitwise.scala 103:39] + node _T_303 = bits(_T_295, 5, 0) @[Bitwise.scala 102:28] + node _T_304 = shl(_T_303, 2) @[Bitwise.scala 102:47] + node _T_305 = xor(_T_295, _T_304) @[Bitwise.scala 102:21] + node _T_306 = shr(_T_302, 2) @[Bitwise.scala 103:21] + node _T_307 = and(_T_306, _T_305) @[Bitwise.scala 103:31] + node _T_308 = bits(_T_302, 5, 0) @[Bitwise.scala 103:46] + node _T_309 = shl(_T_308, 2) @[Bitwise.scala 103:65] + node _T_310 = not(_T_305) @[Bitwise.scala 103:77] + node _T_311 = and(_T_309, _T_310) @[Bitwise.scala 103:75] + node _T_312 = or(_T_307, _T_311) @[Bitwise.scala 103:39] + node _T_313 = bits(_T_305, 6, 0) @[Bitwise.scala 102:28] + node _T_314 = shl(_T_313, 1) @[Bitwise.scala 102:47] + node _T_315 = xor(_T_305, _T_314) @[Bitwise.scala 102:21] + node _T_316 = shr(_T_312, 1) @[Bitwise.scala 103:21] + node _T_317 = and(_T_316, _T_315) @[Bitwise.scala 103:31] + node _T_318 = bits(_T_312, 6, 0) @[Bitwise.scala 103:46] + node _T_319 = shl(_T_318, 1) @[Bitwise.scala 103:65] + node _T_320 = not(_T_315) @[Bitwise.scala 103:77] + node _T_321 = and(_T_319, _T_320) @[Bitwise.scala 103:75] + node _T_322 = or(_T_317, _T_321) @[Bitwise.scala 103:39] + node _T_323 = bits(stbuf_fwdbyteen_r, 7, 7) @[lsu_dccm_ctl.scala 138:95] + node _T_324 = bits(_T_323, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_325 = bits(stbuf_fwddata_r, 63, 56) @[lsu_dccm_ctl.scala 138:121] + node _T_326 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_327 = bits(picm_rd_data_r, 63, 56) @[lsu_dccm_ctl.scala 138:178] + node _T_328 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_329 = mux(_T_328, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_330 = bits(dccm_rdata_corr_r, 63, 56) @[lsu_dccm_ctl.scala 138:238] + node _T_331 = and(_T_329, _T_330) @[lsu_dccm_ctl.scala 138:219] + node _T_332 = mux(_T_326, _T_327, _T_331) @[lsu_dccm_ctl.scala 138:139] + node _T_333 = mux(_T_324, _T_325, _T_332) @[lsu_dccm_ctl.scala 138:77] + node _T_334 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_335 = xor(UInt<8>("h0ff"), _T_334) @[Bitwise.scala 102:21] + node _T_336 = shr(_T_333, 4) @[Bitwise.scala 103:21] + node _T_337 = and(_T_336, _T_335) @[Bitwise.scala 103:31] + node _T_338 = bits(_T_333, 3, 0) @[Bitwise.scala 103:46] + node _T_339 = shl(_T_338, 4) @[Bitwise.scala 103:65] + node _T_340 = not(_T_335) @[Bitwise.scala 103:77] + node _T_341 = and(_T_339, _T_340) @[Bitwise.scala 103:75] + node _T_342 = or(_T_337, _T_341) @[Bitwise.scala 103:39] + node _T_343 = bits(_T_335, 5, 0) @[Bitwise.scala 102:28] + node _T_344 = shl(_T_343, 2) @[Bitwise.scala 102:47] + node _T_345 = xor(_T_335, _T_344) @[Bitwise.scala 102:21] + node _T_346 = shr(_T_342, 2) @[Bitwise.scala 103:21] + node _T_347 = and(_T_346, _T_345) @[Bitwise.scala 103:31] + node _T_348 = bits(_T_342, 5, 0) @[Bitwise.scala 103:46] + node _T_349 = shl(_T_348, 2) @[Bitwise.scala 103:65] + node _T_350 = not(_T_345) @[Bitwise.scala 103:77] + node _T_351 = and(_T_349, _T_350) @[Bitwise.scala 103:75] + node _T_352 = or(_T_347, _T_351) @[Bitwise.scala 103:39] + node _T_353 = bits(_T_345, 6, 0) @[Bitwise.scala 102:28] + node _T_354 = shl(_T_353, 1) @[Bitwise.scala 102:47] + node _T_355 = xor(_T_345, _T_354) @[Bitwise.scala 102:21] + node _T_356 = shr(_T_352, 1) @[Bitwise.scala 103:21] + node _T_357 = and(_T_356, _T_355) @[Bitwise.scala 103:31] + node _T_358 = bits(_T_352, 6, 0) @[Bitwise.scala 103:46] + node _T_359 = shl(_T_358, 1) @[Bitwise.scala 103:65] + node _T_360 = not(_T_355) @[Bitwise.scala 103:77] + node _T_361 = and(_T_359, _T_360) @[Bitwise.scala 103:75] + node _T_362 = or(_T_357, _T_361) @[Bitwise.scala 103:39] + wire _T_363 : UInt<8>[8] @[lsu_dccm_ctl.scala 138:61] + _T_363[0] <= _T_82 @[lsu_dccm_ctl.scala 138:61] + _T_363[1] <= _T_122 @[lsu_dccm_ctl.scala 138:61] + _T_363[2] <= _T_162 @[lsu_dccm_ctl.scala 138:61] + _T_363[3] <= _T_202 @[lsu_dccm_ctl.scala 138:61] + _T_363[4] <= _T_242 @[lsu_dccm_ctl.scala 138:61] + _T_363[5] <= _T_282 @[lsu_dccm_ctl.scala 138:61] + _T_363[6] <= _T_322 @[lsu_dccm_ctl.scala 138:61] + _T_363[7] <= _T_362 @[lsu_dccm_ctl.scala 138:61] + node _T_364 = cat(_T_363[6], _T_363[7]) @[Cat.scala 29:58] + node _T_365 = cat(_T_363[4], _T_363[5]) @[Cat.scala 29:58] + node _T_366 = cat(_T_365, _T_364) @[Cat.scala 29:58] + node _T_367 = cat(_T_363[2], _T_363[3]) @[Cat.scala 29:58] + node _T_368 = cat(_T_363[0], _T_363[1]) @[Cat.scala 29:58] + node _T_369 = cat(_T_368, _T_367) @[Cat.scala 29:58] + node _T_370 = cat(_T_369, _T_366) @[Cat.scala 29:58] + node _T_371 = shl(UInt<32>("h0ffffffff"), 32) @[Bitwise.scala 102:47] + node _T_372 = xor(UInt<64>("h0ffffffffffffffff"), _T_371) @[Bitwise.scala 102:21] + node _T_373 = shr(_T_370, 32) @[Bitwise.scala 103:21] + node _T_374 = and(_T_373, _T_372) @[Bitwise.scala 103:31] + node _T_375 = bits(_T_370, 31, 0) @[Bitwise.scala 103:46] + node _T_376 = shl(_T_375, 32) @[Bitwise.scala 103:65] + node _T_377 = not(_T_372) @[Bitwise.scala 103:77] + node _T_378 = and(_T_376, _T_377) @[Bitwise.scala 103:75] + node _T_379 = or(_T_374, _T_378) @[Bitwise.scala 103:39] + node _T_380 = bits(_T_372, 47, 0) @[Bitwise.scala 102:28] + node _T_381 = shl(_T_380, 16) @[Bitwise.scala 102:47] + node _T_382 = xor(_T_372, _T_381) @[Bitwise.scala 102:21] + node _T_383 = shr(_T_379, 16) @[Bitwise.scala 103:21] + node _T_384 = and(_T_383, _T_382) @[Bitwise.scala 103:31] + node _T_385 = bits(_T_379, 47, 0) @[Bitwise.scala 103:46] + node _T_386 = shl(_T_385, 16) @[Bitwise.scala 103:65] + node _T_387 = not(_T_382) @[Bitwise.scala 103:77] + node _T_388 = and(_T_386, _T_387) @[Bitwise.scala 103:75] + node _T_389 = or(_T_384, _T_388) @[Bitwise.scala 103:39] + node _T_390 = bits(_T_382, 55, 0) @[Bitwise.scala 102:28] + node _T_391 = shl(_T_390, 8) @[Bitwise.scala 102:47] + node _T_392 = xor(_T_382, _T_391) @[Bitwise.scala 102:21] + node _T_393 = shr(_T_389, 8) @[Bitwise.scala 103:21] + node _T_394 = and(_T_393, _T_392) @[Bitwise.scala 103:31] + node _T_395 = bits(_T_389, 55, 0) @[Bitwise.scala 103:46] + node _T_396 = shl(_T_395, 8) @[Bitwise.scala 103:65] + node _T_397 = not(_T_392) @[Bitwise.scala 103:77] + node _T_398 = and(_T_396, _T_397) @[Bitwise.scala 103:75] + node _T_399 = or(_T_394, _T_398) @[Bitwise.scala 103:39] + node _T_400 = bits(_T_392, 59, 0) @[Bitwise.scala 102:28] + node _T_401 = shl(_T_400, 4) @[Bitwise.scala 102:47] + node _T_402 = xor(_T_392, _T_401) @[Bitwise.scala 102:21] + node _T_403 = shr(_T_399, 4) @[Bitwise.scala 103:21] + node _T_404 = and(_T_403, _T_402) @[Bitwise.scala 103:31] + node _T_405 = bits(_T_399, 59, 0) @[Bitwise.scala 103:46] + node _T_406 = shl(_T_405, 4) @[Bitwise.scala 103:65] + node _T_407 = not(_T_402) @[Bitwise.scala 103:77] + node _T_408 = and(_T_406, _T_407) @[Bitwise.scala 103:75] + node _T_409 = or(_T_404, _T_408) @[Bitwise.scala 103:39] + node _T_410 = bits(_T_402, 61, 0) @[Bitwise.scala 102:28] + node _T_411 = shl(_T_410, 2) @[Bitwise.scala 102:47] + node _T_412 = xor(_T_402, _T_411) @[Bitwise.scala 102:21] + node _T_413 = shr(_T_409, 2) @[Bitwise.scala 103:21] + node _T_414 = and(_T_413, _T_412) @[Bitwise.scala 103:31] + node _T_415 = bits(_T_409, 61, 0) @[Bitwise.scala 103:46] + node _T_416 = shl(_T_415, 2) @[Bitwise.scala 103:65] + node _T_417 = not(_T_412) @[Bitwise.scala 103:77] + node _T_418 = and(_T_416, _T_417) @[Bitwise.scala 103:75] + node _T_419 = or(_T_414, _T_418) @[Bitwise.scala 103:39] + node _T_420 = bits(_T_412, 62, 0) @[Bitwise.scala 102:28] + node _T_421 = shl(_T_420, 1) @[Bitwise.scala 102:47] + node _T_422 = xor(_T_412, _T_421) @[Bitwise.scala 102:21] + node _T_423 = shr(_T_419, 1) @[Bitwise.scala 103:21] + node _T_424 = and(_T_423, _T_422) @[Bitwise.scala 103:31] + node _T_425 = bits(_T_419, 62, 0) @[Bitwise.scala 103:46] + node _T_426 = shl(_T_425, 1) @[Bitwise.scala 103:65] + node _T_427 = not(_T_422) @[Bitwise.scala 103:77] + node _T_428 = and(_T_426, _T_427) @[Bitwise.scala 103:75] + node _T_429 = or(_T_424, _T_428) @[Bitwise.scala 103:39] + lsu_rdata_corr_r <= _T_429 @[lsu_dccm_ctl.scala 138:27] + node _T_430 = bits(stbuf_fwdbyteen_r, 0, 0) @[lsu_dccm_ctl.scala 139:95] + node _T_431 = bits(_T_430, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_432 = bits(stbuf_fwddata_r, 7, 0) @[lsu_dccm_ctl.scala 139:121] + node _T_433 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_434 = bits(picm_rd_data_r, 7, 0) @[lsu_dccm_ctl.scala 139:178] + node _T_435 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_436 = mux(_T_435, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_437 = bits(dccm_rdata_r, 7, 0) @[lsu_dccm_ctl.scala 139:233] + node _T_438 = and(_T_436, _T_437) @[lsu_dccm_ctl.scala 139:219] + node _T_439 = mux(_T_433, _T_434, _T_438) @[lsu_dccm_ctl.scala 139:139] + node _T_440 = mux(_T_431, _T_432, _T_439) @[lsu_dccm_ctl.scala 139:77] + node _T_441 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_442 = xor(UInt<8>("h0ff"), _T_441) @[Bitwise.scala 102:21] + node _T_443 = shr(_T_440, 4) @[Bitwise.scala 103:21] + node _T_444 = and(_T_443, _T_442) @[Bitwise.scala 103:31] + node _T_445 = bits(_T_440, 3, 0) @[Bitwise.scala 103:46] + node _T_446 = shl(_T_445, 4) @[Bitwise.scala 103:65] + node _T_447 = not(_T_442) @[Bitwise.scala 103:77] + node _T_448 = and(_T_446, _T_447) @[Bitwise.scala 103:75] + node _T_449 = or(_T_444, _T_448) @[Bitwise.scala 103:39] + node _T_450 = bits(_T_442, 5, 0) @[Bitwise.scala 102:28] + node _T_451 = shl(_T_450, 2) @[Bitwise.scala 102:47] + node _T_452 = xor(_T_442, _T_451) @[Bitwise.scala 102:21] + node _T_453 = shr(_T_449, 2) @[Bitwise.scala 103:21] + node _T_454 = and(_T_453, _T_452) @[Bitwise.scala 103:31] + node _T_455 = bits(_T_449, 5, 0) @[Bitwise.scala 103:46] + node _T_456 = shl(_T_455, 2) @[Bitwise.scala 103:65] + node _T_457 = not(_T_452) @[Bitwise.scala 103:77] + node _T_458 = and(_T_456, _T_457) @[Bitwise.scala 103:75] + node _T_459 = or(_T_454, _T_458) @[Bitwise.scala 103:39] + node _T_460 = bits(_T_452, 6, 0) @[Bitwise.scala 102:28] + node _T_461 = shl(_T_460, 1) @[Bitwise.scala 102:47] + node _T_462 = xor(_T_452, _T_461) @[Bitwise.scala 102:21] + node _T_463 = shr(_T_459, 1) @[Bitwise.scala 103:21] + node _T_464 = and(_T_463, _T_462) @[Bitwise.scala 103:31] + node _T_465 = bits(_T_459, 6, 0) @[Bitwise.scala 103:46] + node _T_466 = shl(_T_465, 1) @[Bitwise.scala 103:65] + node _T_467 = not(_T_462) @[Bitwise.scala 103:77] + node _T_468 = and(_T_466, _T_467) @[Bitwise.scala 103:75] + node _T_469 = or(_T_464, _T_468) @[Bitwise.scala 103:39] + node _T_470 = bits(stbuf_fwdbyteen_r, 1, 1) @[lsu_dccm_ctl.scala 139:95] + node _T_471 = bits(_T_470, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_472 = bits(stbuf_fwddata_r, 15, 8) @[lsu_dccm_ctl.scala 139:121] + node _T_473 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_474 = bits(picm_rd_data_r, 15, 8) @[lsu_dccm_ctl.scala 139:178] + node _T_475 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_476 = mux(_T_475, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_477 = bits(dccm_rdata_r, 15, 8) @[lsu_dccm_ctl.scala 139:233] + node _T_478 = and(_T_476, _T_477) @[lsu_dccm_ctl.scala 139:219] + node _T_479 = mux(_T_473, _T_474, _T_478) @[lsu_dccm_ctl.scala 139:139] + node _T_480 = mux(_T_471, _T_472, _T_479) @[lsu_dccm_ctl.scala 139:77] + node _T_481 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_482 = xor(UInt<8>("h0ff"), _T_481) @[Bitwise.scala 102:21] + node _T_483 = shr(_T_480, 4) @[Bitwise.scala 103:21] + node _T_484 = and(_T_483, _T_482) @[Bitwise.scala 103:31] + node _T_485 = bits(_T_480, 3, 0) @[Bitwise.scala 103:46] + node _T_486 = shl(_T_485, 4) @[Bitwise.scala 103:65] + node _T_487 = not(_T_482) @[Bitwise.scala 103:77] + node _T_488 = and(_T_486, _T_487) @[Bitwise.scala 103:75] + node _T_489 = or(_T_484, _T_488) @[Bitwise.scala 103:39] + node _T_490 = bits(_T_482, 5, 0) @[Bitwise.scala 102:28] + node _T_491 = shl(_T_490, 2) @[Bitwise.scala 102:47] + node _T_492 = xor(_T_482, _T_491) @[Bitwise.scala 102:21] + node _T_493 = shr(_T_489, 2) @[Bitwise.scala 103:21] + node _T_494 = and(_T_493, _T_492) @[Bitwise.scala 103:31] + node _T_495 = bits(_T_489, 5, 0) @[Bitwise.scala 103:46] + node _T_496 = shl(_T_495, 2) @[Bitwise.scala 103:65] + node _T_497 = not(_T_492) @[Bitwise.scala 103:77] + node _T_498 = and(_T_496, _T_497) @[Bitwise.scala 103:75] + node _T_499 = or(_T_494, _T_498) @[Bitwise.scala 103:39] + node _T_500 = bits(_T_492, 6, 0) @[Bitwise.scala 102:28] + node _T_501 = shl(_T_500, 1) @[Bitwise.scala 102:47] + node _T_502 = xor(_T_492, _T_501) @[Bitwise.scala 102:21] + node _T_503 = shr(_T_499, 1) @[Bitwise.scala 103:21] + node _T_504 = and(_T_503, _T_502) @[Bitwise.scala 103:31] + node _T_505 = bits(_T_499, 6, 0) @[Bitwise.scala 103:46] + node _T_506 = shl(_T_505, 1) @[Bitwise.scala 103:65] + node _T_507 = not(_T_502) @[Bitwise.scala 103:77] + node _T_508 = and(_T_506, _T_507) @[Bitwise.scala 103:75] + node _T_509 = or(_T_504, _T_508) @[Bitwise.scala 103:39] + node _T_510 = bits(stbuf_fwdbyteen_r, 2, 2) @[lsu_dccm_ctl.scala 139:95] + node _T_511 = bits(_T_510, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_512 = bits(stbuf_fwddata_r, 23, 16) @[lsu_dccm_ctl.scala 139:121] + node _T_513 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_514 = bits(picm_rd_data_r, 23, 16) @[lsu_dccm_ctl.scala 139:178] + node _T_515 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_516 = mux(_T_515, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_517 = bits(dccm_rdata_r, 23, 16) @[lsu_dccm_ctl.scala 139:233] + node _T_518 = and(_T_516, _T_517) @[lsu_dccm_ctl.scala 139:219] + node _T_519 = mux(_T_513, _T_514, _T_518) @[lsu_dccm_ctl.scala 139:139] + node _T_520 = mux(_T_511, _T_512, _T_519) @[lsu_dccm_ctl.scala 139:77] + node _T_521 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_522 = xor(UInt<8>("h0ff"), _T_521) @[Bitwise.scala 102:21] + node _T_523 = shr(_T_520, 4) @[Bitwise.scala 103:21] + node _T_524 = and(_T_523, _T_522) @[Bitwise.scala 103:31] + node _T_525 = bits(_T_520, 3, 0) @[Bitwise.scala 103:46] + node _T_526 = shl(_T_525, 4) @[Bitwise.scala 103:65] + node _T_527 = not(_T_522) @[Bitwise.scala 103:77] + node _T_528 = and(_T_526, _T_527) @[Bitwise.scala 103:75] + node _T_529 = or(_T_524, _T_528) @[Bitwise.scala 103:39] + node _T_530 = bits(_T_522, 5, 0) @[Bitwise.scala 102:28] + node _T_531 = shl(_T_530, 2) @[Bitwise.scala 102:47] + node _T_532 = xor(_T_522, _T_531) @[Bitwise.scala 102:21] + node _T_533 = shr(_T_529, 2) @[Bitwise.scala 103:21] + node _T_534 = and(_T_533, _T_532) @[Bitwise.scala 103:31] + node _T_535 = bits(_T_529, 5, 0) @[Bitwise.scala 103:46] + node _T_536 = shl(_T_535, 2) @[Bitwise.scala 103:65] + node _T_537 = not(_T_532) @[Bitwise.scala 103:77] + node _T_538 = and(_T_536, _T_537) @[Bitwise.scala 103:75] + node _T_539 = or(_T_534, _T_538) @[Bitwise.scala 103:39] + node _T_540 = bits(_T_532, 6, 0) @[Bitwise.scala 102:28] + node _T_541 = shl(_T_540, 1) @[Bitwise.scala 102:47] + node _T_542 = xor(_T_532, _T_541) @[Bitwise.scala 102:21] + node _T_543 = shr(_T_539, 1) @[Bitwise.scala 103:21] + node _T_544 = and(_T_543, _T_542) @[Bitwise.scala 103:31] + node _T_545 = bits(_T_539, 6, 0) @[Bitwise.scala 103:46] + node _T_546 = shl(_T_545, 1) @[Bitwise.scala 103:65] + node _T_547 = not(_T_542) @[Bitwise.scala 103:77] + node _T_548 = and(_T_546, _T_547) @[Bitwise.scala 103:75] + node _T_549 = or(_T_544, _T_548) @[Bitwise.scala 103:39] + node _T_550 = bits(stbuf_fwdbyteen_r, 3, 3) @[lsu_dccm_ctl.scala 139:95] + node _T_551 = bits(_T_550, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_552 = bits(stbuf_fwddata_r, 31, 24) @[lsu_dccm_ctl.scala 139:121] + node _T_553 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_554 = bits(picm_rd_data_r, 31, 24) @[lsu_dccm_ctl.scala 139:178] + node _T_555 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_556 = mux(_T_555, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_557 = bits(dccm_rdata_r, 31, 24) @[lsu_dccm_ctl.scala 139:233] + node _T_558 = and(_T_556, _T_557) @[lsu_dccm_ctl.scala 139:219] + node _T_559 = mux(_T_553, _T_554, _T_558) @[lsu_dccm_ctl.scala 139:139] + node _T_560 = mux(_T_551, _T_552, _T_559) @[lsu_dccm_ctl.scala 139:77] + node _T_561 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_562 = xor(UInt<8>("h0ff"), _T_561) @[Bitwise.scala 102:21] + node _T_563 = shr(_T_560, 4) @[Bitwise.scala 103:21] + node _T_564 = and(_T_563, _T_562) @[Bitwise.scala 103:31] + node _T_565 = bits(_T_560, 3, 0) @[Bitwise.scala 103:46] + node _T_566 = shl(_T_565, 4) @[Bitwise.scala 103:65] + node _T_567 = not(_T_562) @[Bitwise.scala 103:77] + node _T_568 = and(_T_566, _T_567) @[Bitwise.scala 103:75] + node _T_569 = or(_T_564, _T_568) @[Bitwise.scala 103:39] + node _T_570 = bits(_T_562, 5, 0) @[Bitwise.scala 102:28] + node _T_571 = shl(_T_570, 2) @[Bitwise.scala 102:47] + node _T_572 = xor(_T_562, _T_571) @[Bitwise.scala 102:21] + node _T_573 = shr(_T_569, 2) @[Bitwise.scala 103:21] + node _T_574 = and(_T_573, _T_572) @[Bitwise.scala 103:31] + node _T_575 = bits(_T_569, 5, 0) @[Bitwise.scala 103:46] + node _T_576 = shl(_T_575, 2) @[Bitwise.scala 103:65] + node _T_577 = not(_T_572) @[Bitwise.scala 103:77] + node _T_578 = and(_T_576, _T_577) @[Bitwise.scala 103:75] + node _T_579 = or(_T_574, _T_578) @[Bitwise.scala 103:39] + node _T_580 = bits(_T_572, 6, 0) @[Bitwise.scala 102:28] + node _T_581 = shl(_T_580, 1) @[Bitwise.scala 102:47] + node _T_582 = xor(_T_572, _T_581) @[Bitwise.scala 102:21] + node _T_583 = shr(_T_579, 1) @[Bitwise.scala 103:21] + node _T_584 = and(_T_583, _T_582) @[Bitwise.scala 103:31] + node _T_585 = bits(_T_579, 6, 0) @[Bitwise.scala 103:46] + node _T_586 = shl(_T_585, 1) @[Bitwise.scala 103:65] + node _T_587 = not(_T_582) @[Bitwise.scala 103:77] + node _T_588 = and(_T_586, _T_587) @[Bitwise.scala 103:75] + node _T_589 = or(_T_584, _T_588) @[Bitwise.scala 103:39] + node _T_590 = bits(stbuf_fwdbyteen_r, 4, 4) @[lsu_dccm_ctl.scala 139:95] + node _T_591 = bits(_T_590, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_592 = bits(stbuf_fwddata_r, 39, 32) @[lsu_dccm_ctl.scala 139:121] + node _T_593 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_594 = bits(picm_rd_data_r, 39, 32) @[lsu_dccm_ctl.scala 139:178] + node _T_595 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_596 = mux(_T_595, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_597 = bits(dccm_rdata_r, 39, 32) @[lsu_dccm_ctl.scala 139:233] + node _T_598 = and(_T_596, _T_597) @[lsu_dccm_ctl.scala 139:219] + node _T_599 = mux(_T_593, _T_594, _T_598) @[lsu_dccm_ctl.scala 139:139] + node _T_600 = mux(_T_591, _T_592, _T_599) @[lsu_dccm_ctl.scala 139:77] + node _T_601 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_602 = xor(UInt<8>("h0ff"), _T_601) @[Bitwise.scala 102:21] + node _T_603 = shr(_T_600, 4) @[Bitwise.scala 103:21] + node _T_604 = and(_T_603, _T_602) @[Bitwise.scala 103:31] + node _T_605 = bits(_T_600, 3, 0) @[Bitwise.scala 103:46] + node _T_606 = shl(_T_605, 4) @[Bitwise.scala 103:65] + node _T_607 = not(_T_602) @[Bitwise.scala 103:77] + node _T_608 = and(_T_606, _T_607) @[Bitwise.scala 103:75] + node _T_609 = or(_T_604, _T_608) @[Bitwise.scala 103:39] + node _T_610 = bits(_T_602, 5, 0) @[Bitwise.scala 102:28] + node _T_611 = shl(_T_610, 2) @[Bitwise.scala 102:47] + node _T_612 = xor(_T_602, _T_611) @[Bitwise.scala 102:21] + node _T_613 = shr(_T_609, 2) @[Bitwise.scala 103:21] + node _T_614 = and(_T_613, _T_612) @[Bitwise.scala 103:31] + node _T_615 = bits(_T_609, 5, 0) @[Bitwise.scala 103:46] + node _T_616 = shl(_T_615, 2) @[Bitwise.scala 103:65] + node _T_617 = not(_T_612) @[Bitwise.scala 103:77] + node _T_618 = and(_T_616, _T_617) @[Bitwise.scala 103:75] + node _T_619 = or(_T_614, _T_618) @[Bitwise.scala 103:39] + node _T_620 = bits(_T_612, 6, 0) @[Bitwise.scala 102:28] + node _T_621 = shl(_T_620, 1) @[Bitwise.scala 102:47] + node _T_622 = xor(_T_612, _T_621) @[Bitwise.scala 102:21] + node _T_623 = shr(_T_619, 1) @[Bitwise.scala 103:21] + node _T_624 = and(_T_623, _T_622) @[Bitwise.scala 103:31] + node _T_625 = bits(_T_619, 6, 0) @[Bitwise.scala 103:46] + node _T_626 = shl(_T_625, 1) @[Bitwise.scala 103:65] + node _T_627 = not(_T_622) @[Bitwise.scala 103:77] + node _T_628 = and(_T_626, _T_627) @[Bitwise.scala 103:75] + node _T_629 = or(_T_624, _T_628) @[Bitwise.scala 103:39] + node _T_630 = bits(stbuf_fwdbyteen_r, 5, 5) @[lsu_dccm_ctl.scala 139:95] + node _T_631 = bits(_T_630, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_632 = bits(stbuf_fwddata_r, 47, 40) @[lsu_dccm_ctl.scala 139:121] + node _T_633 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_634 = bits(picm_rd_data_r, 47, 40) @[lsu_dccm_ctl.scala 139:178] + node _T_635 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_636 = mux(_T_635, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_637 = bits(dccm_rdata_r, 47, 40) @[lsu_dccm_ctl.scala 139:233] + node _T_638 = and(_T_636, _T_637) @[lsu_dccm_ctl.scala 139:219] + node _T_639 = mux(_T_633, _T_634, _T_638) @[lsu_dccm_ctl.scala 139:139] + node _T_640 = mux(_T_631, _T_632, _T_639) @[lsu_dccm_ctl.scala 139:77] + node _T_641 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_642 = xor(UInt<8>("h0ff"), _T_641) @[Bitwise.scala 102:21] + node _T_643 = shr(_T_640, 4) @[Bitwise.scala 103:21] + node _T_644 = and(_T_643, _T_642) @[Bitwise.scala 103:31] + node _T_645 = bits(_T_640, 3, 0) @[Bitwise.scala 103:46] + node _T_646 = shl(_T_645, 4) @[Bitwise.scala 103:65] + node _T_647 = not(_T_642) @[Bitwise.scala 103:77] + node _T_648 = and(_T_646, _T_647) @[Bitwise.scala 103:75] + node _T_649 = or(_T_644, _T_648) @[Bitwise.scala 103:39] + node _T_650 = bits(_T_642, 5, 0) @[Bitwise.scala 102:28] + node _T_651 = shl(_T_650, 2) @[Bitwise.scala 102:47] + node _T_652 = xor(_T_642, _T_651) @[Bitwise.scala 102:21] + node _T_653 = shr(_T_649, 2) @[Bitwise.scala 103:21] + node _T_654 = and(_T_653, _T_652) @[Bitwise.scala 103:31] + node _T_655 = bits(_T_649, 5, 0) @[Bitwise.scala 103:46] + node _T_656 = shl(_T_655, 2) @[Bitwise.scala 103:65] + node _T_657 = not(_T_652) @[Bitwise.scala 103:77] + node _T_658 = and(_T_656, _T_657) @[Bitwise.scala 103:75] + node _T_659 = or(_T_654, _T_658) @[Bitwise.scala 103:39] + node _T_660 = bits(_T_652, 6, 0) @[Bitwise.scala 102:28] + node _T_661 = shl(_T_660, 1) @[Bitwise.scala 102:47] + node _T_662 = xor(_T_652, _T_661) @[Bitwise.scala 102:21] + node _T_663 = shr(_T_659, 1) @[Bitwise.scala 103:21] + node _T_664 = and(_T_663, _T_662) @[Bitwise.scala 103:31] + node _T_665 = bits(_T_659, 6, 0) @[Bitwise.scala 103:46] + node _T_666 = shl(_T_665, 1) @[Bitwise.scala 103:65] + node _T_667 = not(_T_662) @[Bitwise.scala 103:77] + node _T_668 = and(_T_666, _T_667) @[Bitwise.scala 103:75] + node _T_669 = or(_T_664, _T_668) @[Bitwise.scala 103:39] + node _T_670 = bits(stbuf_fwdbyteen_r, 6, 6) @[lsu_dccm_ctl.scala 139:95] + node _T_671 = bits(_T_670, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_672 = bits(stbuf_fwddata_r, 55, 48) @[lsu_dccm_ctl.scala 139:121] + node _T_673 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_674 = bits(picm_rd_data_r, 55, 48) @[lsu_dccm_ctl.scala 139:178] + node _T_675 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_676 = mux(_T_675, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_677 = bits(dccm_rdata_r, 55, 48) @[lsu_dccm_ctl.scala 139:233] + node _T_678 = and(_T_676, _T_677) @[lsu_dccm_ctl.scala 139:219] + node _T_679 = mux(_T_673, _T_674, _T_678) @[lsu_dccm_ctl.scala 139:139] + node _T_680 = mux(_T_671, _T_672, _T_679) @[lsu_dccm_ctl.scala 139:77] + node _T_681 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_682 = xor(UInt<8>("h0ff"), _T_681) @[Bitwise.scala 102:21] + node _T_683 = shr(_T_680, 4) @[Bitwise.scala 103:21] + node _T_684 = and(_T_683, _T_682) @[Bitwise.scala 103:31] + node _T_685 = bits(_T_680, 3, 0) @[Bitwise.scala 103:46] + node _T_686 = shl(_T_685, 4) @[Bitwise.scala 103:65] + node _T_687 = not(_T_682) @[Bitwise.scala 103:77] + node _T_688 = and(_T_686, _T_687) @[Bitwise.scala 103:75] + node _T_689 = or(_T_684, _T_688) @[Bitwise.scala 103:39] + node _T_690 = bits(_T_682, 5, 0) @[Bitwise.scala 102:28] + node _T_691 = shl(_T_690, 2) @[Bitwise.scala 102:47] + node _T_692 = xor(_T_682, _T_691) @[Bitwise.scala 102:21] + node _T_693 = shr(_T_689, 2) @[Bitwise.scala 103:21] + node _T_694 = and(_T_693, _T_692) @[Bitwise.scala 103:31] + node _T_695 = bits(_T_689, 5, 0) @[Bitwise.scala 103:46] + node _T_696 = shl(_T_695, 2) @[Bitwise.scala 103:65] + node _T_697 = not(_T_692) @[Bitwise.scala 103:77] + node _T_698 = and(_T_696, _T_697) @[Bitwise.scala 103:75] + node _T_699 = or(_T_694, _T_698) @[Bitwise.scala 103:39] + node _T_700 = bits(_T_692, 6, 0) @[Bitwise.scala 102:28] + node _T_701 = shl(_T_700, 1) @[Bitwise.scala 102:47] + node _T_702 = xor(_T_692, _T_701) @[Bitwise.scala 102:21] + node _T_703 = shr(_T_699, 1) @[Bitwise.scala 103:21] + node _T_704 = and(_T_703, _T_702) @[Bitwise.scala 103:31] + node _T_705 = bits(_T_699, 6, 0) @[Bitwise.scala 103:46] + node _T_706 = shl(_T_705, 1) @[Bitwise.scala 103:65] + node _T_707 = not(_T_702) @[Bitwise.scala 103:77] + node _T_708 = and(_T_706, _T_707) @[Bitwise.scala 103:75] + node _T_709 = or(_T_704, _T_708) @[Bitwise.scala 103:39] + node _T_710 = bits(stbuf_fwdbyteen_r, 7, 7) @[lsu_dccm_ctl.scala 139:95] + node _T_711 = bits(_T_710, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_712 = bits(stbuf_fwddata_r, 63, 56) @[lsu_dccm_ctl.scala 139:121] + node _T_713 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_714 = bits(picm_rd_data_r, 63, 56) @[lsu_dccm_ctl.scala 139:178] + node _T_715 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_716 = mux(_T_715, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_717 = bits(dccm_rdata_r, 63, 56) @[lsu_dccm_ctl.scala 139:233] + node _T_718 = and(_T_716, _T_717) @[lsu_dccm_ctl.scala 139:219] + node _T_719 = mux(_T_713, _T_714, _T_718) @[lsu_dccm_ctl.scala 139:139] + node _T_720 = mux(_T_711, _T_712, _T_719) @[lsu_dccm_ctl.scala 139:77] + node _T_721 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_722 = xor(UInt<8>("h0ff"), _T_721) @[Bitwise.scala 102:21] + node _T_723 = shr(_T_720, 4) @[Bitwise.scala 103:21] + node _T_724 = and(_T_723, _T_722) @[Bitwise.scala 103:31] + node _T_725 = bits(_T_720, 3, 0) @[Bitwise.scala 103:46] + node _T_726 = shl(_T_725, 4) @[Bitwise.scala 103:65] + node _T_727 = not(_T_722) @[Bitwise.scala 103:77] + node _T_728 = and(_T_726, _T_727) @[Bitwise.scala 103:75] + node _T_729 = or(_T_724, _T_728) @[Bitwise.scala 103:39] + node _T_730 = bits(_T_722, 5, 0) @[Bitwise.scala 102:28] + node _T_731 = shl(_T_730, 2) @[Bitwise.scala 102:47] + node _T_732 = xor(_T_722, _T_731) @[Bitwise.scala 102:21] + node _T_733 = shr(_T_729, 2) @[Bitwise.scala 103:21] + node _T_734 = and(_T_733, _T_732) @[Bitwise.scala 103:31] + node _T_735 = bits(_T_729, 5, 0) @[Bitwise.scala 103:46] + node _T_736 = shl(_T_735, 2) @[Bitwise.scala 103:65] + node _T_737 = not(_T_732) @[Bitwise.scala 103:77] + node _T_738 = and(_T_736, _T_737) @[Bitwise.scala 103:75] + node _T_739 = or(_T_734, _T_738) @[Bitwise.scala 103:39] + node _T_740 = bits(_T_732, 6, 0) @[Bitwise.scala 102:28] + node _T_741 = shl(_T_740, 1) @[Bitwise.scala 102:47] + node _T_742 = xor(_T_732, _T_741) @[Bitwise.scala 102:21] + node _T_743 = shr(_T_739, 1) @[Bitwise.scala 103:21] + node _T_744 = and(_T_743, _T_742) @[Bitwise.scala 103:31] + node _T_745 = bits(_T_739, 6, 0) @[Bitwise.scala 103:46] + node _T_746 = shl(_T_745, 1) @[Bitwise.scala 103:65] + node _T_747 = not(_T_742) @[Bitwise.scala 103:77] + node _T_748 = and(_T_746, _T_747) @[Bitwise.scala 103:75] + node _T_749 = or(_T_744, _T_748) @[Bitwise.scala 103:39] + wire _T_750 : UInt<8>[8] @[lsu_dccm_ctl.scala 139:61] + _T_750[0] <= _T_469 @[lsu_dccm_ctl.scala 139:61] + _T_750[1] <= _T_509 @[lsu_dccm_ctl.scala 139:61] + _T_750[2] <= _T_549 @[lsu_dccm_ctl.scala 139:61] + _T_750[3] <= _T_589 @[lsu_dccm_ctl.scala 139:61] + _T_750[4] <= _T_629 @[lsu_dccm_ctl.scala 139:61] + _T_750[5] <= _T_669 @[lsu_dccm_ctl.scala 139:61] + _T_750[6] <= _T_709 @[lsu_dccm_ctl.scala 139:61] + _T_750[7] <= _T_749 @[lsu_dccm_ctl.scala 139:61] + node _T_751 = cat(_T_750[6], _T_750[7]) @[Cat.scala 29:58] + node _T_752 = cat(_T_750[4], _T_750[5]) @[Cat.scala 29:58] + node _T_753 = cat(_T_752, _T_751) @[Cat.scala 29:58] + node _T_754 = cat(_T_750[2], _T_750[3]) @[Cat.scala 29:58] + node _T_755 = cat(_T_750[0], _T_750[1]) @[Cat.scala 29:58] + node _T_756 = cat(_T_755, _T_754) @[Cat.scala 29:58] + node _T_757 = cat(_T_756, _T_753) @[Cat.scala 29:58] + node _T_758 = shl(UInt<32>("h0ffffffff"), 32) @[Bitwise.scala 102:47] + node _T_759 = xor(UInt<64>("h0ffffffffffffffff"), _T_758) @[Bitwise.scala 102:21] + node _T_760 = shr(_T_757, 32) @[Bitwise.scala 103:21] + node _T_761 = and(_T_760, _T_759) @[Bitwise.scala 103:31] + node _T_762 = bits(_T_757, 31, 0) @[Bitwise.scala 103:46] + node _T_763 = shl(_T_762, 32) @[Bitwise.scala 103:65] + node _T_764 = not(_T_759) @[Bitwise.scala 103:77] + node _T_765 = and(_T_763, _T_764) @[Bitwise.scala 103:75] + node _T_766 = or(_T_761, _T_765) @[Bitwise.scala 103:39] + node _T_767 = bits(_T_759, 47, 0) @[Bitwise.scala 102:28] + node _T_768 = shl(_T_767, 16) @[Bitwise.scala 102:47] + node _T_769 = xor(_T_759, _T_768) @[Bitwise.scala 102:21] + node _T_770 = shr(_T_766, 16) @[Bitwise.scala 103:21] + node _T_771 = and(_T_770, _T_769) @[Bitwise.scala 103:31] + node _T_772 = bits(_T_766, 47, 0) @[Bitwise.scala 103:46] + node _T_773 = shl(_T_772, 16) @[Bitwise.scala 103:65] + node _T_774 = not(_T_769) @[Bitwise.scala 103:77] + node _T_775 = and(_T_773, _T_774) @[Bitwise.scala 103:75] + node _T_776 = or(_T_771, _T_775) @[Bitwise.scala 103:39] + node _T_777 = bits(_T_769, 55, 0) @[Bitwise.scala 102:28] + node _T_778 = shl(_T_777, 8) @[Bitwise.scala 102:47] + node _T_779 = xor(_T_769, _T_778) @[Bitwise.scala 102:21] + node _T_780 = shr(_T_776, 8) @[Bitwise.scala 103:21] + node _T_781 = and(_T_780, _T_779) @[Bitwise.scala 103:31] + node _T_782 = bits(_T_776, 55, 0) @[Bitwise.scala 103:46] + node _T_783 = shl(_T_782, 8) @[Bitwise.scala 103:65] + node _T_784 = not(_T_779) @[Bitwise.scala 103:77] + node _T_785 = and(_T_783, _T_784) @[Bitwise.scala 103:75] + node _T_786 = or(_T_781, _T_785) @[Bitwise.scala 103:39] + node _T_787 = bits(_T_779, 59, 0) @[Bitwise.scala 102:28] + node _T_788 = shl(_T_787, 4) @[Bitwise.scala 102:47] + node _T_789 = xor(_T_779, _T_788) @[Bitwise.scala 102:21] + node _T_790 = shr(_T_786, 4) @[Bitwise.scala 103:21] + node _T_791 = and(_T_790, _T_789) @[Bitwise.scala 103:31] + node _T_792 = bits(_T_786, 59, 0) @[Bitwise.scala 103:46] + node _T_793 = shl(_T_792, 4) @[Bitwise.scala 103:65] + node _T_794 = not(_T_789) @[Bitwise.scala 103:77] + node _T_795 = and(_T_793, _T_794) @[Bitwise.scala 103:75] + node _T_796 = or(_T_791, _T_795) @[Bitwise.scala 103:39] + node _T_797 = bits(_T_789, 61, 0) @[Bitwise.scala 102:28] + node _T_798 = shl(_T_797, 2) @[Bitwise.scala 102:47] + node _T_799 = xor(_T_789, _T_798) @[Bitwise.scala 102:21] + node _T_800 = shr(_T_796, 2) @[Bitwise.scala 103:21] + node _T_801 = and(_T_800, _T_799) @[Bitwise.scala 103:31] + node _T_802 = bits(_T_796, 61, 0) @[Bitwise.scala 103:46] + node _T_803 = shl(_T_802, 2) @[Bitwise.scala 103:65] + node _T_804 = not(_T_799) @[Bitwise.scala 103:77] + node _T_805 = and(_T_803, _T_804) @[Bitwise.scala 103:75] + node _T_806 = or(_T_801, _T_805) @[Bitwise.scala 103:39] + node _T_807 = bits(_T_799, 62, 0) @[Bitwise.scala 102:28] + node _T_808 = shl(_T_807, 1) @[Bitwise.scala 102:47] + node _T_809 = xor(_T_799, _T_808) @[Bitwise.scala 102:21] + node _T_810 = shr(_T_806, 1) @[Bitwise.scala 103:21] + node _T_811 = and(_T_810, _T_809) @[Bitwise.scala 103:31] + node _T_812 = bits(_T_806, 62, 0) @[Bitwise.scala 103:46] + node _T_813 = shl(_T_812, 1) @[Bitwise.scala 103:65] + node _T_814 = not(_T_809) @[Bitwise.scala 103:77] + node _T_815 = and(_T_813, _T_814) @[Bitwise.scala 103:75] + node _T_816 = or(_T_811, _T_815) @[Bitwise.scala 103:39] + lsu_rdata_r <= _T_816 @[lsu_dccm_ctl.scala 139:27] + node _T_817 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 140:61] + node _T_818 = mul(UInt<4>("h08"), _T_817) @[lsu_dccm_ctl.scala 140:47] + node _T_819 = dshr(lsu_rdata_r, _T_818) @[lsu_dccm_ctl.scala 140:41] + io.lsu_ld_data_r <= _T_819 @[lsu_dccm_ctl.scala 140:27] + node _T_820 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 141:67] + node _T_821 = mul(UInt<4>("h08"), _T_820) @[lsu_dccm_ctl.scala 141:53] + node _T_822 = dshr(lsu_rdata_corr_r, _T_821) @[lsu_dccm_ctl.scala 141:47] + io.lsu_ld_data_corr_r <= _T_822 @[lsu_dccm_ctl.scala 141:27] + node _T_823 = bits(io.lsu_addr_d, 15, 2) @[lsu_dccm_ctl.scala 163:44] + node _T_824 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 163:77] + node _T_825 = eq(_T_823, _T_824) @[lsu_dccm_ctl.scala 163:60] + node _T_826 = bits(io.end_addr_d, 15, 2) @[lsu_dccm_ctl.scala 163:117] + node _T_827 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 163:150] + node _T_828 = eq(_T_826, _T_827) @[lsu_dccm_ctl.scala 163:133] + node _T_829 = or(_T_825, _T_828) @[lsu_dccm_ctl.scala 163:101] + node _T_830 = and(_T_829, io.lsu_pkt_d.valid) @[lsu_dccm_ctl.scala 163:175] + node _T_831 = and(_T_830, io.lsu_pkt_d.bits.store) @[lsu_dccm_ctl.scala 163:196] + node _T_832 = and(_T_831, io.lsu_pkt_d.bits.dma) @[lsu_dccm_ctl.scala 163:222] + node _T_833 = and(_T_832, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 163:246] + node _T_834 = bits(io.lsu_addr_m, 15, 2) @[lsu_dccm_ctl.scala 164:21] + node _T_835 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 164:54] + node _T_836 = eq(_T_834, _T_835) @[lsu_dccm_ctl.scala 164:37] + node _T_837 = bits(io.end_addr_m, 15, 2) @[lsu_dccm_ctl.scala 164:94] + node _T_838 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 164:127] + node _T_839 = eq(_T_837, _T_838) @[lsu_dccm_ctl.scala 164:110] + node _T_840 = or(_T_836, _T_839) @[lsu_dccm_ctl.scala 164:78] + node _T_841 = and(_T_840, io.lsu_pkt_m.valid) @[lsu_dccm_ctl.scala 164:152] + node _T_842 = and(_T_841, io.lsu_pkt_m.bits.store) @[lsu_dccm_ctl.scala 164:173] + node _T_843 = and(_T_842, io.lsu_pkt_m.bits.dma) @[lsu_dccm_ctl.scala 164:199] + node _T_844 = and(_T_843, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 164:223] + node kill_ecc_corr_lo_r = or(_T_833, _T_844) @[lsu_dccm_ctl.scala 163:267] + node _T_845 = bits(io.lsu_addr_d, 15, 2) @[lsu_dccm_ctl.scala 166:44] + node _T_846 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 166:77] + node _T_847 = eq(_T_845, _T_846) @[lsu_dccm_ctl.scala 166:60] + node _T_848 = bits(io.end_addr_d, 15, 2) @[lsu_dccm_ctl.scala 166:117] + node _T_849 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 166:150] + node _T_850 = eq(_T_848, _T_849) @[lsu_dccm_ctl.scala 166:133] + node _T_851 = or(_T_847, _T_850) @[lsu_dccm_ctl.scala 166:101] + node _T_852 = and(_T_851, io.lsu_pkt_d.valid) @[lsu_dccm_ctl.scala 166:175] + node _T_853 = and(_T_852, io.lsu_pkt_d.bits.store) @[lsu_dccm_ctl.scala 166:196] + node _T_854 = and(_T_853, io.lsu_pkt_d.bits.dma) @[lsu_dccm_ctl.scala 166:222] + node _T_855 = and(_T_854, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 166:246] + node _T_856 = bits(io.lsu_addr_m, 15, 2) @[lsu_dccm_ctl.scala 167:21] + node _T_857 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 167:54] + node _T_858 = eq(_T_856, _T_857) @[lsu_dccm_ctl.scala 167:37] + node _T_859 = bits(io.end_addr_m, 15, 2) @[lsu_dccm_ctl.scala 167:94] + node _T_860 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 167:127] + node _T_861 = eq(_T_859, _T_860) @[lsu_dccm_ctl.scala 167:110] + node _T_862 = or(_T_858, _T_861) @[lsu_dccm_ctl.scala 167:78] + node _T_863 = and(_T_862, io.lsu_pkt_m.valid) @[lsu_dccm_ctl.scala 167:152] + node _T_864 = and(_T_863, io.lsu_pkt_m.bits.store) @[lsu_dccm_ctl.scala 167:173] + node _T_865 = and(_T_864, io.lsu_pkt_m.bits.dma) @[lsu_dccm_ctl.scala 167:199] + node _T_866 = and(_T_865, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 167:223] + node kill_ecc_corr_hi_r = or(_T_855, _T_866) @[lsu_dccm_ctl.scala 166:267] + node _T_867 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_lo_r) @[lsu_dccm_ctl.scala 169:60] + node _T_868 = eq(io.lsu_raw_fwd_lo_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 169:89] + node ld_single_ecc_error_lo_r = and(_T_867, _T_868) @[lsu_dccm_ctl.scala 169:87] + node _T_869 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_hi_r) @[lsu_dccm_ctl.scala 170:60] + node _T_870 = eq(io.lsu_raw_fwd_hi_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 170:89] + node ld_single_ecc_error_hi_r = and(_T_869, _T_870) @[lsu_dccm_ctl.scala 170:87] + node _T_871 = or(ld_single_ecc_error_lo_r, ld_single_ecc_error_hi_r) @[lsu_dccm_ctl.scala 171:63] + node _T_872 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 171:93] + node _T_873 = and(_T_871, _T_872) @[lsu_dccm_ctl.scala 171:91] + io.ld_single_ecc_error_r <= _T_873 @[lsu_dccm_ctl.scala 171:34] + node _T_874 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[lsu_dccm_ctl.scala 172:81] + node _T_875 = and(ld_single_ecc_error_lo_r, _T_874) @[lsu_dccm_ctl.scala 172:62] + node _T_876 = eq(kill_ecc_corr_lo_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 172:108] + node ld_single_ecc_error_lo_r_ns = and(_T_875, _T_876) @[lsu_dccm_ctl.scala 172:106] + node _T_877 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[lsu_dccm_ctl.scala 173:81] + node _T_878 = and(ld_single_ecc_error_hi_r, _T_877) @[lsu_dccm_ctl.scala 173:62] + node _T_879 = eq(kill_ecc_corr_hi_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 173:108] + node ld_single_ecc_error_hi_r_ns = and(_T_878, _T_879) @[lsu_dccm_ctl.scala 173:106] + node _T_880 = or(io.lsu_pkt_d.bits.word, io.lsu_pkt_d.bits.dword) @[lsu_dccm_ctl.scala 175:125] + node _T_881 = eq(_T_880, UInt<1>("h00")) @[lsu_dccm_ctl.scala 175:100] + node _T_882 = bits(io.lsu_addr_d, 1, 0) @[lsu_dccm_ctl.scala 175:168] + node _T_883 = neq(_T_882, UInt<2>("h00")) @[lsu_dccm_ctl.scala 175:174] + node _T_884 = or(_T_881, _T_883) @[lsu_dccm_ctl.scala 175:152] + node _T_885 = and(io.lsu_pkt_d.bits.store, _T_884) @[lsu_dccm_ctl.scala 175:97] + node _T_886 = or(io.lsu_pkt_d.bits.load, _T_885) @[lsu_dccm_ctl.scala 175:70] + node _T_887 = and(io.lsu_pkt_d.valid, _T_886) @[lsu_dccm_ctl.scala 175:44] + node lsu_dccm_rden_d = and(_T_887, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 175:191] + node _T_888 = or(ld_single_ecc_error_lo_r_ff, ld_single_ecc_error_hi_r_ff) @[lsu_dccm_ctl.scala 178:63] + node _T_889 = eq(lsu_double_ecc_error_r_ff, UInt<1>("h00")) @[lsu_dccm_ctl.scala 178:96] + node _T_890 = and(_T_888, _T_889) @[lsu_dccm_ctl.scala 178:94] + io.ld_single_ecc_error_r_ff <= _T_890 @[lsu_dccm_ctl.scala 178:31] + node _T_891 = or(lsu_dccm_rden_d, io.dma_dccm_wen) @[lsu_dccm_ctl.scala 179:75] + node _T_892 = or(_T_891, io.ld_single_ecc_error_r_ff) @[lsu_dccm_ctl.scala 179:93] + node _T_893 = eq(_T_892, UInt<1>("h00")) @[lsu_dccm_ctl.scala 179:57] + node _T_894 = bits(io.stbuf_addr_any, 3, 2) @[lsu_dccm_ctl.scala 180:44] + node _T_895 = bits(io.lsu_addr_d, 3, 2) @[lsu_dccm_ctl.scala 180:112] + node _T_896 = eq(_T_894, _T_895) @[lsu_dccm_ctl.scala 180:95] + node _T_897 = bits(io.stbuf_addr_any, 3, 2) @[lsu_dccm_ctl.scala 181:25] + node _T_898 = bits(io.end_addr_d, 3, 2) @[lsu_dccm_ctl.scala 181:93] + node _T_899 = eq(_T_897, _T_898) @[lsu_dccm_ctl.scala 181:76] + node _T_900 = or(_T_896, _T_899) @[lsu_dccm_ctl.scala 180:171] + node _T_901 = eq(_T_900, UInt<1>("h00")) @[lsu_dccm_ctl.scala 180:24] + node _T_902 = and(lsu_dccm_rden_d, _T_901) @[lsu_dccm_ctl.scala 180:22] + node _T_903 = or(_T_893, _T_902) @[lsu_dccm_ctl.scala 179:124] + node _T_904 = and(io.stbuf_reqvld_any, _T_903) @[lsu_dccm_ctl.scala 179:54] + io.lsu_stbuf_commit_any <= _T_904 @[lsu_dccm_ctl.scala 179:31] + node _T_905 = or(io.dma_dccm_wen, io.lsu_stbuf_commit_any) @[lsu_dccm_ctl.scala 185:41] + node _T_906 = or(_T_905, io.ld_single_ecc_error_r_ff) @[lsu_dccm_ctl.scala 185:67] + io.dccm.wren <= _T_906 @[lsu_dccm_ctl.scala 185:22] + node _T_907 = and(lsu_dccm_rden_d, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 186:41] + io.dccm.rden <= _T_907 @[lsu_dccm_ctl.scala 186:22] + node _T_908 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 188:57] + node _T_909 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 189:36] + node _T_910 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[lsu_dccm_ctl.scala 189:62] + node _T_911 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[lsu_dccm_ctl.scala 189:97] + node _T_912 = mux(_T_909, _T_910, _T_911) @[lsu_dccm_ctl.scala 189:8] + node _T_913 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 190:25] + node _T_914 = bits(io.lsu_addr_d, 15, 0) @[lsu_dccm_ctl.scala 190:45] + node _T_915 = bits(io.stbuf_addr_any, 15, 0) @[lsu_dccm_ctl.scala 190:78] + node _T_916 = mux(_T_913, _T_914, _T_915) @[lsu_dccm_ctl.scala 190:8] + node _T_917 = mux(_T_908, _T_912, _T_916) @[lsu_dccm_ctl.scala 188:28] + io.dccm.wr_addr_lo <= _T_917 @[lsu_dccm_ctl.scala 188:22] + node _T_918 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 192:57] + node _T_919 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 193:36] + node _T_920 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[lsu_dccm_ctl.scala 193:63] + node _T_921 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[lsu_dccm_ctl.scala 193:99] + node _T_922 = mux(_T_919, _T_920, _T_921) @[lsu_dccm_ctl.scala 193:8] + node _T_923 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 194:25] + node _T_924 = bits(io.end_addr_d, 15, 0) @[lsu_dccm_ctl.scala 194:46] + node _T_925 = bits(io.stbuf_addr_any, 15, 0) @[lsu_dccm_ctl.scala 194:79] + node _T_926 = mux(_T_923, _T_924, _T_925) @[lsu_dccm_ctl.scala 194:8] + node _T_927 = mux(_T_918, _T_922, _T_926) @[lsu_dccm_ctl.scala 192:28] + io.dccm.wr_addr_hi <= _T_927 @[lsu_dccm_ctl.scala 192:22] + node _T_928 = bits(io.lsu_addr_d, 15, 0) @[lsu_dccm_ctl.scala 196:38] + io.dccm.rd_addr_lo <= _T_928 @[lsu_dccm_ctl.scala 196:22] + node _T_929 = bits(io.end_addr_d, 15, 0) @[lsu_dccm_ctl.scala 197:38] + io.dccm.rd_addr_hi <= _T_929 @[lsu_dccm_ctl.scala 197:22] + node _T_930 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 199:57] + node _T_931 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 200:36] + node _T_932 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[lsu_dccm_ctl.scala 200:70] + node _T_933 = bits(io.sec_data_lo_r_ff, 31, 0) @[lsu_dccm_ctl.scala 200:110] + node _T_934 = cat(_T_932, _T_933) @[Cat.scala 29:58] + node _T_935 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[lsu_dccm_ctl.scala 201:34] + node _T_936 = bits(io.sec_data_hi_r_ff, 31, 0) @[lsu_dccm_ctl.scala 201:74] + node _T_937 = cat(_T_935, _T_936) @[Cat.scala 29:58] + node _T_938 = mux(_T_931, _T_934, _T_937) @[lsu_dccm_ctl.scala 200:8] + node _T_939 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 202:25] + node _T_940 = bits(io.dma_dccm_wdata_ecc_lo, 6, 0) @[lsu_dccm_ctl.scala 202:60] + node _T_941 = bits(io.dma_dccm_wdata_lo, 31, 0) @[lsu_dccm_ctl.scala 202:101] + node _T_942 = cat(_T_940, _T_941) @[Cat.scala 29:58] + node _T_943 = bits(io.stbuf_ecc_any, 6, 0) @[lsu_dccm_ctl.scala 203:27] + node _T_944 = bits(io.stbuf_data_any, 31, 0) @[lsu_dccm_ctl.scala 203:65] + node _T_945 = cat(_T_943, _T_944) @[Cat.scala 29:58] + node _T_946 = mux(_T_939, _T_942, _T_945) @[lsu_dccm_ctl.scala 202:8] + node _T_947 = mux(_T_930, _T_938, _T_946) @[lsu_dccm_ctl.scala 199:28] + io.dccm.wr_data_lo <= _T_947 @[lsu_dccm_ctl.scala 199:22] + node _T_948 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 205:57] + node _T_949 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 206:36] + node _T_950 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[lsu_dccm_ctl.scala 206:71] + node _T_951 = bits(io.sec_data_hi_r_ff, 31, 0) @[lsu_dccm_ctl.scala 206:111] + node _T_952 = cat(_T_950, _T_951) @[Cat.scala 29:58] + node _T_953 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[lsu_dccm_ctl.scala 207:34] + node _T_954 = bits(io.sec_data_lo_r_ff, 31, 0) @[lsu_dccm_ctl.scala 207:74] + node _T_955 = cat(_T_953, _T_954) @[Cat.scala 29:58] + node _T_956 = mux(_T_949, _T_952, _T_955) @[lsu_dccm_ctl.scala 206:8] + node _T_957 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 208:25] + node _T_958 = bits(io.dma_dccm_wdata_ecc_hi, 6, 0) @[lsu_dccm_ctl.scala 208:61] + node _T_959 = bits(io.dma_dccm_wdata_hi, 31, 0) @[lsu_dccm_ctl.scala 208:102] + node _T_960 = cat(_T_958, _T_959) @[Cat.scala 29:58] + node _T_961 = bits(io.stbuf_ecc_any, 6, 0) @[lsu_dccm_ctl.scala 209:27] + node _T_962 = bits(io.stbuf_data_any, 31, 0) @[lsu_dccm_ctl.scala 209:65] + node _T_963 = cat(_T_961, _T_962) @[Cat.scala 29:58] + node _T_964 = mux(_T_957, _T_960, _T_963) @[lsu_dccm_ctl.scala 208:8] + node _T_965 = mux(_T_948, _T_956, _T_964) @[lsu_dccm_ctl.scala 205:28] + io.dccm.wr_data_hi <= _T_965 @[lsu_dccm_ctl.scala 205:22] + node _T_966 = bits(io.lsu_pkt_m.bits.store, 0, 0) @[Bitwise.scala 72:15] + node _T_967 = mux(_T_966, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_968 = bits(io.lsu_pkt_m.bits.by, 0, 0) @[Bitwise.scala 72:15] + node _T_969 = mux(_T_968, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_970 = and(_T_969, UInt<4>("h01")) @[lsu_dccm_ctl.scala 212:94] + node _T_971 = bits(io.lsu_pkt_m.bits.half, 0, 0) @[Bitwise.scala 72:15] + node _T_972 = mux(_T_971, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_973 = and(_T_972, UInt<4>("h03")) @[lsu_dccm_ctl.scala 213:38] + node _T_974 = or(_T_970, _T_973) @[lsu_dccm_ctl.scala 212:107] + node _T_975 = bits(io.lsu_pkt_m.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_976 = mux(_T_975, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_977 = and(_T_976, UInt<4>("h0f")) @[lsu_dccm_ctl.scala 214:38] + node _T_978 = or(_T_974, _T_977) @[lsu_dccm_ctl.scala 213:51] + node store_byteen_m = and(_T_967, _T_978) @[lsu_dccm_ctl.scala 212:58] + node _T_979 = bits(io.lsu_pkt_r.bits.store, 0, 0) @[Bitwise.scala 72:15] + node _T_980 = mux(_T_979, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_981 = bits(io.lsu_pkt_r.bits.by, 0, 0) @[Bitwise.scala 72:15] + node _T_982 = mux(_T_981, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_983 = and(_T_982, UInt<4>("h01")) @[lsu_dccm_ctl.scala 216:94] + node _T_984 = bits(io.lsu_pkt_r.bits.half, 0, 0) @[Bitwise.scala 72:15] + node _T_985 = mux(_T_984, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_986 = and(_T_985, UInt<4>("h03")) @[lsu_dccm_ctl.scala 217:38] + node _T_987 = or(_T_983, _T_986) @[lsu_dccm_ctl.scala 216:107] + node _T_988 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_989 = mux(_T_988, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_990 = and(_T_989, UInt<4>("h0f")) @[lsu_dccm_ctl.scala 218:38] + node _T_991 = or(_T_987, _T_990) @[lsu_dccm_ctl.scala 217:51] + node store_byteen_r = and(_T_980, _T_991) @[lsu_dccm_ctl.scala 216:58] + wire store_byteen_ext_m : UInt<8> + store_byteen_ext_m <= UInt<1>("h00") + node _T_992 = bits(store_byteen_m, 3, 0) @[lsu_dccm_ctl.scala 220:39] + node _T_993 = bits(io.lsu_addr_m, 1, 0) @[lsu_dccm_ctl.scala 220:61] + node _T_994 = dshl(_T_992, _T_993) @[lsu_dccm_ctl.scala 220:45] + store_byteen_ext_m <= _T_994 @[lsu_dccm_ctl.scala 220:22] + wire store_byteen_ext_r : UInt<8> + store_byteen_ext_r <= UInt<1>("h00") + node _T_995 = bits(store_byteen_r, 3, 0) @[lsu_dccm_ctl.scala 222:39] + node _T_996 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 222:61] + node _T_997 = dshl(_T_995, _T_996) @[lsu_dccm_ctl.scala 222:45] + store_byteen_ext_r <= _T_997 @[lsu_dccm_ctl.scala 222:22] + node _T_998 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 225:51] + node _T_999 = bits(io.lsu_addr_m, 15, 2) @[lsu_dccm_ctl.scala 225:84] + node _T_1000 = eq(_T_998, _T_999) @[lsu_dccm_ctl.scala 225:67] + node dccm_wr_bypass_d_m_lo = and(_T_1000, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 225:101] + node _T_1001 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 226:51] + node _T_1002 = bits(io.end_addr_m, 15, 2) @[lsu_dccm_ctl.scala 226:84] + node _T_1003 = eq(_T_1001, _T_1002) @[lsu_dccm_ctl.scala 226:67] + node dccm_wr_bypass_d_m_hi = and(_T_1003, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 226:101] + node _T_1004 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 228:51] + node _T_1005 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 228:84] + node _T_1006 = eq(_T_1004, _T_1005) @[lsu_dccm_ctl.scala 228:67] + node dccm_wr_bypass_d_r_lo = and(_T_1006, io.addr_in_dccm_r) @[lsu_dccm_ctl.scala 228:101] + node _T_1007 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 229:51] + node _T_1008 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 229:84] + node _T_1009 = eq(_T_1007, _T_1008) @[lsu_dccm_ctl.scala 229:67] + node dccm_wr_bypass_d_r_hi = and(_T_1009, io.addr_in_dccm_r) @[lsu_dccm_ctl.scala 229:101] + wire dccm_wr_bypass_d_m_hi_Q : UInt<1> + dccm_wr_bypass_d_m_hi_Q <= UInt<1>("h00") + wire dccm_wr_bypass_d_m_lo_Q : UInt<1> + dccm_wr_bypass_d_m_lo_Q <= UInt<1>("h00") + wire dccm_wren_Q : UInt<1> + dccm_wren_Q <= UInt<1>("h00") + wire dccm_wr_data_Q : UInt<32> + dccm_wr_data_Q <= UInt<32>("h00") + wire store_data_pre_r : UInt<64> + store_data_pre_r <= UInt<64>("h00") + wire store_data_pre_hi_r : UInt<32> + store_data_pre_hi_r <= UInt<32>("h00") + wire store_data_pre_lo_r : UInt<32> + store_data_pre_lo_r <= UInt<32>("h00") + wire store_data_pre_m : UInt<64> + store_data_pre_m <= UInt<64>("h00") + wire store_data_hi_m : UInt<32> + store_data_hi_m <= UInt<32>("h00") + wire store_data_lo_m : UInt<32> + store_data_lo_m <= UInt<32>("h00") + node _T_1010 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_1011 = bits(io.store_data_r, 31, 0) @[lsu_dccm_ctl.scala 243:64] + node _T_1012 = cat(_T_1010, _T_1011) @[Cat.scala 29:58] + node _T_1013 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 243:92] + node _T_1014 = mul(UInt<4>("h08"), _T_1013) @[lsu_dccm_ctl.scala 243:78] + node _T_1015 = dshl(_T_1012, _T_1014) @[lsu_dccm_ctl.scala 243:72] + store_data_pre_r <= _T_1015 @[lsu_dccm_ctl.scala 243:29] + node _T_1016 = bits(store_data_pre_r, 63, 32) @[lsu_dccm_ctl.scala 244:48] + store_data_pre_hi_r <= _T_1016 @[lsu_dccm_ctl.scala 244:29] + node _T_1017 = bits(store_data_pre_r, 31, 0) @[lsu_dccm_ctl.scala 245:48] + store_data_pre_lo_r <= _T_1017 @[lsu_dccm_ctl.scala 245:29] + node _T_1018 = bits(store_byteen_ext_r, 0, 0) @[lsu_dccm_ctl.scala 246:98] + node _T_1019 = bits(_T_1018, 0, 0) @[lsu_dccm_ctl.scala 246:102] + node _T_1020 = bits(store_data_pre_lo_r, 7, 0) @[lsu_dccm_ctl.scala 246:130] + node _T_1021 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 246:162] + node _T_1022 = bits(_T_1021, 0, 0) @[lsu_dccm_ctl.scala 246:189] + node _T_1023 = bits(dccm_wr_data_Q, 7, 0) @[lsu_dccm_ctl.scala 246:211] + node _T_1024 = bits(io.sec_data_lo_r, 7, 0) @[lsu_dccm_ctl.scala 246:241] + node _T_1025 = mux(_T_1022, _T_1023, _T_1024) @[lsu_dccm_ctl.scala 246:148] + node _T_1026 = mux(_T_1019, _T_1020, _T_1025) @[lsu_dccm_ctl.scala 246:79] + node _T_1027 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1028 = xor(UInt<8>("h0ff"), _T_1027) @[Bitwise.scala 102:21] + node _T_1029 = shr(_T_1026, 4) @[Bitwise.scala 103:21] + node _T_1030 = and(_T_1029, _T_1028) @[Bitwise.scala 103:31] + node _T_1031 = bits(_T_1026, 3, 0) @[Bitwise.scala 103:46] + node _T_1032 = shl(_T_1031, 4) @[Bitwise.scala 103:65] + node _T_1033 = not(_T_1028) @[Bitwise.scala 103:77] + node _T_1034 = and(_T_1032, _T_1033) @[Bitwise.scala 103:75] + node _T_1035 = or(_T_1030, _T_1034) @[Bitwise.scala 103:39] + node _T_1036 = bits(_T_1028, 5, 0) @[Bitwise.scala 102:28] + node _T_1037 = shl(_T_1036, 2) @[Bitwise.scala 102:47] + node _T_1038 = xor(_T_1028, _T_1037) @[Bitwise.scala 102:21] + node _T_1039 = shr(_T_1035, 2) @[Bitwise.scala 103:21] + node _T_1040 = and(_T_1039, _T_1038) @[Bitwise.scala 103:31] + node _T_1041 = bits(_T_1035, 5, 0) @[Bitwise.scala 103:46] + node _T_1042 = shl(_T_1041, 2) @[Bitwise.scala 103:65] + node _T_1043 = not(_T_1038) @[Bitwise.scala 103:77] + node _T_1044 = and(_T_1042, _T_1043) @[Bitwise.scala 103:75] + node _T_1045 = or(_T_1040, _T_1044) @[Bitwise.scala 103:39] + node _T_1046 = bits(_T_1038, 6, 0) @[Bitwise.scala 102:28] + node _T_1047 = shl(_T_1046, 1) @[Bitwise.scala 102:47] + node _T_1048 = xor(_T_1038, _T_1047) @[Bitwise.scala 102:21] + node _T_1049 = shr(_T_1045, 1) @[Bitwise.scala 103:21] + node _T_1050 = and(_T_1049, _T_1048) @[Bitwise.scala 103:31] + node _T_1051 = bits(_T_1045, 6, 0) @[Bitwise.scala 103:46] + node _T_1052 = shl(_T_1051, 1) @[Bitwise.scala 103:65] + node _T_1053 = not(_T_1048) @[Bitwise.scala 103:77] + node _T_1054 = and(_T_1052, _T_1053) @[Bitwise.scala 103:75] + node _T_1055 = or(_T_1050, _T_1054) @[Bitwise.scala 103:39] + node _T_1056 = bits(store_byteen_ext_r, 1, 1) @[lsu_dccm_ctl.scala 246:98] + node _T_1057 = bits(_T_1056, 0, 0) @[lsu_dccm_ctl.scala 246:102] + node _T_1058 = bits(store_data_pre_lo_r, 15, 8) @[lsu_dccm_ctl.scala 246:130] + node _T_1059 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 246:162] + node _T_1060 = bits(_T_1059, 0, 0) @[lsu_dccm_ctl.scala 246:189] + node _T_1061 = bits(dccm_wr_data_Q, 15, 8) @[lsu_dccm_ctl.scala 246:211] + node _T_1062 = bits(io.sec_data_lo_r, 15, 8) @[lsu_dccm_ctl.scala 246:241] + node _T_1063 = mux(_T_1060, _T_1061, _T_1062) @[lsu_dccm_ctl.scala 246:148] + node _T_1064 = mux(_T_1057, _T_1058, _T_1063) @[lsu_dccm_ctl.scala 246:79] + node _T_1065 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1066 = xor(UInt<8>("h0ff"), _T_1065) @[Bitwise.scala 102:21] + node _T_1067 = shr(_T_1064, 4) @[Bitwise.scala 103:21] + node _T_1068 = and(_T_1067, _T_1066) @[Bitwise.scala 103:31] + node _T_1069 = bits(_T_1064, 3, 0) @[Bitwise.scala 103:46] + node _T_1070 = shl(_T_1069, 4) @[Bitwise.scala 103:65] + node _T_1071 = not(_T_1066) @[Bitwise.scala 103:77] + node _T_1072 = and(_T_1070, _T_1071) @[Bitwise.scala 103:75] + node _T_1073 = or(_T_1068, _T_1072) @[Bitwise.scala 103:39] + node _T_1074 = bits(_T_1066, 5, 0) @[Bitwise.scala 102:28] + node _T_1075 = shl(_T_1074, 2) @[Bitwise.scala 102:47] + node _T_1076 = xor(_T_1066, _T_1075) @[Bitwise.scala 102:21] + node _T_1077 = shr(_T_1073, 2) @[Bitwise.scala 103:21] + node _T_1078 = and(_T_1077, _T_1076) @[Bitwise.scala 103:31] + node _T_1079 = bits(_T_1073, 5, 0) @[Bitwise.scala 103:46] + node _T_1080 = shl(_T_1079, 2) @[Bitwise.scala 103:65] + node _T_1081 = not(_T_1076) @[Bitwise.scala 103:77] + node _T_1082 = and(_T_1080, _T_1081) @[Bitwise.scala 103:75] + node _T_1083 = or(_T_1078, _T_1082) @[Bitwise.scala 103:39] + node _T_1084 = bits(_T_1076, 6, 0) @[Bitwise.scala 102:28] + node _T_1085 = shl(_T_1084, 1) @[Bitwise.scala 102:47] + node _T_1086 = xor(_T_1076, _T_1085) @[Bitwise.scala 102:21] + node _T_1087 = shr(_T_1083, 1) @[Bitwise.scala 103:21] + node _T_1088 = and(_T_1087, _T_1086) @[Bitwise.scala 103:31] + node _T_1089 = bits(_T_1083, 6, 0) @[Bitwise.scala 103:46] + node _T_1090 = shl(_T_1089, 1) @[Bitwise.scala 103:65] + node _T_1091 = not(_T_1086) @[Bitwise.scala 103:77] + node _T_1092 = and(_T_1090, _T_1091) @[Bitwise.scala 103:75] + node _T_1093 = or(_T_1088, _T_1092) @[Bitwise.scala 103:39] + node _T_1094 = bits(store_byteen_ext_r, 2, 2) @[lsu_dccm_ctl.scala 246:98] + node _T_1095 = bits(_T_1094, 0, 0) @[lsu_dccm_ctl.scala 246:102] + node _T_1096 = bits(store_data_pre_lo_r, 23, 16) @[lsu_dccm_ctl.scala 246:130] + node _T_1097 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 246:162] + node _T_1098 = bits(_T_1097, 0, 0) @[lsu_dccm_ctl.scala 246:189] + node _T_1099 = bits(dccm_wr_data_Q, 23, 16) @[lsu_dccm_ctl.scala 246:211] + node _T_1100 = bits(io.sec_data_lo_r, 23, 16) @[lsu_dccm_ctl.scala 246:241] + node _T_1101 = mux(_T_1098, _T_1099, _T_1100) @[lsu_dccm_ctl.scala 246:148] + node _T_1102 = mux(_T_1095, _T_1096, _T_1101) @[lsu_dccm_ctl.scala 246:79] + node _T_1103 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1104 = xor(UInt<8>("h0ff"), _T_1103) @[Bitwise.scala 102:21] + node _T_1105 = shr(_T_1102, 4) @[Bitwise.scala 103:21] + node _T_1106 = and(_T_1105, _T_1104) @[Bitwise.scala 103:31] + node _T_1107 = bits(_T_1102, 3, 0) @[Bitwise.scala 103:46] + node _T_1108 = shl(_T_1107, 4) @[Bitwise.scala 103:65] + node _T_1109 = not(_T_1104) @[Bitwise.scala 103:77] + node _T_1110 = and(_T_1108, _T_1109) @[Bitwise.scala 103:75] + node _T_1111 = or(_T_1106, _T_1110) @[Bitwise.scala 103:39] + node _T_1112 = bits(_T_1104, 5, 0) @[Bitwise.scala 102:28] + node _T_1113 = shl(_T_1112, 2) @[Bitwise.scala 102:47] + node _T_1114 = xor(_T_1104, _T_1113) @[Bitwise.scala 102:21] + node _T_1115 = shr(_T_1111, 2) @[Bitwise.scala 103:21] + node _T_1116 = and(_T_1115, _T_1114) @[Bitwise.scala 103:31] + node _T_1117 = bits(_T_1111, 5, 0) @[Bitwise.scala 103:46] + node _T_1118 = shl(_T_1117, 2) @[Bitwise.scala 103:65] + node _T_1119 = not(_T_1114) @[Bitwise.scala 103:77] + node _T_1120 = and(_T_1118, _T_1119) @[Bitwise.scala 103:75] + node _T_1121 = or(_T_1116, _T_1120) @[Bitwise.scala 103:39] + node _T_1122 = bits(_T_1114, 6, 0) @[Bitwise.scala 102:28] + node _T_1123 = shl(_T_1122, 1) @[Bitwise.scala 102:47] + node _T_1124 = xor(_T_1114, _T_1123) @[Bitwise.scala 102:21] + node _T_1125 = shr(_T_1121, 1) @[Bitwise.scala 103:21] + node _T_1126 = and(_T_1125, _T_1124) @[Bitwise.scala 103:31] + node _T_1127 = bits(_T_1121, 6, 0) @[Bitwise.scala 103:46] + node _T_1128 = shl(_T_1127, 1) @[Bitwise.scala 103:65] + node _T_1129 = not(_T_1124) @[Bitwise.scala 103:77] + node _T_1130 = and(_T_1128, _T_1129) @[Bitwise.scala 103:75] + node _T_1131 = or(_T_1126, _T_1130) @[Bitwise.scala 103:39] + node _T_1132 = bits(store_byteen_ext_r, 3, 3) @[lsu_dccm_ctl.scala 246:98] + node _T_1133 = bits(_T_1132, 0, 0) @[lsu_dccm_ctl.scala 246:102] + node _T_1134 = bits(store_data_pre_lo_r, 31, 24) @[lsu_dccm_ctl.scala 246:130] + node _T_1135 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 246:162] + node _T_1136 = bits(_T_1135, 0, 0) @[lsu_dccm_ctl.scala 246:189] + node _T_1137 = bits(dccm_wr_data_Q, 31, 24) @[lsu_dccm_ctl.scala 246:211] + node _T_1138 = bits(io.sec_data_lo_r, 31, 24) @[lsu_dccm_ctl.scala 246:241] + node _T_1139 = mux(_T_1136, _T_1137, _T_1138) @[lsu_dccm_ctl.scala 246:148] + node _T_1140 = mux(_T_1133, _T_1134, _T_1139) @[lsu_dccm_ctl.scala 246:79] + node _T_1141 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1142 = xor(UInt<8>("h0ff"), _T_1141) @[Bitwise.scala 102:21] + node _T_1143 = shr(_T_1140, 4) @[Bitwise.scala 103:21] + node _T_1144 = and(_T_1143, _T_1142) @[Bitwise.scala 103:31] + node _T_1145 = bits(_T_1140, 3, 0) @[Bitwise.scala 103:46] + node _T_1146 = shl(_T_1145, 4) @[Bitwise.scala 103:65] + node _T_1147 = not(_T_1142) @[Bitwise.scala 103:77] + node _T_1148 = and(_T_1146, _T_1147) @[Bitwise.scala 103:75] + node _T_1149 = or(_T_1144, _T_1148) @[Bitwise.scala 103:39] + node _T_1150 = bits(_T_1142, 5, 0) @[Bitwise.scala 102:28] + node _T_1151 = shl(_T_1150, 2) @[Bitwise.scala 102:47] + node _T_1152 = xor(_T_1142, _T_1151) @[Bitwise.scala 102:21] + node _T_1153 = shr(_T_1149, 2) @[Bitwise.scala 103:21] + node _T_1154 = and(_T_1153, _T_1152) @[Bitwise.scala 103:31] + node _T_1155 = bits(_T_1149, 5, 0) @[Bitwise.scala 103:46] + node _T_1156 = shl(_T_1155, 2) @[Bitwise.scala 103:65] + node _T_1157 = not(_T_1152) @[Bitwise.scala 103:77] + node _T_1158 = and(_T_1156, _T_1157) @[Bitwise.scala 103:75] + node _T_1159 = or(_T_1154, _T_1158) @[Bitwise.scala 103:39] + node _T_1160 = bits(_T_1152, 6, 0) @[Bitwise.scala 102:28] + node _T_1161 = shl(_T_1160, 1) @[Bitwise.scala 102:47] + node _T_1162 = xor(_T_1152, _T_1161) @[Bitwise.scala 102:21] + node _T_1163 = shr(_T_1159, 1) @[Bitwise.scala 103:21] + node _T_1164 = and(_T_1163, _T_1162) @[Bitwise.scala 103:31] + node _T_1165 = bits(_T_1159, 6, 0) @[Bitwise.scala 103:46] + node _T_1166 = shl(_T_1165, 1) @[Bitwise.scala 103:65] + node _T_1167 = not(_T_1162) @[Bitwise.scala 103:77] + node _T_1168 = and(_T_1166, _T_1167) @[Bitwise.scala 103:75] + node _T_1169 = or(_T_1164, _T_1168) @[Bitwise.scala 103:39] + wire _T_1170 : UInt<8>[4] @[lsu_dccm_ctl.scala 246:63] + _T_1170[0] <= _T_1055 @[lsu_dccm_ctl.scala 246:63] + _T_1170[1] <= _T_1093 @[lsu_dccm_ctl.scala 246:63] + _T_1170[2] <= _T_1131 @[lsu_dccm_ctl.scala 246:63] + _T_1170[3] <= _T_1169 @[lsu_dccm_ctl.scala 246:63] + node _T_1171 = cat(_T_1170[2], _T_1170[3]) @[Cat.scala 29:58] + node _T_1172 = cat(_T_1170[0], _T_1170[1]) @[Cat.scala 29:58] + node _T_1173 = cat(_T_1172, _T_1171) @[Cat.scala 29:58] + node _T_1174 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] + node _T_1175 = xor(UInt<32>("h0ffffffff"), _T_1174) @[Bitwise.scala 102:21] + node _T_1176 = shr(_T_1173, 16) @[Bitwise.scala 103:21] + node _T_1177 = and(_T_1176, _T_1175) @[Bitwise.scala 103:31] + node _T_1178 = bits(_T_1173, 15, 0) @[Bitwise.scala 103:46] + node _T_1179 = shl(_T_1178, 16) @[Bitwise.scala 103:65] + node _T_1180 = not(_T_1175) @[Bitwise.scala 103:77] + node _T_1181 = and(_T_1179, _T_1180) @[Bitwise.scala 103:75] + node _T_1182 = or(_T_1177, _T_1181) @[Bitwise.scala 103:39] + node _T_1183 = bits(_T_1175, 23, 0) @[Bitwise.scala 102:28] + node _T_1184 = shl(_T_1183, 8) @[Bitwise.scala 102:47] + node _T_1185 = xor(_T_1175, _T_1184) @[Bitwise.scala 102:21] + node _T_1186 = shr(_T_1182, 8) @[Bitwise.scala 103:21] + node _T_1187 = and(_T_1186, _T_1185) @[Bitwise.scala 103:31] + node _T_1188 = bits(_T_1182, 23, 0) @[Bitwise.scala 103:46] + node _T_1189 = shl(_T_1188, 8) @[Bitwise.scala 103:65] + node _T_1190 = not(_T_1185) @[Bitwise.scala 103:77] + node _T_1191 = and(_T_1189, _T_1190) @[Bitwise.scala 103:75] + node _T_1192 = or(_T_1187, _T_1191) @[Bitwise.scala 103:39] + node _T_1193 = bits(_T_1185, 27, 0) @[Bitwise.scala 102:28] + node _T_1194 = shl(_T_1193, 4) @[Bitwise.scala 102:47] + node _T_1195 = xor(_T_1185, _T_1194) @[Bitwise.scala 102:21] + node _T_1196 = shr(_T_1192, 4) @[Bitwise.scala 103:21] + node _T_1197 = and(_T_1196, _T_1195) @[Bitwise.scala 103:31] + node _T_1198 = bits(_T_1192, 27, 0) @[Bitwise.scala 103:46] + node _T_1199 = shl(_T_1198, 4) @[Bitwise.scala 103:65] + node _T_1200 = not(_T_1195) @[Bitwise.scala 103:77] + node _T_1201 = and(_T_1199, _T_1200) @[Bitwise.scala 103:75] + node _T_1202 = or(_T_1197, _T_1201) @[Bitwise.scala 103:39] + node _T_1203 = bits(_T_1195, 29, 0) @[Bitwise.scala 102:28] + node _T_1204 = shl(_T_1203, 2) @[Bitwise.scala 102:47] + node _T_1205 = xor(_T_1195, _T_1204) @[Bitwise.scala 102:21] + node _T_1206 = shr(_T_1202, 2) @[Bitwise.scala 103:21] + node _T_1207 = and(_T_1206, _T_1205) @[Bitwise.scala 103:31] + node _T_1208 = bits(_T_1202, 29, 0) @[Bitwise.scala 103:46] + node _T_1209 = shl(_T_1208, 2) @[Bitwise.scala 103:65] + node _T_1210 = not(_T_1205) @[Bitwise.scala 103:77] + node _T_1211 = and(_T_1209, _T_1210) @[Bitwise.scala 103:75] + node _T_1212 = or(_T_1207, _T_1211) @[Bitwise.scala 103:39] + node _T_1213 = bits(_T_1205, 30, 0) @[Bitwise.scala 102:28] + node _T_1214 = shl(_T_1213, 1) @[Bitwise.scala 102:47] + node _T_1215 = xor(_T_1205, _T_1214) @[Bitwise.scala 102:21] + node _T_1216 = shr(_T_1212, 1) @[Bitwise.scala 103:21] + node _T_1217 = and(_T_1216, _T_1215) @[Bitwise.scala 103:31] + node _T_1218 = bits(_T_1212, 30, 0) @[Bitwise.scala 103:46] + node _T_1219 = shl(_T_1218, 1) @[Bitwise.scala 103:65] + node _T_1220 = not(_T_1215) @[Bitwise.scala 103:77] + node _T_1221 = and(_T_1219, _T_1220) @[Bitwise.scala 103:75] + node _T_1222 = or(_T_1217, _T_1221) @[Bitwise.scala 103:39] + io.store_data_lo_r <= _T_1222 @[lsu_dccm_ctl.scala 246:29] + node _T_1223 = bits(store_byteen_ext_r, 4, 4) @[lsu_dccm_ctl.scala 247:98] + node _T_1224 = bits(_T_1223, 0, 0) @[lsu_dccm_ctl.scala 247:104] + node _T_1225 = bits(store_data_pre_hi_r, 7, 0) @[lsu_dccm_ctl.scala 247:130] + node _T_1226 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 247:162] + node _T_1227 = bits(_T_1226, 0, 0) @[lsu_dccm_ctl.scala 247:189] + node _T_1228 = bits(dccm_wr_data_Q, 7, 0) @[lsu_dccm_ctl.scala 247:211] + node _T_1229 = bits(io.sec_data_hi_r, 7, 0) @[lsu_dccm_ctl.scala 247:241] + node _T_1230 = mux(_T_1227, _T_1228, _T_1229) @[lsu_dccm_ctl.scala 247:148] + node _T_1231 = mux(_T_1224, _T_1225, _T_1230) @[lsu_dccm_ctl.scala 247:79] + node _T_1232 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1233 = xor(UInt<8>("h0ff"), _T_1232) @[Bitwise.scala 102:21] + node _T_1234 = shr(_T_1231, 4) @[Bitwise.scala 103:21] + node _T_1235 = and(_T_1234, _T_1233) @[Bitwise.scala 103:31] + node _T_1236 = bits(_T_1231, 3, 0) @[Bitwise.scala 103:46] + node _T_1237 = shl(_T_1236, 4) @[Bitwise.scala 103:65] + node _T_1238 = not(_T_1233) @[Bitwise.scala 103:77] + node _T_1239 = and(_T_1237, _T_1238) @[Bitwise.scala 103:75] + node _T_1240 = or(_T_1235, _T_1239) @[Bitwise.scala 103:39] + node _T_1241 = bits(_T_1233, 5, 0) @[Bitwise.scala 102:28] + node _T_1242 = shl(_T_1241, 2) @[Bitwise.scala 102:47] + node _T_1243 = xor(_T_1233, _T_1242) @[Bitwise.scala 102:21] + node _T_1244 = shr(_T_1240, 2) @[Bitwise.scala 103:21] + node _T_1245 = and(_T_1244, _T_1243) @[Bitwise.scala 103:31] + node _T_1246 = bits(_T_1240, 5, 0) @[Bitwise.scala 103:46] + node _T_1247 = shl(_T_1246, 2) @[Bitwise.scala 103:65] + node _T_1248 = not(_T_1243) @[Bitwise.scala 103:77] + node _T_1249 = and(_T_1247, _T_1248) @[Bitwise.scala 103:75] + node _T_1250 = or(_T_1245, _T_1249) @[Bitwise.scala 103:39] + node _T_1251 = bits(_T_1243, 6, 0) @[Bitwise.scala 102:28] + node _T_1252 = shl(_T_1251, 1) @[Bitwise.scala 102:47] + node _T_1253 = xor(_T_1243, _T_1252) @[Bitwise.scala 102:21] + node _T_1254 = shr(_T_1250, 1) @[Bitwise.scala 103:21] + node _T_1255 = and(_T_1254, _T_1253) @[Bitwise.scala 103:31] + node _T_1256 = bits(_T_1250, 6, 0) @[Bitwise.scala 103:46] + node _T_1257 = shl(_T_1256, 1) @[Bitwise.scala 103:65] + node _T_1258 = not(_T_1253) @[Bitwise.scala 103:77] + node _T_1259 = and(_T_1257, _T_1258) @[Bitwise.scala 103:75] + node _T_1260 = or(_T_1255, _T_1259) @[Bitwise.scala 103:39] + node _T_1261 = bits(store_byteen_ext_r, 5, 5) @[lsu_dccm_ctl.scala 247:98] + node _T_1262 = bits(_T_1261, 0, 0) @[lsu_dccm_ctl.scala 247:104] + node _T_1263 = bits(store_data_pre_hi_r, 15, 8) @[lsu_dccm_ctl.scala 247:130] + node _T_1264 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 247:162] + node _T_1265 = bits(_T_1264, 0, 0) @[lsu_dccm_ctl.scala 247:189] + node _T_1266 = bits(dccm_wr_data_Q, 15, 8) @[lsu_dccm_ctl.scala 247:211] + node _T_1267 = bits(io.sec_data_hi_r, 15, 8) @[lsu_dccm_ctl.scala 247:241] + node _T_1268 = mux(_T_1265, _T_1266, _T_1267) @[lsu_dccm_ctl.scala 247:148] + node _T_1269 = mux(_T_1262, _T_1263, _T_1268) @[lsu_dccm_ctl.scala 247:79] + node _T_1270 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1271 = xor(UInt<8>("h0ff"), _T_1270) @[Bitwise.scala 102:21] + node _T_1272 = shr(_T_1269, 4) @[Bitwise.scala 103:21] + node _T_1273 = and(_T_1272, _T_1271) @[Bitwise.scala 103:31] + node _T_1274 = bits(_T_1269, 3, 0) @[Bitwise.scala 103:46] + node _T_1275 = shl(_T_1274, 4) @[Bitwise.scala 103:65] + node _T_1276 = not(_T_1271) @[Bitwise.scala 103:77] + node _T_1277 = and(_T_1275, _T_1276) @[Bitwise.scala 103:75] + node _T_1278 = or(_T_1273, _T_1277) @[Bitwise.scala 103:39] + node _T_1279 = bits(_T_1271, 5, 0) @[Bitwise.scala 102:28] + node _T_1280 = shl(_T_1279, 2) @[Bitwise.scala 102:47] + node _T_1281 = xor(_T_1271, _T_1280) @[Bitwise.scala 102:21] + node _T_1282 = shr(_T_1278, 2) @[Bitwise.scala 103:21] + node _T_1283 = and(_T_1282, _T_1281) @[Bitwise.scala 103:31] + node _T_1284 = bits(_T_1278, 5, 0) @[Bitwise.scala 103:46] + node _T_1285 = shl(_T_1284, 2) @[Bitwise.scala 103:65] + node _T_1286 = not(_T_1281) @[Bitwise.scala 103:77] + node _T_1287 = and(_T_1285, _T_1286) @[Bitwise.scala 103:75] + node _T_1288 = or(_T_1283, _T_1287) @[Bitwise.scala 103:39] + node _T_1289 = bits(_T_1281, 6, 0) @[Bitwise.scala 102:28] + node _T_1290 = shl(_T_1289, 1) @[Bitwise.scala 102:47] + node _T_1291 = xor(_T_1281, _T_1290) @[Bitwise.scala 102:21] + node _T_1292 = shr(_T_1288, 1) @[Bitwise.scala 103:21] + node _T_1293 = and(_T_1292, _T_1291) @[Bitwise.scala 103:31] + node _T_1294 = bits(_T_1288, 6, 0) @[Bitwise.scala 103:46] + node _T_1295 = shl(_T_1294, 1) @[Bitwise.scala 103:65] + node _T_1296 = not(_T_1291) @[Bitwise.scala 103:77] + node _T_1297 = and(_T_1295, _T_1296) @[Bitwise.scala 103:75] + node _T_1298 = or(_T_1293, _T_1297) @[Bitwise.scala 103:39] + node _T_1299 = bits(store_byteen_ext_r, 6, 6) @[lsu_dccm_ctl.scala 247:98] + node _T_1300 = bits(_T_1299, 0, 0) @[lsu_dccm_ctl.scala 247:104] + node _T_1301 = bits(store_data_pre_hi_r, 23, 16) @[lsu_dccm_ctl.scala 247:130] + node _T_1302 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 247:162] + node _T_1303 = bits(_T_1302, 0, 0) @[lsu_dccm_ctl.scala 247:189] + node _T_1304 = bits(dccm_wr_data_Q, 23, 16) @[lsu_dccm_ctl.scala 247:211] + node _T_1305 = bits(io.sec_data_hi_r, 23, 16) @[lsu_dccm_ctl.scala 247:241] + node _T_1306 = mux(_T_1303, _T_1304, _T_1305) @[lsu_dccm_ctl.scala 247:148] + node _T_1307 = mux(_T_1300, _T_1301, _T_1306) @[lsu_dccm_ctl.scala 247:79] + node _T_1308 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1309 = xor(UInt<8>("h0ff"), _T_1308) @[Bitwise.scala 102:21] + node _T_1310 = shr(_T_1307, 4) @[Bitwise.scala 103:21] + node _T_1311 = and(_T_1310, _T_1309) @[Bitwise.scala 103:31] + node _T_1312 = bits(_T_1307, 3, 0) @[Bitwise.scala 103:46] + node _T_1313 = shl(_T_1312, 4) @[Bitwise.scala 103:65] + node _T_1314 = not(_T_1309) @[Bitwise.scala 103:77] + node _T_1315 = and(_T_1313, _T_1314) @[Bitwise.scala 103:75] + node _T_1316 = or(_T_1311, _T_1315) @[Bitwise.scala 103:39] + node _T_1317 = bits(_T_1309, 5, 0) @[Bitwise.scala 102:28] + node _T_1318 = shl(_T_1317, 2) @[Bitwise.scala 102:47] + node _T_1319 = xor(_T_1309, _T_1318) @[Bitwise.scala 102:21] + node _T_1320 = shr(_T_1316, 2) @[Bitwise.scala 103:21] + node _T_1321 = and(_T_1320, _T_1319) @[Bitwise.scala 103:31] + node _T_1322 = bits(_T_1316, 5, 0) @[Bitwise.scala 103:46] + node _T_1323 = shl(_T_1322, 2) @[Bitwise.scala 103:65] + node _T_1324 = not(_T_1319) @[Bitwise.scala 103:77] + node _T_1325 = and(_T_1323, _T_1324) @[Bitwise.scala 103:75] + node _T_1326 = or(_T_1321, _T_1325) @[Bitwise.scala 103:39] + node _T_1327 = bits(_T_1319, 6, 0) @[Bitwise.scala 102:28] + node _T_1328 = shl(_T_1327, 1) @[Bitwise.scala 102:47] + node _T_1329 = xor(_T_1319, _T_1328) @[Bitwise.scala 102:21] + node _T_1330 = shr(_T_1326, 1) @[Bitwise.scala 103:21] + node _T_1331 = and(_T_1330, _T_1329) @[Bitwise.scala 103:31] + node _T_1332 = bits(_T_1326, 6, 0) @[Bitwise.scala 103:46] + node _T_1333 = shl(_T_1332, 1) @[Bitwise.scala 103:65] + node _T_1334 = not(_T_1329) @[Bitwise.scala 103:77] + node _T_1335 = and(_T_1333, _T_1334) @[Bitwise.scala 103:75] + node _T_1336 = or(_T_1331, _T_1335) @[Bitwise.scala 103:39] + node _T_1337 = bits(store_byteen_ext_r, 7, 7) @[lsu_dccm_ctl.scala 247:98] + node _T_1338 = bits(_T_1337, 0, 0) @[lsu_dccm_ctl.scala 247:104] + node _T_1339 = bits(store_data_pre_hi_r, 31, 24) @[lsu_dccm_ctl.scala 247:130] + node _T_1340 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 247:162] + node _T_1341 = bits(_T_1340, 0, 0) @[lsu_dccm_ctl.scala 247:189] + node _T_1342 = bits(dccm_wr_data_Q, 31, 24) @[lsu_dccm_ctl.scala 247:211] + node _T_1343 = bits(io.sec_data_hi_r, 31, 24) @[lsu_dccm_ctl.scala 247:241] + node _T_1344 = mux(_T_1341, _T_1342, _T_1343) @[lsu_dccm_ctl.scala 247:148] + node _T_1345 = mux(_T_1338, _T_1339, _T_1344) @[lsu_dccm_ctl.scala 247:79] + node _T_1346 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1347 = xor(UInt<8>("h0ff"), _T_1346) @[Bitwise.scala 102:21] + node _T_1348 = shr(_T_1345, 4) @[Bitwise.scala 103:21] + node _T_1349 = and(_T_1348, _T_1347) @[Bitwise.scala 103:31] + node _T_1350 = bits(_T_1345, 3, 0) @[Bitwise.scala 103:46] + node _T_1351 = shl(_T_1350, 4) @[Bitwise.scala 103:65] + node _T_1352 = not(_T_1347) @[Bitwise.scala 103:77] + node _T_1353 = and(_T_1351, _T_1352) @[Bitwise.scala 103:75] + node _T_1354 = or(_T_1349, _T_1353) @[Bitwise.scala 103:39] + node _T_1355 = bits(_T_1347, 5, 0) @[Bitwise.scala 102:28] + node _T_1356 = shl(_T_1355, 2) @[Bitwise.scala 102:47] + node _T_1357 = xor(_T_1347, _T_1356) @[Bitwise.scala 102:21] + node _T_1358 = shr(_T_1354, 2) @[Bitwise.scala 103:21] + node _T_1359 = and(_T_1358, _T_1357) @[Bitwise.scala 103:31] + node _T_1360 = bits(_T_1354, 5, 0) @[Bitwise.scala 103:46] + node _T_1361 = shl(_T_1360, 2) @[Bitwise.scala 103:65] + node _T_1362 = not(_T_1357) @[Bitwise.scala 103:77] + node _T_1363 = and(_T_1361, _T_1362) @[Bitwise.scala 103:75] + node _T_1364 = or(_T_1359, _T_1363) @[Bitwise.scala 103:39] + node _T_1365 = bits(_T_1357, 6, 0) @[Bitwise.scala 102:28] + node _T_1366 = shl(_T_1365, 1) @[Bitwise.scala 102:47] + node _T_1367 = xor(_T_1357, _T_1366) @[Bitwise.scala 102:21] + node _T_1368 = shr(_T_1364, 1) @[Bitwise.scala 103:21] + node _T_1369 = and(_T_1368, _T_1367) @[Bitwise.scala 103:31] + node _T_1370 = bits(_T_1364, 6, 0) @[Bitwise.scala 103:46] + node _T_1371 = shl(_T_1370, 1) @[Bitwise.scala 103:65] + node _T_1372 = not(_T_1367) @[Bitwise.scala 103:77] + node _T_1373 = and(_T_1371, _T_1372) @[Bitwise.scala 103:75] + node _T_1374 = or(_T_1369, _T_1373) @[Bitwise.scala 103:39] + wire _T_1375 : UInt<8>[4] @[lsu_dccm_ctl.scala 247:63] + _T_1375[0] <= _T_1260 @[lsu_dccm_ctl.scala 247:63] + _T_1375[1] <= _T_1298 @[lsu_dccm_ctl.scala 247:63] + _T_1375[2] <= _T_1336 @[lsu_dccm_ctl.scala 247:63] + _T_1375[3] <= _T_1374 @[lsu_dccm_ctl.scala 247:63] + node _T_1376 = cat(_T_1375[2], _T_1375[3]) @[Cat.scala 29:58] + node _T_1377 = cat(_T_1375[0], _T_1375[1]) @[Cat.scala 29:58] + node _T_1378 = cat(_T_1377, _T_1376) @[Cat.scala 29:58] + node _T_1379 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] + node _T_1380 = xor(UInt<32>("h0ffffffff"), _T_1379) @[Bitwise.scala 102:21] + node _T_1381 = shr(_T_1378, 16) @[Bitwise.scala 103:21] + node _T_1382 = and(_T_1381, _T_1380) @[Bitwise.scala 103:31] + node _T_1383 = bits(_T_1378, 15, 0) @[Bitwise.scala 103:46] + node _T_1384 = shl(_T_1383, 16) @[Bitwise.scala 103:65] + node _T_1385 = not(_T_1380) @[Bitwise.scala 103:77] + node _T_1386 = and(_T_1384, _T_1385) @[Bitwise.scala 103:75] + node _T_1387 = or(_T_1382, _T_1386) @[Bitwise.scala 103:39] + node _T_1388 = bits(_T_1380, 23, 0) @[Bitwise.scala 102:28] + node _T_1389 = shl(_T_1388, 8) @[Bitwise.scala 102:47] + node _T_1390 = xor(_T_1380, _T_1389) @[Bitwise.scala 102:21] + node _T_1391 = shr(_T_1387, 8) @[Bitwise.scala 103:21] + node _T_1392 = and(_T_1391, _T_1390) @[Bitwise.scala 103:31] + node _T_1393 = bits(_T_1387, 23, 0) @[Bitwise.scala 103:46] + node _T_1394 = shl(_T_1393, 8) @[Bitwise.scala 103:65] + node _T_1395 = not(_T_1390) @[Bitwise.scala 103:77] + node _T_1396 = and(_T_1394, _T_1395) @[Bitwise.scala 103:75] + node _T_1397 = or(_T_1392, _T_1396) @[Bitwise.scala 103:39] + node _T_1398 = bits(_T_1390, 27, 0) @[Bitwise.scala 102:28] + node _T_1399 = shl(_T_1398, 4) @[Bitwise.scala 102:47] + node _T_1400 = xor(_T_1390, _T_1399) @[Bitwise.scala 102:21] + node _T_1401 = shr(_T_1397, 4) @[Bitwise.scala 103:21] + node _T_1402 = and(_T_1401, _T_1400) @[Bitwise.scala 103:31] + node _T_1403 = bits(_T_1397, 27, 0) @[Bitwise.scala 103:46] + node _T_1404 = shl(_T_1403, 4) @[Bitwise.scala 103:65] + node _T_1405 = not(_T_1400) @[Bitwise.scala 103:77] + node _T_1406 = and(_T_1404, _T_1405) @[Bitwise.scala 103:75] + node _T_1407 = or(_T_1402, _T_1406) @[Bitwise.scala 103:39] + node _T_1408 = bits(_T_1400, 29, 0) @[Bitwise.scala 102:28] + node _T_1409 = shl(_T_1408, 2) @[Bitwise.scala 102:47] + node _T_1410 = xor(_T_1400, _T_1409) @[Bitwise.scala 102:21] + node _T_1411 = shr(_T_1407, 2) @[Bitwise.scala 103:21] + node _T_1412 = and(_T_1411, _T_1410) @[Bitwise.scala 103:31] + node _T_1413 = bits(_T_1407, 29, 0) @[Bitwise.scala 103:46] + node _T_1414 = shl(_T_1413, 2) @[Bitwise.scala 103:65] + node _T_1415 = not(_T_1410) @[Bitwise.scala 103:77] + node _T_1416 = and(_T_1414, _T_1415) @[Bitwise.scala 103:75] + node _T_1417 = or(_T_1412, _T_1416) @[Bitwise.scala 103:39] + node _T_1418 = bits(_T_1410, 30, 0) @[Bitwise.scala 102:28] + node _T_1419 = shl(_T_1418, 1) @[Bitwise.scala 102:47] + node _T_1420 = xor(_T_1410, _T_1419) @[Bitwise.scala 102:21] + node _T_1421 = shr(_T_1417, 1) @[Bitwise.scala 103:21] + node _T_1422 = and(_T_1421, _T_1420) @[Bitwise.scala 103:31] + node _T_1423 = bits(_T_1417, 30, 0) @[Bitwise.scala 103:46] + node _T_1424 = shl(_T_1423, 1) @[Bitwise.scala 103:65] + node _T_1425 = not(_T_1420) @[Bitwise.scala 103:77] + node _T_1426 = and(_T_1424, _T_1425) @[Bitwise.scala 103:75] + node _T_1427 = or(_T_1422, _T_1426) @[Bitwise.scala 103:39] + io.store_data_hi_r <= _T_1427 @[lsu_dccm_ctl.scala 247:29] + node _T_1428 = bits(store_byteen_ext_r, 0, 0) @[lsu_dccm_ctl.scala 248:98] + node _T_1429 = bits(_T_1428, 0, 0) @[lsu_dccm_ctl.scala 248:102] + node _T_1430 = bits(store_data_pre_lo_r, 7, 0) @[lsu_dccm_ctl.scala 248:130] + node _T_1431 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 248:174] + node _T_1432 = bits(_T_1431, 0, 0) @[lsu_dccm_ctl.scala 248:199] + node _T_1433 = bits(io.stbuf_data_any, 7, 0) @[lsu_dccm_ctl.scala 248:223] + node _T_1434 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 248:256] + node _T_1435 = bits(_T_1434, 0, 0) @[lsu_dccm_ctl.scala 248:283] + node _T_1436 = bits(dccm_wr_data_Q, 7, 0) @[lsu_dccm_ctl.scala 248:305] + node _T_1437 = bits(io.sec_data_lo_r, 7, 0) @[lsu_dccm_ctl.scala 248:335] + node _T_1438 = mux(_T_1435, _T_1436, _T_1437) @[lsu_dccm_ctl.scala 248:242] + node _T_1439 = mux(_T_1432, _T_1433, _T_1438) @[lsu_dccm_ctl.scala 248:148] + node _T_1440 = mux(_T_1429, _T_1430, _T_1439) @[lsu_dccm_ctl.scala 248:79] + node _T_1441 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1442 = xor(UInt<8>("h0ff"), _T_1441) @[Bitwise.scala 102:21] + node _T_1443 = shr(_T_1440, 4) @[Bitwise.scala 103:21] + node _T_1444 = and(_T_1443, _T_1442) @[Bitwise.scala 103:31] + node _T_1445 = bits(_T_1440, 3, 0) @[Bitwise.scala 103:46] + node _T_1446 = shl(_T_1445, 4) @[Bitwise.scala 103:65] + node _T_1447 = not(_T_1442) @[Bitwise.scala 103:77] + node _T_1448 = and(_T_1446, _T_1447) @[Bitwise.scala 103:75] + node _T_1449 = or(_T_1444, _T_1448) @[Bitwise.scala 103:39] + node _T_1450 = bits(_T_1442, 5, 0) @[Bitwise.scala 102:28] + node _T_1451 = shl(_T_1450, 2) @[Bitwise.scala 102:47] + node _T_1452 = xor(_T_1442, _T_1451) @[Bitwise.scala 102:21] + node _T_1453 = shr(_T_1449, 2) @[Bitwise.scala 103:21] + node _T_1454 = and(_T_1453, _T_1452) @[Bitwise.scala 103:31] + node _T_1455 = bits(_T_1449, 5, 0) @[Bitwise.scala 103:46] + node _T_1456 = shl(_T_1455, 2) @[Bitwise.scala 103:65] + node _T_1457 = not(_T_1452) @[Bitwise.scala 103:77] + node _T_1458 = and(_T_1456, _T_1457) @[Bitwise.scala 103:75] + node _T_1459 = or(_T_1454, _T_1458) @[Bitwise.scala 103:39] + node _T_1460 = bits(_T_1452, 6, 0) @[Bitwise.scala 102:28] + node _T_1461 = shl(_T_1460, 1) @[Bitwise.scala 102:47] + node _T_1462 = xor(_T_1452, _T_1461) @[Bitwise.scala 102:21] + node _T_1463 = shr(_T_1459, 1) @[Bitwise.scala 103:21] + node _T_1464 = and(_T_1463, _T_1462) @[Bitwise.scala 103:31] + node _T_1465 = bits(_T_1459, 6, 0) @[Bitwise.scala 103:46] + node _T_1466 = shl(_T_1465, 1) @[Bitwise.scala 103:65] + node _T_1467 = not(_T_1462) @[Bitwise.scala 103:77] + node _T_1468 = and(_T_1466, _T_1467) @[Bitwise.scala 103:75] + node _T_1469 = or(_T_1464, _T_1468) @[Bitwise.scala 103:39] + node _T_1470 = bits(store_byteen_ext_r, 1, 1) @[lsu_dccm_ctl.scala 248:98] + node _T_1471 = bits(_T_1470, 0, 0) @[lsu_dccm_ctl.scala 248:102] + node _T_1472 = bits(store_data_pre_lo_r, 15, 8) @[lsu_dccm_ctl.scala 248:130] + node _T_1473 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 248:174] + node _T_1474 = bits(_T_1473, 0, 0) @[lsu_dccm_ctl.scala 248:199] + node _T_1475 = bits(io.stbuf_data_any, 15, 8) @[lsu_dccm_ctl.scala 248:223] + node _T_1476 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 248:256] + node _T_1477 = bits(_T_1476, 0, 0) @[lsu_dccm_ctl.scala 248:283] + node _T_1478 = bits(dccm_wr_data_Q, 15, 8) @[lsu_dccm_ctl.scala 248:305] + node _T_1479 = bits(io.sec_data_lo_r, 15, 8) @[lsu_dccm_ctl.scala 248:335] + node _T_1480 = mux(_T_1477, _T_1478, _T_1479) @[lsu_dccm_ctl.scala 248:242] + node _T_1481 = mux(_T_1474, _T_1475, _T_1480) @[lsu_dccm_ctl.scala 248:148] + node _T_1482 = mux(_T_1471, _T_1472, _T_1481) @[lsu_dccm_ctl.scala 248:79] + node _T_1483 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1484 = xor(UInt<8>("h0ff"), _T_1483) @[Bitwise.scala 102:21] + node _T_1485 = shr(_T_1482, 4) @[Bitwise.scala 103:21] + node _T_1486 = and(_T_1485, _T_1484) @[Bitwise.scala 103:31] + node _T_1487 = bits(_T_1482, 3, 0) @[Bitwise.scala 103:46] + node _T_1488 = shl(_T_1487, 4) @[Bitwise.scala 103:65] + node _T_1489 = not(_T_1484) @[Bitwise.scala 103:77] + node _T_1490 = and(_T_1488, _T_1489) @[Bitwise.scala 103:75] + node _T_1491 = or(_T_1486, _T_1490) @[Bitwise.scala 103:39] + node _T_1492 = bits(_T_1484, 5, 0) @[Bitwise.scala 102:28] + node _T_1493 = shl(_T_1492, 2) @[Bitwise.scala 102:47] + node _T_1494 = xor(_T_1484, _T_1493) @[Bitwise.scala 102:21] + node _T_1495 = shr(_T_1491, 2) @[Bitwise.scala 103:21] + node _T_1496 = and(_T_1495, _T_1494) @[Bitwise.scala 103:31] + node _T_1497 = bits(_T_1491, 5, 0) @[Bitwise.scala 103:46] + node _T_1498 = shl(_T_1497, 2) @[Bitwise.scala 103:65] + node _T_1499 = not(_T_1494) @[Bitwise.scala 103:77] + node _T_1500 = and(_T_1498, _T_1499) @[Bitwise.scala 103:75] + node _T_1501 = or(_T_1496, _T_1500) @[Bitwise.scala 103:39] + node _T_1502 = bits(_T_1494, 6, 0) @[Bitwise.scala 102:28] + node _T_1503 = shl(_T_1502, 1) @[Bitwise.scala 102:47] + node _T_1504 = xor(_T_1494, _T_1503) @[Bitwise.scala 102:21] + node _T_1505 = shr(_T_1501, 1) @[Bitwise.scala 103:21] + node _T_1506 = and(_T_1505, _T_1504) @[Bitwise.scala 103:31] + node _T_1507 = bits(_T_1501, 6, 0) @[Bitwise.scala 103:46] + node _T_1508 = shl(_T_1507, 1) @[Bitwise.scala 103:65] + node _T_1509 = not(_T_1504) @[Bitwise.scala 103:77] + node _T_1510 = and(_T_1508, _T_1509) @[Bitwise.scala 103:75] + node _T_1511 = or(_T_1506, _T_1510) @[Bitwise.scala 103:39] + node _T_1512 = bits(store_byteen_ext_r, 2, 2) @[lsu_dccm_ctl.scala 248:98] + node _T_1513 = bits(_T_1512, 0, 0) @[lsu_dccm_ctl.scala 248:102] + node _T_1514 = bits(store_data_pre_lo_r, 23, 16) @[lsu_dccm_ctl.scala 248:130] + node _T_1515 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 248:174] + node _T_1516 = bits(_T_1515, 0, 0) @[lsu_dccm_ctl.scala 248:199] + node _T_1517 = bits(io.stbuf_data_any, 23, 16) @[lsu_dccm_ctl.scala 248:223] + node _T_1518 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 248:256] + node _T_1519 = bits(_T_1518, 0, 0) @[lsu_dccm_ctl.scala 248:283] + node _T_1520 = bits(dccm_wr_data_Q, 23, 16) @[lsu_dccm_ctl.scala 248:305] + node _T_1521 = bits(io.sec_data_lo_r, 23, 16) @[lsu_dccm_ctl.scala 248:335] + node _T_1522 = mux(_T_1519, _T_1520, _T_1521) @[lsu_dccm_ctl.scala 248:242] + node _T_1523 = mux(_T_1516, _T_1517, _T_1522) @[lsu_dccm_ctl.scala 248:148] + node _T_1524 = mux(_T_1513, _T_1514, _T_1523) @[lsu_dccm_ctl.scala 248:79] + node _T_1525 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1526 = xor(UInt<8>("h0ff"), _T_1525) @[Bitwise.scala 102:21] + node _T_1527 = shr(_T_1524, 4) @[Bitwise.scala 103:21] + node _T_1528 = and(_T_1527, _T_1526) @[Bitwise.scala 103:31] + node _T_1529 = bits(_T_1524, 3, 0) @[Bitwise.scala 103:46] + node _T_1530 = shl(_T_1529, 4) @[Bitwise.scala 103:65] + node _T_1531 = not(_T_1526) @[Bitwise.scala 103:77] + node _T_1532 = and(_T_1530, _T_1531) @[Bitwise.scala 103:75] + node _T_1533 = or(_T_1528, _T_1532) @[Bitwise.scala 103:39] + node _T_1534 = bits(_T_1526, 5, 0) @[Bitwise.scala 102:28] + node _T_1535 = shl(_T_1534, 2) @[Bitwise.scala 102:47] + node _T_1536 = xor(_T_1526, _T_1535) @[Bitwise.scala 102:21] + node _T_1537 = shr(_T_1533, 2) @[Bitwise.scala 103:21] + node _T_1538 = and(_T_1537, _T_1536) @[Bitwise.scala 103:31] + node _T_1539 = bits(_T_1533, 5, 0) @[Bitwise.scala 103:46] + node _T_1540 = shl(_T_1539, 2) @[Bitwise.scala 103:65] + node _T_1541 = not(_T_1536) @[Bitwise.scala 103:77] + node _T_1542 = and(_T_1540, _T_1541) @[Bitwise.scala 103:75] + node _T_1543 = or(_T_1538, _T_1542) @[Bitwise.scala 103:39] + node _T_1544 = bits(_T_1536, 6, 0) @[Bitwise.scala 102:28] + node _T_1545 = shl(_T_1544, 1) @[Bitwise.scala 102:47] + node _T_1546 = xor(_T_1536, _T_1545) @[Bitwise.scala 102:21] + node _T_1547 = shr(_T_1543, 1) @[Bitwise.scala 103:21] + node _T_1548 = and(_T_1547, _T_1546) @[Bitwise.scala 103:31] + node _T_1549 = bits(_T_1543, 6, 0) @[Bitwise.scala 103:46] + node _T_1550 = shl(_T_1549, 1) @[Bitwise.scala 103:65] + node _T_1551 = not(_T_1546) @[Bitwise.scala 103:77] + node _T_1552 = and(_T_1550, _T_1551) @[Bitwise.scala 103:75] + node _T_1553 = or(_T_1548, _T_1552) @[Bitwise.scala 103:39] + node _T_1554 = bits(store_byteen_ext_r, 3, 3) @[lsu_dccm_ctl.scala 248:98] + node _T_1555 = bits(_T_1554, 0, 0) @[lsu_dccm_ctl.scala 248:102] + node _T_1556 = bits(store_data_pre_lo_r, 31, 24) @[lsu_dccm_ctl.scala 248:130] + node _T_1557 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 248:174] + node _T_1558 = bits(_T_1557, 0, 0) @[lsu_dccm_ctl.scala 248:199] + node _T_1559 = bits(io.stbuf_data_any, 31, 24) @[lsu_dccm_ctl.scala 248:223] + node _T_1560 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 248:256] + node _T_1561 = bits(_T_1560, 0, 0) @[lsu_dccm_ctl.scala 248:283] + node _T_1562 = bits(dccm_wr_data_Q, 31, 24) @[lsu_dccm_ctl.scala 248:305] + node _T_1563 = bits(io.sec_data_lo_r, 31, 24) @[lsu_dccm_ctl.scala 248:335] + node _T_1564 = mux(_T_1561, _T_1562, _T_1563) @[lsu_dccm_ctl.scala 248:242] + node _T_1565 = mux(_T_1558, _T_1559, _T_1564) @[lsu_dccm_ctl.scala 248:148] + node _T_1566 = mux(_T_1555, _T_1556, _T_1565) @[lsu_dccm_ctl.scala 248:79] + node _T_1567 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1568 = xor(UInt<8>("h0ff"), _T_1567) @[Bitwise.scala 102:21] + node _T_1569 = shr(_T_1566, 4) @[Bitwise.scala 103:21] + node _T_1570 = and(_T_1569, _T_1568) @[Bitwise.scala 103:31] + node _T_1571 = bits(_T_1566, 3, 0) @[Bitwise.scala 103:46] + node _T_1572 = shl(_T_1571, 4) @[Bitwise.scala 103:65] + node _T_1573 = not(_T_1568) @[Bitwise.scala 103:77] + node _T_1574 = and(_T_1572, _T_1573) @[Bitwise.scala 103:75] + node _T_1575 = or(_T_1570, _T_1574) @[Bitwise.scala 103:39] + node _T_1576 = bits(_T_1568, 5, 0) @[Bitwise.scala 102:28] + node _T_1577 = shl(_T_1576, 2) @[Bitwise.scala 102:47] + node _T_1578 = xor(_T_1568, _T_1577) @[Bitwise.scala 102:21] + node _T_1579 = shr(_T_1575, 2) @[Bitwise.scala 103:21] + node _T_1580 = and(_T_1579, _T_1578) @[Bitwise.scala 103:31] + node _T_1581 = bits(_T_1575, 5, 0) @[Bitwise.scala 103:46] + node _T_1582 = shl(_T_1581, 2) @[Bitwise.scala 103:65] + node _T_1583 = not(_T_1578) @[Bitwise.scala 103:77] + node _T_1584 = and(_T_1582, _T_1583) @[Bitwise.scala 103:75] + node _T_1585 = or(_T_1580, _T_1584) @[Bitwise.scala 103:39] + node _T_1586 = bits(_T_1578, 6, 0) @[Bitwise.scala 102:28] + node _T_1587 = shl(_T_1586, 1) @[Bitwise.scala 102:47] + node _T_1588 = xor(_T_1578, _T_1587) @[Bitwise.scala 102:21] + node _T_1589 = shr(_T_1585, 1) @[Bitwise.scala 103:21] + node _T_1590 = and(_T_1589, _T_1588) @[Bitwise.scala 103:31] + node _T_1591 = bits(_T_1585, 6, 0) @[Bitwise.scala 103:46] + node _T_1592 = shl(_T_1591, 1) @[Bitwise.scala 103:65] + node _T_1593 = not(_T_1588) @[Bitwise.scala 103:77] + node _T_1594 = and(_T_1592, _T_1593) @[Bitwise.scala 103:75] + node _T_1595 = or(_T_1590, _T_1594) @[Bitwise.scala 103:39] + wire _T_1596 : UInt<8>[4] @[lsu_dccm_ctl.scala 248:63] + _T_1596[0] <= _T_1469 @[lsu_dccm_ctl.scala 248:63] + _T_1596[1] <= _T_1511 @[lsu_dccm_ctl.scala 248:63] + _T_1596[2] <= _T_1553 @[lsu_dccm_ctl.scala 248:63] + _T_1596[3] <= _T_1595 @[lsu_dccm_ctl.scala 248:63] + node _T_1597 = cat(_T_1596[2], _T_1596[3]) @[Cat.scala 29:58] + node _T_1598 = cat(_T_1596[0], _T_1596[1]) @[Cat.scala 29:58] + node _T_1599 = cat(_T_1598, _T_1597) @[Cat.scala 29:58] + node _T_1600 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] + node _T_1601 = xor(UInt<32>("h0ffffffff"), _T_1600) @[Bitwise.scala 102:21] + node _T_1602 = shr(_T_1599, 16) @[Bitwise.scala 103:21] + node _T_1603 = and(_T_1602, _T_1601) @[Bitwise.scala 103:31] + node _T_1604 = bits(_T_1599, 15, 0) @[Bitwise.scala 103:46] + node _T_1605 = shl(_T_1604, 16) @[Bitwise.scala 103:65] + node _T_1606 = not(_T_1601) @[Bitwise.scala 103:77] + node _T_1607 = and(_T_1605, _T_1606) @[Bitwise.scala 103:75] + node _T_1608 = or(_T_1603, _T_1607) @[Bitwise.scala 103:39] + node _T_1609 = bits(_T_1601, 23, 0) @[Bitwise.scala 102:28] + node _T_1610 = shl(_T_1609, 8) @[Bitwise.scala 102:47] + node _T_1611 = xor(_T_1601, _T_1610) @[Bitwise.scala 102:21] + node _T_1612 = shr(_T_1608, 8) @[Bitwise.scala 103:21] + node _T_1613 = and(_T_1612, _T_1611) @[Bitwise.scala 103:31] + node _T_1614 = bits(_T_1608, 23, 0) @[Bitwise.scala 103:46] + node _T_1615 = shl(_T_1614, 8) @[Bitwise.scala 103:65] + node _T_1616 = not(_T_1611) @[Bitwise.scala 103:77] + node _T_1617 = and(_T_1615, _T_1616) @[Bitwise.scala 103:75] + node _T_1618 = or(_T_1613, _T_1617) @[Bitwise.scala 103:39] + node _T_1619 = bits(_T_1611, 27, 0) @[Bitwise.scala 102:28] + node _T_1620 = shl(_T_1619, 4) @[Bitwise.scala 102:47] + node _T_1621 = xor(_T_1611, _T_1620) @[Bitwise.scala 102:21] + node _T_1622 = shr(_T_1618, 4) @[Bitwise.scala 103:21] + node _T_1623 = and(_T_1622, _T_1621) @[Bitwise.scala 103:31] + node _T_1624 = bits(_T_1618, 27, 0) @[Bitwise.scala 103:46] + node _T_1625 = shl(_T_1624, 4) @[Bitwise.scala 103:65] + node _T_1626 = not(_T_1621) @[Bitwise.scala 103:77] + node _T_1627 = and(_T_1625, _T_1626) @[Bitwise.scala 103:75] + node _T_1628 = or(_T_1623, _T_1627) @[Bitwise.scala 103:39] + node _T_1629 = bits(_T_1621, 29, 0) @[Bitwise.scala 102:28] + node _T_1630 = shl(_T_1629, 2) @[Bitwise.scala 102:47] + node _T_1631 = xor(_T_1621, _T_1630) @[Bitwise.scala 102:21] + node _T_1632 = shr(_T_1628, 2) @[Bitwise.scala 103:21] + node _T_1633 = and(_T_1632, _T_1631) @[Bitwise.scala 103:31] + node _T_1634 = bits(_T_1628, 29, 0) @[Bitwise.scala 103:46] + node _T_1635 = shl(_T_1634, 2) @[Bitwise.scala 103:65] + node _T_1636 = not(_T_1631) @[Bitwise.scala 103:77] + node _T_1637 = and(_T_1635, _T_1636) @[Bitwise.scala 103:75] + node _T_1638 = or(_T_1633, _T_1637) @[Bitwise.scala 103:39] + node _T_1639 = bits(_T_1631, 30, 0) @[Bitwise.scala 102:28] + node _T_1640 = shl(_T_1639, 1) @[Bitwise.scala 102:47] + node _T_1641 = xor(_T_1631, _T_1640) @[Bitwise.scala 102:21] + node _T_1642 = shr(_T_1638, 1) @[Bitwise.scala 103:21] + node _T_1643 = and(_T_1642, _T_1641) @[Bitwise.scala 103:31] + node _T_1644 = bits(_T_1638, 30, 0) @[Bitwise.scala 103:46] + node _T_1645 = shl(_T_1644, 1) @[Bitwise.scala 103:65] + node _T_1646 = not(_T_1641) @[Bitwise.scala 103:77] + node _T_1647 = and(_T_1645, _T_1646) @[Bitwise.scala 103:75] + node _T_1648 = or(_T_1643, _T_1647) @[Bitwise.scala 103:39] + io.store_datafn_lo_r <= _T_1648 @[lsu_dccm_ctl.scala 248:29] + node _T_1649 = bits(store_byteen_ext_r, 4, 4) @[lsu_dccm_ctl.scala 249:98] + node _T_1650 = bits(_T_1649, 0, 0) @[lsu_dccm_ctl.scala 249:104] + node _T_1651 = bits(store_data_pre_hi_r, 7, 0) @[lsu_dccm_ctl.scala 249:130] + node _T_1652 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 249:174] + node _T_1653 = bits(_T_1652, 0, 0) @[lsu_dccm_ctl.scala 249:199] + node _T_1654 = bits(io.stbuf_data_any, 7, 0) @[lsu_dccm_ctl.scala 249:223] + node _T_1655 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 249:256] + node _T_1656 = bits(_T_1655, 0, 0) @[lsu_dccm_ctl.scala 249:283] + node _T_1657 = bits(dccm_wr_data_Q, 7, 0) @[lsu_dccm_ctl.scala 249:305] + node _T_1658 = bits(io.sec_data_hi_r, 7, 0) @[lsu_dccm_ctl.scala 249:335] + node _T_1659 = mux(_T_1656, _T_1657, _T_1658) @[lsu_dccm_ctl.scala 249:242] + node _T_1660 = mux(_T_1653, _T_1654, _T_1659) @[lsu_dccm_ctl.scala 249:148] + node _T_1661 = mux(_T_1650, _T_1651, _T_1660) @[lsu_dccm_ctl.scala 249:79] + node _T_1662 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1663 = xor(UInt<8>("h0ff"), _T_1662) @[Bitwise.scala 102:21] + node _T_1664 = shr(_T_1661, 4) @[Bitwise.scala 103:21] + node _T_1665 = and(_T_1664, _T_1663) @[Bitwise.scala 103:31] + node _T_1666 = bits(_T_1661, 3, 0) @[Bitwise.scala 103:46] + node _T_1667 = shl(_T_1666, 4) @[Bitwise.scala 103:65] + node _T_1668 = not(_T_1663) @[Bitwise.scala 103:77] + node _T_1669 = and(_T_1667, _T_1668) @[Bitwise.scala 103:75] + node _T_1670 = or(_T_1665, _T_1669) @[Bitwise.scala 103:39] + node _T_1671 = bits(_T_1663, 5, 0) @[Bitwise.scala 102:28] + node _T_1672 = shl(_T_1671, 2) @[Bitwise.scala 102:47] + node _T_1673 = xor(_T_1663, _T_1672) @[Bitwise.scala 102:21] + node _T_1674 = shr(_T_1670, 2) @[Bitwise.scala 103:21] + node _T_1675 = and(_T_1674, _T_1673) @[Bitwise.scala 103:31] + node _T_1676 = bits(_T_1670, 5, 0) @[Bitwise.scala 103:46] + node _T_1677 = shl(_T_1676, 2) @[Bitwise.scala 103:65] + node _T_1678 = not(_T_1673) @[Bitwise.scala 103:77] + node _T_1679 = and(_T_1677, _T_1678) @[Bitwise.scala 103:75] + node _T_1680 = or(_T_1675, _T_1679) @[Bitwise.scala 103:39] + node _T_1681 = bits(_T_1673, 6, 0) @[Bitwise.scala 102:28] + node _T_1682 = shl(_T_1681, 1) @[Bitwise.scala 102:47] + node _T_1683 = xor(_T_1673, _T_1682) @[Bitwise.scala 102:21] + node _T_1684 = shr(_T_1680, 1) @[Bitwise.scala 103:21] + node _T_1685 = and(_T_1684, _T_1683) @[Bitwise.scala 103:31] + node _T_1686 = bits(_T_1680, 6, 0) @[Bitwise.scala 103:46] + node _T_1687 = shl(_T_1686, 1) @[Bitwise.scala 103:65] + node _T_1688 = not(_T_1683) @[Bitwise.scala 103:77] + node _T_1689 = and(_T_1687, _T_1688) @[Bitwise.scala 103:75] + node _T_1690 = or(_T_1685, _T_1689) @[Bitwise.scala 103:39] + node _T_1691 = bits(store_byteen_ext_r, 5, 5) @[lsu_dccm_ctl.scala 249:98] + node _T_1692 = bits(_T_1691, 0, 0) @[lsu_dccm_ctl.scala 249:104] + node _T_1693 = bits(store_data_pre_hi_r, 15, 8) @[lsu_dccm_ctl.scala 249:130] + node _T_1694 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 249:174] + node _T_1695 = bits(_T_1694, 0, 0) @[lsu_dccm_ctl.scala 249:199] + node _T_1696 = bits(io.stbuf_data_any, 15, 8) @[lsu_dccm_ctl.scala 249:223] + node _T_1697 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 249:256] + node _T_1698 = bits(_T_1697, 0, 0) @[lsu_dccm_ctl.scala 249:283] + node _T_1699 = bits(dccm_wr_data_Q, 15, 8) @[lsu_dccm_ctl.scala 249:305] + node _T_1700 = bits(io.sec_data_hi_r, 15, 8) @[lsu_dccm_ctl.scala 249:335] + node _T_1701 = mux(_T_1698, _T_1699, _T_1700) @[lsu_dccm_ctl.scala 249:242] + node _T_1702 = mux(_T_1695, _T_1696, _T_1701) @[lsu_dccm_ctl.scala 249:148] + node _T_1703 = mux(_T_1692, _T_1693, _T_1702) @[lsu_dccm_ctl.scala 249:79] + node _T_1704 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1705 = xor(UInt<8>("h0ff"), _T_1704) @[Bitwise.scala 102:21] + node _T_1706 = shr(_T_1703, 4) @[Bitwise.scala 103:21] + node _T_1707 = and(_T_1706, _T_1705) @[Bitwise.scala 103:31] + node _T_1708 = bits(_T_1703, 3, 0) @[Bitwise.scala 103:46] + node _T_1709 = shl(_T_1708, 4) @[Bitwise.scala 103:65] + node _T_1710 = not(_T_1705) @[Bitwise.scala 103:77] + node _T_1711 = and(_T_1709, _T_1710) @[Bitwise.scala 103:75] + node _T_1712 = or(_T_1707, _T_1711) @[Bitwise.scala 103:39] + node _T_1713 = bits(_T_1705, 5, 0) @[Bitwise.scala 102:28] + node _T_1714 = shl(_T_1713, 2) @[Bitwise.scala 102:47] + node _T_1715 = xor(_T_1705, _T_1714) @[Bitwise.scala 102:21] + node _T_1716 = shr(_T_1712, 2) @[Bitwise.scala 103:21] + node _T_1717 = and(_T_1716, _T_1715) @[Bitwise.scala 103:31] + node _T_1718 = bits(_T_1712, 5, 0) @[Bitwise.scala 103:46] + node _T_1719 = shl(_T_1718, 2) @[Bitwise.scala 103:65] + node _T_1720 = not(_T_1715) @[Bitwise.scala 103:77] + node _T_1721 = and(_T_1719, _T_1720) @[Bitwise.scala 103:75] + node _T_1722 = or(_T_1717, _T_1721) @[Bitwise.scala 103:39] + node _T_1723 = bits(_T_1715, 6, 0) @[Bitwise.scala 102:28] + node _T_1724 = shl(_T_1723, 1) @[Bitwise.scala 102:47] + node _T_1725 = xor(_T_1715, _T_1724) @[Bitwise.scala 102:21] + node _T_1726 = shr(_T_1722, 1) @[Bitwise.scala 103:21] + node _T_1727 = and(_T_1726, _T_1725) @[Bitwise.scala 103:31] + node _T_1728 = bits(_T_1722, 6, 0) @[Bitwise.scala 103:46] + node _T_1729 = shl(_T_1728, 1) @[Bitwise.scala 103:65] + node _T_1730 = not(_T_1725) @[Bitwise.scala 103:77] + node _T_1731 = and(_T_1729, _T_1730) @[Bitwise.scala 103:75] + node _T_1732 = or(_T_1727, _T_1731) @[Bitwise.scala 103:39] + node _T_1733 = bits(store_byteen_ext_r, 6, 6) @[lsu_dccm_ctl.scala 249:98] + node _T_1734 = bits(_T_1733, 0, 0) @[lsu_dccm_ctl.scala 249:104] + node _T_1735 = bits(store_data_pre_hi_r, 23, 16) @[lsu_dccm_ctl.scala 249:130] + node _T_1736 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 249:174] + node _T_1737 = bits(_T_1736, 0, 0) @[lsu_dccm_ctl.scala 249:199] + node _T_1738 = bits(io.stbuf_data_any, 23, 16) @[lsu_dccm_ctl.scala 249:223] + node _T_1739 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 249:256] + node _T_1740 = bits(_T_1739, 0, 0) @[lsu_dccm_ctl.scala 249:283] + node _T_1741 = bits(dccm_wr_data_Q, 23, 16) @[lsu_dccm_ctl.scala 249:305] + node _T_1742 = bits(io.sec_data_hi_r, 23, 16) @[lsu_dccm_ctl.scala 249:335] + node _T_1743 = mux(_T_1740, _T_1741, _T_1742) @[lsu_dccm_ctl.scala 249:242] + node _T_1744 = mux(_T_1737, _T_1738, _T_1743) @[lsu_dccm_ctl.scala 249:148] + node _T_1745 = mux(_T_1734, _T_1735, _T_1744) @[lsu_dccm_ctl.scala 249:79] + node _T_1746 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1747 = xor(UInt<8>("h0ff"), _T_1746) @[Bitwise.scala 102:21] + node _T_1748 = shr(_T_1745, 4) @[Bitwise.scala 103:21] + node _T_1749 = and(_T_1748, _T_1747) @[Bitwise.scala 103:31] + node _T_1750 = bits(_T_1745, 3, 0) @[Bitwise.scala 103:46] + node _T_1751 = shl(_T_1750, 4) @[Bitwise.scala 103:65] + node _T_1752 = not(_T_1747) @[Bitwise.scala 103:77] + node _T_1753 = and(_T_1751, _T_1752) @[Bitwise.scala 103:75] + node _T_1754 = or(_T_1749, _T_1753) @[Bitwise.scala 103:39] + node _T_1755 = bits(_T_1747, 5, 0) @[Bitwise.scala 102:28] + node _T_1756 = shl(_T_1755, 2) @[Bitwise.scala 102:47] + node _T_1757 = xor(_T_1747, _T_1756) @[Bitwise.scala 102:21] + node _T_1758 = shr(_T_1754, 2) @[Bitwise.scala 103:21] + node _T_1759 = and(_T_1758, _T_1757) @[Bitwise.scala 103:31] + node _T_1760 = bits(_T_1754, 5, 0) @[Bitwise.scala 103:46] + node _T_1761 = shl(_T_1760, 2) @[Bitwise.scala 103:65] + node _T_1762 = not(_T_1757) @[Bitwise.scala 103:77] + node _T_1763 = and(_T_1761, _T_1762) @[Bitwise.scala 103:75] + node _T_1764 = or(_T_1759, _T_1763) @[Bitwise.scala 103:39] + node _T_1765 = bits(_T_1757, 6, 0) @[Bitwise.scala 102:28] + node _T_1766 = shl(_T_1765, 1) @[Bitwise.scala 102:47] + node _T_1767 = xor(_T_1757, _T_1766) @[Bitwise.scala 102:21] + node _T_1768 = shr(_T_1764, 1) @[Bitwise.scala 103:21] + node _T_1769 = and(_T_1768, _T_1767) @[Bitwise.scala 103:31] + node _T_1770 = bits(_T_1764, 6, 0) @[Bitwise.scala 103:46] + node _T_1771 = shl(_T_1770, 1) @[Bitwise.scala 103:65] + node _T_1772 = not(_T_1767) @[Bitwise.scala 103:77] + node _T_1773 = and(_T_1771, _T_1772) @[Bitwise.scala 103:75] + node _T_1774 = or(_T_1769, _T_1773) @[Bitwise.scala 103:39] + node _T_1775 = bits(store_byteen_ext_r, 7, 7) @[lsu_dccm_ctl.scala 249:98] + node _T_1776 = bits(_T_1775, 0, 0) @[lsu_dccm_ctl.scala 249:104] + node _T_1777 = bits(store_data_pre_hi_r, 31, 24) @[lsu_dccm_ctl.scala 249:130] + node _T_1778 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 249:174] + node _T_1779 = bits(_T_1778, 0, 0) @[lsu_dccm_ctl.scala 249:199] + node _T_1780 = bits(io.stbuf_data_any, 31, 24) @[lsu_dccm_ctl.scala 249:223] + node _T_1781 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 249:256] + node _T_1782 = bits(_T_1781, 0, 0) @[lsu_dccm_ctl.scala 249:283] + node _T_1783 = bits(dccm_wr_data_Q, 31, 24) @[lsu_dccm_ctl.scala 249:305] + node _T_1784 = bits(io.sec_data_hi_r, 31, 24) @[lsu_dccm_ctl.scala 249:335] + node _T_1785 = mux(_T_1782, _T_1783, _T_1784) @[lsu_dccm_ctl.scala 249:242] + node _T_1786 = mux(_T_1779, _T_1780, _T_1785) @[lsu_dccm_ctl.scala 249:148] + node _T_1787 = mux(_T_1776, _T_1777, _T_1786) @[lsu_dccm_ctl.scala 249:79] + node _T_1788 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1789 = xor(UInt<8>("h0ff"), _T_1788) @[Bitwise.scala 102:21] + node _T_1790 = shr(_T_1787, 4) @[Bitwise.scala 103:21] + node _T_1791 = and(_T_1790, _T_1789) @[Bitwise.scala 103:31] + node _T_1792 = bits(_T_1787, 3, 0) @[Bitwise.scala 103:46] + node _T_1793 = shl(_T_1792, 4) @[Bitwise.scala 103:65] + node _T_1794 = not(_T_1789) @[Bitwise.scala 103:77] + node _T_1795 = and(_T_1793, _T_1794) @[Bitwise.scala 103:75] + node _T_1796 = or(_T_1791, _T_1795) @[Bitwise.scala 103:39] + node _T_1797 = bits(_T_1789, 5, 0) @[Bitwise.scala 102:28] + node _T_1798 = shl(_T_1797, 2) @[Bitwise.scala 102:47] + node _T_1799 = xor(_T_1789, _T_1798) @[Bitwise.scala 102:21] + node _T_1800 = shr(_T_1796, 2) @[Bitwise.scala 103:21] + node _T_1801 = and(_T_1800, _T_1799) @[Bitwise.scala 103:31] + node _T_1802 = bits(_T_1796, 5, 0) @[Bitwise.scala 103:46] + node _T_1803 = shl(_T_1802, 2) @[Bitwise.scala 103:65] + node _T_1804 = not(_T_1799) @[Bitwise.scala 103:77] + node _T_1805 = and(_T_1803, _T_1804) @[Bitwise.scala 103:75] + node _T_1806 = or(_T_1801, _T_1805) @[Bitwise.scala 103:39] + node _T_1807 = bits(_T_1799, 6, 0) @[Bitwise.scala 102:28] + node _T_1808 = shl(_T_1807, 1) @[Bitwise.scala 102:47] + node _T_1809 = xor(_T_1799, _T_1808) @[Bitwise.scala 102:21] + node _T_1810 = shr(_T_1806, 1) @[Bitwise.scala 103:21] + node _T_1811 = and(_T_1810, _T_1809) @[Bitwise.scala 103:31] + node _T_1812 = bits(_T_1806, 6, 0) @[Bitwise.scala 103:46] + node _T_1813 = shl(_T_1812, 1) @[Bitwise.scala 103:65] + node _T_1814 = not(_T_1809) @[Bitwise.scala 103:77] + node _T_1815 = and(_T_1813, _T_1814) @[Bitwise.scala 103:75] + node _T_1816 = or(_T_1811, _T_1815) @[Bitwise.scala 103:39] + wire _T_1817 : UInt<8>[4] @[lsu_dccm_ctl.scala 249:63] + _T_1817[0] <= _T_1690 @[lsu_dccm_ctl.scala 249:63] + _T_1817[1] <= _T_1732 @[lsu_dccm_ctl.scala 249:63] + _T_1817[2] <= _T_1774 @[lsu_dccm_ctl.scala 249:63] + _T_1817[3] <= _T_1816 @[lsu_dccm_ctl.scala 249:63] + node _T_1818 = cat(_T_1817[2], _T_1817[3]) @[Cat.scala 29:58] + node _T_1819 = cat(_T_1817[0], _T_1817[1]) @[Cat.scala 29:58] + node _T_1820 = cat(_T_1819, _T_1818) @[Cat.scala 29:58] + node _T_1821 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] + node _T_1822 = xor(UInt<32>("h0ffffffff"), _T_1821) @[Bitwise.scala 102:21] + node _T_1823 = shr(_T_1820, 16) @[Bitwise.scala 103:21] + node _T_1824 = and(_T_1823, _T_1822) @[Bitwise.scala 103:31] + node _T_1825 = bits(_T_1820, 15, 0) @[Bitwise.scala 103:46] + node _T_1826 = shl(_T_1825, 16) @[Bitwise.scala 103:65] + node _T_1827 = not(_T_1822) @[Bitwise.scala 103:77] + node _T_1828 = and(_T_1826, _T_1827) @[Bitwise.scala 103:75] + node _T_1829 = or(_T_1824, _T_1828) @[Bitwise.scala 103:39] + node _T_1830 = bits(_T_1822, 23, 0) @[Bitwise.scala 102:28] + node _T_1831 = shl(_T_1830, 8) @[Bitwise.scala 102:47] + node _T_1832 = xor(_T_1822, _T_1831) @[Bitwise.scala 102:21] + node _T_1833 = shr(_T_1829, 8) @[Bitwise.scala 103:21] + node _T_1834 = and(_T_1833, _T_1832) @[Bitwise.scala 103:31] + node _T_1835 = bits(_T_1829, 23, 0) @[Bitwise.scala 103:46] + node _T_1836 = shl(_T_1835, 8) @[Bitwise.scala 103:65] + node _T_1837 = not(_T_1832) @[Bitwise.scala 103:77] + node _T_1838 = and(_T_1836, _T_1837) @[Bitwise.scala 103:75] + node _T_1839 = or(_T_1834, _T_1838) @[Bitwise.scala 103:39] + node _T_1840 = bits(_T_1832, 27, 0) @[Bitwise.scala 102:28] + node _T_1841 = shl(_T_1840, 4) @[Bitwise.scala 102:47] + node _T_1842 = xor(_T_1832, _T_1841) @[Bitwise.scala 102:21] + node _T_1843 = shr(_T_1839, 4) @[Bitwise.scala 103:21] + node _T_1844 = and(_T_1843, _T_1842) @[Bitwise.scala 103:31] + node _T_1845 = bits(_T_1839, 27, 0) @[Bitwise.scala 103:46] + node _T_1846 = shl(_T_1845, 4) @[Bitwise.scala 103:65] + node _T_1847 = not(_T_1842) @[Bitwise.scala 103:77] + node _T_1848 = and(_T_1846, _T_1847) @[Bitwise.scala 103:75] + node _T_1849 = or(_T_1844, _T_1848) @[Bitwise.scala 103:39] + node _T_1850 = bits(_T_1842, 29, 0) @[Bitwise.scala 102:28] + node _T_1851 = shl(_T_1850, 2) @[Bitwise.scala 102:47] + node _T_1852 = xor(_T_1842, _T_1851) @[Bitwise.scala 102:21] + node _T_1853 = shr(_T_1849, 2) @[Bitwise.scala 103:21] + node _T_1854 = and(_T_1853, _T_1852) @[Bitwise.scala 103:31] + node _T_1855 = bits(_T_1849, 29, 0) @[Bitwise.scala 103:46] + node _T_1856 = shl(_T_1855, 2) @[Bitwise.scala 103:65] + node _T_1857 = not(_T_1852) @[Bitwise.scala 103:77] + node _T_1858 = and(_T_1856, _T_1857) @[Bitwise.scala 103:75] + node _T_1859 = or(_T_1854, _T_1858) @[Bitwise.scala 103:39] + node _T_1860 = bits(_T_1852, 30, 0) @[Bitwise.scala 102:28] + node _T_1861 = shl(_T_1860, 1) @[Bitwise.scala 102:47] + node _T_1862 = xor(_T_1852, _T_1861) @[Bitwise.scala 102:21] + node _T_1863 = shr(_T_1859, 1) @[Bitwise.scala 103:21] + node _T_1864 = and(_T_1863, _T_1862) @[Bitwise.scala 103:31] + node _T_1865 = bits(_T_1859, 30, 0) @[Bitwise.scala 103:46] + node _T_1866 = shl(_T_1865, 1) @[Bitwise.scala 103:65] + node _T_1867 = not(_T_1862) @[Bitwise.scala 103:77] + node _T_1868 = and(_T_1866, _T_1867) @[Bitwise.scala 103:75] + node _T_1869 = or(_T_1864, _T_1868) @[Bitwise.scala 103:39] + io.store_datafn_hi_r <= _T_1869 @[lsu_dccm_ctl.scala 249:29] + reg _T_1870 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 250:69] + _T_1870 <= io.lsu_stbuf_commit_any @[lsu_dccm_ctl.scala 250:69] + dccm_wren_Q <= _T_1870 @[lsu_dccm_ctl.scala 250:29] + node _T_1871 = or(io.lsu_stbuf_commit_any, io.clk_override) @[lsu_dccm_ctl.scala 251:82] + node _T_1872 = bits(_T_1871, 0, 0) @[lsu_dccm_ctl.scala 251:101] + node _T_1873 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 251:127] + inst rvclkhdr_7 of rvclkhdr_10 @[lib.scala 390:23] + rvclkhdr_7.clock <= clock + rvclkhdr_7.reset <= reset + rvclkhdr_7.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_7.io.en <= _T_1872 @[lib.scala 393:17] + rvclkhdr_7.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1874 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1872 : @[Reg.scala 28:19] + _T_1874 <= io.stbuf_data_any @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + dccm_wr_data_Q <= _T_1874 @[lsu_dccm_ctl.scala 251:29] + reg _T_1875 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 252:69] + _T_1875 <= dccm_wr_bypass_d_m_lo @[lsu_dccm_ctl.scala 252:69] + dccm_wr_bypass_d_m_lo_Q <= _T_1875 @[lsu_dccm_ctl.scala 252:29] + reg _T_1876 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 253:69] + _T_1876 <= dccm_wr_bypass_d_m_hi @[lsu_dccm_ctl.scala 253:69] + dccm_wr_bypass_d_m_hi_Q <= _T_1876 @[lsu_dccm_ctl.scala 253:29] + reg _T_1877 : UInt, io.lsu_store_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 254:72] + _T_1877 <= io.store_data_m @[lsu_dccm_ctl.scala 254:72] + io.store_data_r <= _T_1877 @[lsu_dccm_ctl.scala 254:29] + node _T_1878 = bits(io.dccm.rd_data_lo, 31, 0) @[lsu_dccm_ctl.scala 267:48] + io.dccm_rdata_lo_m <= _T_1878 @[lsu_dccm_ctl.scala 267:27] + node _T_1879 = bits(io.dccm.rd_data_hi, 31, 0) @[lsu_dccm_ctl.scala 268:48] + io.dccm_rdata_hi_m <= _T_1879 @[lsu_dccm_ctl.scala 268:27] + node _T_1880 = bits(io.dccm.rd_data_lo, 38, 32) @[lsu_dccm_ctl.scala 269:48] + io.dccm_data_ecc_lo_m <= _T_1880 @[lsu_dccm_ctl.scala 269:27] + node _T_1881 = bits(io.dccm.rd_data_hi, 38, 32) @[lsu_dccm_ctl.scala 270:48] + io.dccm_data_ecc_hi_m <= _T_1881 @[lsu_dccm_ctl.scala 270:27] + node _T_1882 = and(io.lsu_pkt_r.valid, io.lsu_pkt_r.bits.store) @[lsu_dccm_ctl.scala 272:58] + node _T_1883 = and(_T_1882, io.addr_in_pic_r) @[lsu_dccm_ctl.scala 272:84] + node _T_1884 = and(_T_1883, io.lsu_commit_r) @[lsu_dccm_ctl.scala 272:103] + node _T_1885 = or(_T_1884, io.dma_pic_wen) @[lsu_dccm_ctl.scala 272:122] + io.lsu_pic.picm_wren <= _T_1885 @[lsu_dccm_ctl.scala 272:35] + node _T_1886 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.load) @[lsu_dccm_ctl.scala 273:58] + node _T_1887 = and(_T_1886, io.addr_in_pic_d) @[lsu_dccm_ctl.scala 273:84] + io.lsu_pic.picm_rden <= _T_1887 @[lsu_dccm_ctl.scala 273:35] + node _T_1888 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.store) @[lsu_dccm_ctl.scala 274:58] + node _T_1889 = and(_T_1888, io.addr_in_pic_d) @[lsu_dccm_ctl.scala 274:84] + io.lsu_pic.picm_mken <= _T_1889 @[lsu_dccm_ctl.scala 274:35] + node _T_1890 = mux(UInt<1>("h00"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] + node _T_1891 = bits(io.lsu_addr_d, 14, 0) @[lsu_dccm_ctl.scala 275:103] + node _T_1892 = cat(_T_1890, _T_1891) @[Cat.scala 29:58] + node _T_1893 = or(UInt<32>("h0f00c0000"), _T_1892) @[lsu_dccm_ctl.scala 275:62] + io.lsu_pic.picm_rdaddr <= _T_1893 @[lsu_dccm_ctl.scala 275:35] + node _T_1894 = mux(UInt<1>("h00"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] + node _T_1895 = bits(io.dma_pic_wen, 0, 0) @[lsu_dccm_ctl.scala 276:109] + node _T_1896 = bits(io.dma_dccm_ctl.dma_mem_addr, 14, 0) @[lsu_dccm_ctl.scala 276:144] + node _T_1897 = bits(io.lsu_addr_r, 14, 0) @[lsu_dccm_ctl.scala 276:172] + node _T_1898 = mux(_T_1895, _T_1896, _T_1897) @[lsu_dccm_ctl.scala 276:93] + node _T_1899 = cat(_T_1894, _T_1898) @[Cat.scala 29:58] + node _T_1900 = or(UInt<32>("h0f00c0000"), _T_1899) @[lsu_dccm_ctl.scala 276:62] + io.lsu_pic.picm_wraddr <= _T_1900 @[lsu_dccm_ctl.scala 276:35] + node _T_1901 = bits(picm_rd_data_m, 31, 0) @[lsu_dccm_ctl.scala 277:44] + io.picm_mask_data_m <= _T_1901 @[lsu_dccm_ctl.scala 277:27] + node _T_1902 = bits(io.dma_pic_wen, 0, 0) @[lsu_dccm_ctl.scala 278:57] + node _T_1903 = bits(io.dma_dccm_ctl.dma_mem_wdata, 31, 0) @[lsu_dccm_ctl.scala 278:93] + node _T_1904 = bits(io.store_datafn_lo_r, 31, 0) @[lsu_dccm_ctl.scala 278:120] + node _T_1905 = mux(_T_1902, _T_1903, _T_1904) @[lsu_dccm_ctl.scala 278:41] + io.lsu_pic.picm_wr_data <= _T_1905 @[lsu_dccm_ctl.scala 278:35] + reg _T_1906 : UInt, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 280:61] + _T_1906 <= lsu_dccm_rden_d @[lsu_dccm_ctl.scala 280:61] + io.lsu_dccm_rden_m <= _T_1906 @[lsu_dccm_ctl.scala 280:24] + reg _T_1907 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 281:61] + _T_1907 <= io.lsu_dccm_rden_m @[lsu_dccm_ctl.scala 281:61] + io.lsu_dccm_rden_r <= _T_1907 @[lsu_dccm_ctl.scala 281:24] + reg _T_1908 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 282:73] + _T_1908 <= io.lsu_double_ecc_error_r @[lsu_dccm_ctl.scala 282:73] + lsu_double_ecc_error_r_ff <= _T_1908 @[lsu_dccm_ctl.scala 282:33] + reg _T_1909 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 283:73] + _T_1909 <= ld_single_ecc_error_hi_r_ns @[lsu_dccm_ctl.scala 283:73] + ld_single_ecc_error_hi_r_ff <= _T_1909 @[lsu_dccm_ctl.scala 283:33] + reg _T_1910 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 284:73] + _T_1910 <= ld_single_ecc_error_lo_r_ns @[lsu_dccm_ctl.scala 284:73] + ld_single_ecc_error_lo_r_ff <= _T_1910 @[lsu_dccm_ctl.scala 284:33] + node _T_1911 = bits(io.end_addr_r, 15, 0) @[lsu_dccm_ctl.scala 285:48] + node _T_1912 = or(io.ld_single_ecc_error_r, io.clk_override) @[lsu_dccm_ctl.scala 285:90] + node _T_1913 = bits(_T_1912, 0, 0) @[lib.scala 8:44] + node _T_1914 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 285:128] + inst rvclkhdr_8 of rvclkhdr_11 @[lib.scala 390:23] + rvclkhdr_8.clock <= clock + rvclkhdr_8.reset <= reset + rvclkhdr_8.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_8.io.en <= _T_1913 @[lib.scala 393:17] + rvclkhdr_8.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1915 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1913 : @[Reg.scala 28:19] + _T_1915 <= _T_1911 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ld_sec_addr_hi_r_ff <= _T_1915 @[lsu_dccm_ctl.scala 285:25] + node _T_1916 = bits(io.lsu_addr_r, 15, 0) @[lsu_dccm_ctl.scala 286:48] + node _T_1917 = or(io.ld_single_ecc_error_r, io.clk_override) @[lsu_dccm_ctl.scala 286:90] + node _T_1918 = bits(_T_1917, 0, 0) @[lib.scala 8:44] + node _T_1919 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 286:128] + inst rvclkhdr_9 of rvclkhdr_12 @[lib.scala 390:23] + rvclkhdr_9.clock <= clock + rvclkhdr_9.reset <= reset + rvclkhdr_9.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_9.io.en <= _T_1918 @[lib.scala 393:17] + rvclkhdr_9.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1920 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1918 : @[Reg.scala 28:19] + _T_1920 <= _T_1916 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ld_sec_addr_lo_r_ff <= _T_1920 @[lsu_dccm_ctl.scala 286:25] + extmodule gated_latch_13 : output Q : Clock input CK : Clock @@ -3393,10 +3429,130 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + extmodule gated_latch_16 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_16 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_16 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_17 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_17 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_17 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_18 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_18 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_18 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_19 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_19 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_19 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_20 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_20 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_20 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + module lsu_stbuf : input clock : Clock input reset : AsyncReset - output io : {flip lsu_stbuf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip store_stbuf_reqvld_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip dec_lsu_valid_raw_d : UInt<1>, flip store_data_hi_r : UInt<32>, flip store_data_lo_r : UInt<32>, flip store_datafn_hi_r : UInt<32>, flip store_datafn_lo_r : UInt<32>, flip lsu_stbuf_commit_any : UInt<1>, flip lsu_addr_d : UInt<16>, flip lsu_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_d : UInt<16>, flip end_addr_m : UInt<32>, flip end_addr_r : UInt<32>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip addr_in_dccm_m : UInt<1>, flip addr_in_dccm_r : UInt<1>, flip lsu_cmpen_m : UInt<1>, flip scan_mode : UInt<1>, stbuf_reqvld_any : UInt<1>, stbuf_reqvld_flushed_any : UInt<1>, stbuf_addr_any : UInt<16>, stbuf_data_any : UInt<32>, lsu_stbuf_full_any : UInt<1>, lsu_stbuf_empty_any : UInt<1>, ldst_stbuf_reqvld_r : UInt<1>, stbuf_fwddata_hi_m : UInt<32>, stbuf_fwddata_lo_m : UInt<32>, stbuf_fwdbyteen_hi_m : UInt<4>, stbuf_fwdbyteen_lo_m : UInt<4>} + output io : {flip lsu_stbuf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip store_stbuf_reqvld_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip dec_lsu_valid_raw_d : UInt<1>, flip store_data_hi_r : UInt<32>, flip store_data_lo_r : UInt<32>, flip store_datafn_hi_r : UInt<32>, flip store_datafn_lo_r : UInt<32>, flip lsu_stbuf_commit_any : UInt<1>, flip lsu_addr_d : UInt<16>, flip lsu_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_d : UInt<16>, flip end_addr_m : UInt<32>, flip end_addr_r : UInt<32>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip addr_in_dccm_m : UInt<1>, flip addr_in_dccm_r : UInt<1>, flip lsu_cmpen_m : UInt<1>, flip scan_mode : UInt<1>, stbuf_reqvld_any : UInt<1>, stbuf_reqvld_flushed_any : UInt<1>, stbuf_addr_any : UInt<16>, stbuf_data_any : UInt<32>, lsu_stbuf_full_any : UInt<1>, lsu_stbuf_empty_any : UInt<1>, ldst_stbuf_reqvld_r : UInt<1>, stbuf_fwddata_hi_m : UInt<32>, stbuf_fwddata_lo_m : UInt<32>, stbuf_fwdbyteen_hi_m : UInt<4>, stbuf_fwdbyteen_lo_m : UInt<4>} io.stbuf_reqvld_any <= UInt<1>("h00") @[lsu_stbuf.scala 51:47] io.stbuf_reqvld_flushed_any <= UInt<1>("h00") @[lsu_stbuf.scala 52:35] @@ -4220,91 +4376,107 @@ circuit lsu : stbuf_byteen[3] <= _T_661 @[lsu_stbuf.scala 165:18] node _T_662 = bits(stbuf_wr_en, 0, 0) @[lsu_stbuf.scala 169:59] node _T_663 = bits(_T_662, 0, 0) @[lsu_stbuf.scala 169:69] - inst rvclkhdr of rvclkhdr_8 @[lib.scala 368:23] + inst rvclkhdr of rvclkhdr_13 @[lib.scala 390:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset - rvclkhdr.io.clk <= clock @[lib.scala 370:18] - rvclkhdr.io.en <= _T_663 @[lib.scala 371:17] - rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_664 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_664 <= stbuf_addrin[0] @[lib.scala 374:16] + rvclkhdr.io.clk <= clock @[lib.scala 392:18] + rvclkhdr.io.en <= _T_663 @[lib.scala 393:17] + rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_664 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_663 : @[Reg.scala 28:19] + _T_664 <= stbuf_addrin[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] stbuf_addr[0] <= _T_664 @[lsu_stbuf.scala 169:21] node _T_665 = bits(stbuf_wr_en, 0, 0) @[lsu_stbuf.scala 170:59] node _T_666 = bits(_T_665, 0, 0) @[lsu_stbuf.scala 170:69] - inst rvclkhdr_1 of rvclkhdr_9 @[lib.scala 368:23] + inst rvclkhdr_1 of rvclkhdr_14 @[lib.scala 390:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset - rvclkhdr_1.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_1.io.en <= _T_666 @[lib.scala 371:17] - rvclkhdr_1.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_667 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_667 <= stbuf_datain[0] @[lib.scala 374:16] + rvclkhdr_1.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_1.io.en <= _T_666 @[lib.scala 393:17] + rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_667 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_666 : @[Reg.scala 28:19] + _T_667 <= stbuf_datain[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] stbuf_data[0] <= _T_667 @[lsu_stbuf.scala 170:21] node _T_668 = bits(stbuf_wr_en, 1, 1) @[lsu_stbuf.scala 169:59] node _T_669 = bits(_T_668, 0, 0) @[lsu_stbuf.scala 169:69] - inst rvclkhdr_2 of rvclkhdr_10 @[lib.scala 368:23] + inst rvclkhdr_2 of rvclkhdr_15 @[lib.scala 390:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset - rvclkhdr_2.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_2.io.en <= _T_669 @[lib.scala 371:17] - rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_670 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_670 <= stbuf_addrin[1] @[lib.scala 374:16] + rvclkhdr_2.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_2.io.en <= _T_669 @[lib.scala 393:17] + rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_670 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_669 : @[Reg.scala 28:19] + _T_670 <= stbuf_addrin[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] stbuf_addr[1] <= _T_670 @[lsu_stbuf.scala 169:21] node _T_671 = bits(stbuf_wr_en, 1, 1) @[lsu_stbuf.scala 170:59] node _T_672 = bits(_T_671, 0, 0) @[lsu_stbuf.scala 170:69] - inst rvclkhdr_3 of rvclkhdr_11 @[lib.scala 368:23] + inst rvclkhdr_3 of rvclkhdr_16 @[lib.scala 390:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset - rvclkhdr_3.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_3.io.en <= _T_672 @[lib.scala 371:17] - rvclkhdr_3.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_673 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_673 <= stbuf_datain[1] @[lib.scala 374:16] + rvclkhdr_3.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_3.io.en <= _T_672 @[lib.scala 393:17] + rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_673 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_672 : @[Reg.scala 28:19] + _T_673 <= stbuf_datain[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] stbuf_data[1] <= _T_673 @[lsu_stbuf.scala 170:21] node _T_674 = bits(stbuf_wr_en, 2, 2) @[lsu_stbuf.scala 169:59] node _T_675 = bits(_T_674, 0, 0) @[lsu_stbuf.scala 169:69] - inst rvclkhdr_4 of rvclkhdr_12 @[lib.scala 368:23] + inst rvclkhdr_4 of rvclkhdr_17 @[lib.scala 390:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset - rvclkhdr_4.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_4.io.en <= _T_675 @[lib.scala 371:17] - rvclkhdr_4.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_676 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_676 <= stbuf_addrin[2] @[lib.scala 374:16] + rvclkhdr_4.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_4.io.en <= _T_675 @[lib.scala 393:17] + rvclkhdr_4.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_676 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_675 : @[Reg.scala 28:19] + _T_676 <= stbuf_addrin[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] stbuf_addr[2] <= _T_676 @[lsu_stbuf.scala 169:21] node _T_677 = bits(stbuf_wr_en, 2, 2) @[lsu_stbuf.scala 170:59] node _T_678 = bits(_T_677, 0, 0) @[lsu_stbuf.scala 170:69] - inst rvclkhdr_5 of rvclkhdr_13 @[lib.scala 368:23] + inst rvclkhdr_5 of rvclkhdr_18 @[lib.scala 390:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset - rvclkhdr_5.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_5.io.en <= _T_678 @[lib.scala 371:17] - rvclkhdr_5.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_679 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_679 <= stbuf_datain[2] @[lib.scala 374:16] + rvclkhdr_5.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_5.io.en <= _T_678 @[lib.scala 393:17] + rvclkhdr_5.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_679 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_678 : @[Reg.scala 28:19] + _T_679 <= stbuf_datain[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] stbuf_data[2] <= _T_679 @[lsu_stbuf.scala 170:21] node _T_680 = bits(stbuf_wr_en, 3, 3) @[lsu_stbuf.scala 169:59] node _T_681 = bits(_T_680, 0, 0) @[lsu_stbuf.scala 169:69] - inst rvclkhdr_6 of rvclkhdr_14 @[lib.scala 368:23] + inst rvclkhdr_6 of rvclkhdr_19 @[lib.scala 390:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset - rvclkhdr_6.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_6.io.en <= _T_681 @[lib.scala 371:17] - rvclkhdr_6.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_682 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_682 <= stbuf_addrin[3] @[lib.scala 374:16] + rvclkhdr_6.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_6.io.en <= _T_681 @[lib.scala 393:17] + rvclkhdr_6.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_682 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_681 : @[Reg.scala 28:19] + _T_682 <= stbuf_addrin[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] stbuf_addr[3] <= _T_682 @[lsu_stbuf.scala 169:21] node _T_683 = bits(stbuf_wr_en, 3, 3) @[lsu_stbuf.scala 170:59] node _T_684 = bits(_T_683, 0, 0) @[lsu_stbuf.scala 170:69] - inst rvclkhdr_7 of rvclkhdr_15 @[lib.scala 368:23] + inst rvclkhdr_7 of rvclkhdr_20 @[lib.scala 390:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset - rvclkhdr_7.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_7.io.en <= _T_684 @[lib.scala 371:17] - rvclkhdr_7.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_685 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_685 <= stbuf_datain[3] @[lib.scala 374:16] + rvclkhdr_7.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_7.io.en <= _T_684 @[lib.scala 393:17] + rvclkhdr_7.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_685 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_684 : @[Reg.scala 28:19] + _T_685 <= stbuf_datain[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] stbuf_data[3] <= _T_685 @[lsu_stbuf.scala 170:21] node _T_686 = dshr(stbuf_vld, RdPtr) @[lsu_stbuf.scala 183:43] node _T_687 = bits(_T_686, 0, 0) @[lsu_stbuf.scala 183:43] @@ -5052,7 +5224,7 @@ circuit lsu : node _T_1311 = cat(_T_1310, _T_1309) @[Cat.scala 29:58] io.stbuf_fwddata_hi_m <= _T_1311 @[lsu_stbuf.scala 272:25] - extmodule gated_latch_16 : + extmodule gated_latch_21 : output Q : Clock input CK : Clock input EN : UInt<1> @@ -5061,12 +5233,12 @@ circuit lsu : defname = gated_latch - module rvclkhdr_16 : + module rvclkhdr_21 : input clock : Clock input reset : Reset output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} - inst clkhdr of gated_latch_16 @[lib.scala 334:26] + inst clkhdr of gated_latch_21 @[lib.scala 334:26] clkhdr.SE is invalid clkhdr.EN is invalid clkhdr.CK is invalid @@ -5076,7 +5248,7 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - extmodule gated_latch_17 : + extmodule gated_latch_22 : output Q : Clock input CK : Clock input EN : UInt<1> @@ -5085,12 +5257,12 @@ circuit lsu : defname = gated_latch - module rvclkhdr_17 : + module rvclkhdr_22 : input clock : Clock input reset : Reset output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} - inst clkhdr of gated_latch_17 @[lib.scala 334:26] + inst clkhdr of gated_latch_22 @[lib.scala 334:26] clkhdr.SE is invalid clkhdr.EN is invalid clkhdr.CK is invalid @@ -5100,7 +5272,7 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - extmodule gated_latch_18 : + extmodule gated_latch_23 : output Q : Clock input CK : Clock input EN : UInt<1> @@ -5109,12 +5281,12 @@ circuit lsu : defname = gated_latch - module rvclkhdr_18 : + module rvclkhdr_23 : input clock : Clock input reset : Reset output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} - inst clkhdr of gated_latch_18 @[lib.scala 334:26] + inst clkhdr of gated_latch_23 @[lib.scala 334:26] clkhdr.SE is invalid clkhdr.EN is invalid clkhdr.CK is invalid @@ -5124,7 +5296,7 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - extmodule gated_latch_19 : + extmodule gated_latch_24 : output Q : Clock input CK : Clock input EN : UInt<1> @@ -5133,12 +5305,12 @@ circuit lsu : defname = gated_latch - module rvclkhdr_19 : + module rvclkhdr_24 : input clock : Clock input reset : Reset output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} - inst clkhdr of gated_latch_19 @[lib.scala 334:26] + inst clkhdr of gated_latch_24 @[lib.scala 334:26] clkhdr.SE is invalid clkhdr.EN is invalid clkhdr.CK is invalid @@ -5151,7 +5323,7 @@ circuit lsu : module lsu_ecc : input clock : Clock input reset : AsyncReset - output io : {flip lsu_c2_r_clk : Clock, flip clk_override : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip stbuf_data_any : UInt<32>, flip dec_tlu_core_ecc_disable : UInt<1>, flip lsu_dccm_rden_r : UInt<1>, flip addr_in_dccm_r : UInt<1>, flip lsu_addr_r : UInt<16>, flip end_addr_r : UInt<16>, flip lsu_addr_m : UInt<16>, flip end_addr_m : UInt<16>, flip dccm_rdata_hi_r : UInt<32>, flip dccm_rdata_lo_r : UInt<32>, flip dccm_rdata_hi_m : UInt<32>, flip dccm_rdata_lo_m : UInt<32>, flip dccm_data_ecc_hi_r : UInt<7>, flip dccm_data_ecc_lo_r : UInt<7>, flip dccm_data_ecc_hi_m : UInt<7>, flip dccm_data_ecc_lo_m : UInt<7>, flip ld_single_ecc_error_r : UInt<1>, flip ld_single_ecc_error_r_ff : UInt<1>, flip lsu_dccm_rden_m : UInt<1>, flip addr_in_dccm_m : UInt<1>, flip dma_dccm_wen : UInt<1>, flip dma_dccm_wdata_lo : UInt<32>, flip dma_dccm_wdata_hi : UInt<32>, flip scan_mode : UInt<1>, sec_data_hi_r : UInt<32>, sec_data_lo_r : UInt<32>, sec_data_hi_m : UInt<32>, sec_data_lo_m : UInt<32>, sec_data_hi_r_ff : UInt<32>, sec_data_lo_r_ff : UInt<32>, dma_dccm_wdata_ecc_hi : UInt<7>, dma_dccm_wdata_ecc_lo : UInt<7>, stbuf_ecc_any : UInt<7>, sec_data_ecc_hi_r_ff : UInt<7>, sec_data_ecc_lo_r_ff : UInt<7>, single_ecc_error_hi_r : UInt<1>, single_ecc_error_lo_r : UInt<1>, lsu_single_ecc_error_r : UInt<1>, lsu_double_ecc_error_r : UInt<1>, lsu_single_ecc_error_m : UInt<1>, lsu_double_ecc_error_m : UInt<1>} + output io : {flip lsu_c2_r_clk : Clock, flip clk_override : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip stbuf_data_any : UInt<32>, flip dec_tlu_core_ecc_disable : UInt<1>, flip lsu_dccm_rden_r : UInt<1>, flip addr_in_dccm_r : UInt<1>, flip lsu_addr_r : UInt<16>, flip end_addr_r : UInt<16>, flip lsu_addr_m : UInt<16>, flip end_addr_m : UInt<16>, flip dccm_rdata_hi_r : UInt<32>, flip dccm_rdata_lo_r : UInt<32>, flip dccm_rdata_hi_m : UInt<32>, flip dccm_rdata_lo_m : UInt<32>, flip dccm_data_ecc_hi_r : UInt<7>, flip dccm_data_ecc_lo_r : UInt<7>, flip dccm_data_ecc_hi_m : UInt<7>, flip dccm_data_ecc_lo_m : UInt<7>, flip ld_single_ecc_error_r : UInt<1>, flip ld_single_ecc_error_r_ff : UInt<1>, flip lsu_dccm_rden_m : UInt<1>, flip addr_in_dccm_m : UInt<1>, flip dma_dccm_wen : UInt<1>, flip dma_dccm_wdata_lo : UInt<32>, flip dma_dccm_wdata_hi : UInt<32>, flip scan_mode : UInt<1>, sec_data_hi_r : UInt<32>, sec_data_lo_r : UInt<32>, sec_data_hi_m : UInt<32>, sec_data_lo_m : UInt<32>, sec_data_hi_r_ff : UInt<32>, sec_data_lo_r_ff : UInt<32>, dma_dccm_wdata_ecc_hi : UInt<7>, dma_dccm_wdata_ecc_lo : UInt<7>, stbuf_ecc_any : UInt<7>, sec_data_ecc_hi_r_ff : UInt<7>, sec_data_ecc_lo_r_ff : UInt<7>, single_ecc_error_hi_r : UInt<1>, single_ecc_error_lo_r : UInt<1>, lsu_single_ecc_error_r : UInt<1>, lsu_double_ecc_error_r : UInt<1>, lsu_single_ecc_error_m : UInt<1>, lsu_double_ecc_error_m : UInt<1>} wire is_ldst_r : UInt<1> is_ldst_r <= UInt<1>("h00") @@ -6585,7 +6757,7 @@ circuit lsu : node _T_1118 = xorr(_T_1116) @[lib.scala 127:23] node _T_1119 = xor(_T_1117, _T_1118) @[lib.scala 127:18] node dccm_wdata_ecc_hi_any = cat(_T_1119, _T_1116) @[Cat.scala 29:58] - when UInt<1>("h00") : @[lsu_ecc.scala 102:30] + when UInt<1>("h01") : @[lsu_ecc.scala 102:30] node _T_1120 = bits(io.lsu_addr_r, 2, 2) @[lsu_ecc.scala 103:33] node _T_1121 = bits(io.end_addr_r, 2, 2) @[lsu_ecc.scala 103:54] node _T_1122 = neq(_T_1120, _T_1121) @[lsu_ecc.scala 103:37] @@ -6664,24 +6836,28 @@ circuit lsu : _T_1152 <= single_ecc_error_hi_any @[lsu_ecc.scala 143:72] io.single_ecc_error_hi_r <= _T_1152 @[lsu_ecc.scala 143:62] node _T_1153 = or(io.lsu_single_ecc_error_m, io.clk_override) @[lsu_ecc.scala 144:87] - inst rvclkhdr of rvclkhdr_16 @[lib.scala 368:23] + inst rvclkhdr of rvclkhdr_21 @[lib.scala 390:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset - rvclkhdr.io.clk <= clock @[lib.scala 370:18] - rvclkhdr.io.en <= _T_1153 @[lib.scala 371:17] - rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_1154 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1154 <= io.sec_data_hi_m @[lib.scala 374:16] + rvclkhdr.io.clk <= clock @[lib.scala 392:18] + rvclkhdr.io.en <= _T_1153 @[lib.scala 393:17] + rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1154 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1153 : @[Reg.scala 28:19] + _T_1154 <= io.sec_data_hi_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] io.sec_data_hi_r <= _T_1154 @[lsu_ecc.scala 144:34] node _T_1155 = or(io.lsu_single_ecc_error_m, io.clk_override) @[lsu_ecc.scala 145:87] - inst rvclkhdr_1 of rvclkhdr_17 @[lib.scala 368:23] + inst rvclkhdr_1 of rvclkhdr_22 @[lib.scala 390:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset - rvclkhdr_1.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_1.io.en <= _T_1155 @[lib.scala 371:17] - rvclkhdr_1.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_1156 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1156 <= io.sec_data_lo_m @[lib.scala 374:16] + rvclkhdr_1.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_1.io.en <= _T_1155 @[lib.scala 393:17] + rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1156 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1155 : @[Reg.scala 28:19] + _T_1156 <= io.sec_data_lo_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] io.sec_data_lo_r <= _T_1156 @[lsu_ecc.scala 145:34] skip @[lsu_ecc.scala 122:16] node _T_1157 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_ecc.scala 148:56] @@ -6700,30 +6876,34 @@ circuit lsu : io.dma_dccm_wdata_ecc_hi <= dccm_wdata_ecc_hi_any @[lsu_ecc.scala 153:28] io.dma_dccm_wdata_ecc_lo <= dccm_wdata_ecc_lo_any @[lsu_ecc.scala 154:28] node _T_1165 = or(io.ld_single_ecc_error_r, io.clk_override) @[lsu_ecc.scala 156:75] - inst rvclkhdr_2 of rvclkhdr_18 @[lib.scala 368:23] + inst rvclkhdr_2 of rvclkhdr_23 @[lib.scala 390:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset - rvclkhdr_2.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_2.io.en <= _T_1165 @[lib.scala 371:17] - rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_1166 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1166 <= io.sec_data_hi_r @[lib.scala 374:16] + rvclkhdr_2.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_2.io.en <= _T_1165 @[lib.scala 393:17] + rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1166 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1165 : @[Reg.scala 28:19] + _T_1166 <= io.sec_data_hi_r @[Reg.scala 28:23] + skip @[Reg.scala 28:19] io.sec_data_hi_r_ff <= _T_1166 @[lsu_ecc.scala 156:23] node _T_1167 = or(io.ld_single_ecc_error_r, io.clk_override) @[lsu_ecc.scala 157:75] - inst rvclkhdr_3 of rvclkhdr_19 @[lib.scala 368:23] + inst rvclkhdr_3 of rvclkhdr_24 @[lib.scala 390:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset - rvclkhdr_3.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_3.io.en <= _T_1167 @[lib.scala 371:17] - rvclkhdr_3.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_1168 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1168 <= io.sec_data_lo_r @[lib.scala 374:16] + rvclkhdr_3.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_3.io.en <= _T_1167 @[lib.scala 393:17] + rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1168 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1167 : @[Reg.scala 28:19] + _T_1168 <= io.sec_data_lo_r @[Reg.scala 28:23] + skip @[Reg.scala 28:19] io.sec_data_lo_r_ff <= _T_1168 @[lsu_ecc.scala 157:23] module lsu_trigger : input clock : Clock input reset : AsyncReset - output io : {flip trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_m : UInt<32>, flip store_data_m : UInt<32>, lsu_trigger_match_m : UInt<4>} + output io : {flip trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_m : UInt<32>, flip store_data_m : UInt<32>, lsu_trigger_match_m : UInt<4>} wire trigger_enable : UInt<1> trigger_enable <= UInt<1>("h00") @@ -7987,126 +8167,6 @@ circuit lsu : node _T_1118 = cat(_T_1117, _T_311) @[Cat.scala 29:58] io.lsu_trigger_match_m <= _T_1118 @[lsu_trigger.scala 20:25] - extmodule gated_latch_20 : - output Q : Clock - input CK : Clock - input EN : UInt<1> - input SE : UInt<1> - - defname = gated_latch - - - module rvclkhdr_20 : - input clock : Clock - input reset : Reset - output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} - - inst clkhdr of gated_latch_20 @[lib.scala 334:26] - clkhdr.SE is invalid - clkhdr.EN is invalid - clkhdr.CK is invalid - clkhdr.Q is invalid - io.l1clk <= clkhdr.Q @[lib.scala 335:14] - clkhdr.CK <= io.clk @[lib.scala 336:18] - clkhdr.EN <= io.en @[lib.scala 337:18] - clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - - extmodule gated_latch_21 : - output Q : Clock - input CK : Clock - input EN : UInt<1> - input SE : UInt<1> - - defname = gated_latch - - - module rvclkhdr_21 : - input clock : Clock - input reset : Reset - output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} - - inst clkhdr of gated_latch_21 @[lib.scala 334:26] - clkhdr.SE is invalid - clkhdr.EN is invalid - clkhdr.CK is invalid - clkhdr.Q is invalid - io.l1clk <= clkhdr.Q @[lib.scala 335:14] - clkhdr.CK <= io.clk @[lib.scala 336:18] - clkhdr.EN <= io.en @[lib.scala 337:18] - clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - - extmodule gated_latch_22 : - output Q : Clock - input CK : Clock - input EN : UInt<1> - input SE : UInt<1> - - defname = gated_latch - - - module rvclkhdr_22 : - input clock : Clock - input reset : Reset - output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} - - inst clkhdr of gated_latch_22 @[lib.scala 334:26] - clkhdr.SE is invalid - clkhdr.EN is invalid - clkhdr.CK is invalid - clkhdr.Q is invalid - io.l1clk <= clkhdr.Q @[lib.scala 335:14] - clkhdr.CK <= io.clk @[lib.scala 336:18] - clkhdr.EN <= io.en @[lib.scala 337:18] - clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - - extmodule gated_latch_23 : - output Q : Clock - input CK : Clock - input EN : UInt<1> - input SE : UInt<1> - - defname = gated_latch - - - module rvclkhdr_23 : - input clock : Clock - input reset : Reset - output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} - - inst clkhdr of gated_latch_23 @[lib.scala 334:26] - clkhdr.SE is invalid - clkhdr.EN is invalid - clkhdr.CK is invalid - clkhdr.Q is invalid - io.l1clk <= clkhdr.Q @[lib.scala 335:14] - clkhdr.CK <= io.clk @[lib.scala 336:18] - clkhdr.EN <= io.en @[lib.scala 337:18] - clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - - extmodule gated_latch_24 : - output Q : Clock - input CK : Clock - input EN : UInt<1> - input SE : UInt<1> - - defname = gated_latch - - - module rvclkhdr_24 : - input clock : Clock - input reset : Reset - output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} - - inst clkhdr of gated_latch_24 @[lib.scala 334:26] - clkhdr.SE is invalid - clkhdr.EN is invalid - clkhdr.CK is invalid - clkhdr.Q is invalid - io.l1clk <= clkhdr.Q @[lib.scala 335:14] - clkhdr.CK <= io.clk @[lib.scala 336:18] - clkhdr.EN <= io.en @[lib.scala 337:18] - clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - extmodule gated_latch_25 : output Q : Clock input CK : Clock @@ -8275,159 +8335,6 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] - module lsu_clkdomain : - input clock : Clock - input reset : AsyncReset - output io : {flip active_clk : Clock, flip clk_override : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dma_dccm_req : UInt<1>, flip ldst_stbuf_reqvld_r : UInt<1>, flip stbuf_reqvld_any : UInt<1>, flip stbuf_reqvld_flushed_any : UInt<1>, flip lsu_busreq_r : UInt<1>, flip lsu_bus_buffer_pend_any : UInt<1>, flip lsu_bus_buffer_empty_any : UInt<1>, flip lsu_stbuf_empty_any : UInt<1>, flip lsu_bus_clk_en : UInt<1>, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_bus_obuf_c1_clken : UInt<1>, lsu_busm_clken : UInt<1>, lsu_c1_m_clk : Clock, lsu_c1_r_clk : Clock, lsu_c2_m_clk : Clock, lsu_c2_r_clk : Clock, lsu_store_c1_m_clk : Clock, lsu_store_c1_r_clk : Clock, lsu_stbuf_c1_clk : Clock, lsu_bus_obuf_c1_clk : Clock, lsu_bus_ibuf_c1_clk : Clock, lsu_bus_buf_c1_clk : Clock, lsu_busm_clk : Clock, lsu_free_c2_clk : Clock, flip scan_mode : UInt<1>} - - wire lsu_c1_m_clken_q : UInt<1> @[lsu_clkdomain.scala 60:36] - wire lsu_c1_r_clken_q : UInt<1> @[lsu_clkdomain.scala 61:36] - wire lsu_free_c1_clken_q : UInt<1> @[lsu_clkdomain.scala 62:36] - node _T = or(io.lsu_p.valid, io.dma_dccm_req) @[lsu_clkdomain.scala 64:47] - node lsu_c1_m_clken = or(_T, io.clk_override) @[lsu_clkdomain.scala 64:65] - node _T_1 = or(io.lsu_pkt_m.valid, lsu_c1_m_clken_q) @[lsu_clkdomain.scala 65:51] - node lsu_c1_r_clken = or(_T_1, io.clk_override) @[lsu_clkdomain.scala 65:70] - node _T_2 = or(lsu_c1_m_clken, lsu_c1_m_clken_q) @[lsu_clkdomain.scala 67:47] - node lsu_c2_m_clken = or(_T_2, io.clk_override) @[lsu_clkdomain.scala 67:66] - node _T_3 = or(lsu_c1_r_clken, lsu_c1_r_clken_q) @[lsu_clkdomain.scala 68:47] - node lsu_c2_r_clken = or(_T_3, io.clk_override) @[lsu_clkdomain.scala 68:66] - node _T_4 = and(lsu_c1_m_clken, io.lsu_pkt_d.bits.store) @[lsu_clkdomain.scala 70:49] - node lsu_store_c1_m_clken = or(_T_4, io.clk_override) @[lsu_clkdomain.scala 70:76] - node _T_5 = and(lsu_c1_r_clken, io.lsu_pkt_m.bits.store) @[lsu_clkdomain.scala 71:49] - node lsu_store_c1_r_clken = or(_T_5, io.clk_override) @[lsu_clkdomain.scala 71:76] - node _T_6 = or(io.ldst_stbuf_reqvld_r, io.stbuf_reqvld_any) @[lsu_clkdomain.scala 72:55] - node _T_7 = or(_T_6, io.stbuf_reqvld_flushed_any) @[lsu_clkdomain.scala 72:77] - node lsu_stbuf_c1_clken = or(_T_7, io.clk_override) @[lsu_clkdomain.scala 72:107] - node lsu_bus_ibuf_c1_clken = or(io.lsu_busreq_r, io.clk_override) @[lsu_clkdomain.scala 73:49] - node _T_8 = or(io.lsu_bus_buffer_pend_any, io.lsu_busreq_r) @[lsu_clkdomain.scala 74:62] - node _T_9 = or(_T_8, io.clk_override) @[lsu_clkdomain.scala 74:80] - node _T_10 = and(_T_9, io.lsu_bus_clk_en) @[lsu_clkdomain.scala 74:99] - io.lsu_bus_obuf_c1_clken <= _T_10 @[lsu_clkdomain.scala 74:30] - node _T_11 = eq(io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu_clkdomain.scala 75:32] - node _T_12 = or(_T_11, io.lsu_busreq_r) @[lsu_clkdomain.scala 75:61] - node _T_13 = or(_T_12, io.dec_tlu_force_halt) @[lsu_clkdomain.scala 75:79] - node lsu_bus_buf_c1_clken = or(_T_13, io.clk_override) @[lsu_clkdomain.scala 75:103] - node _T_14 = or(io.lsu_p.valid, io.lsu_pkt_d.valid) @[lsu_clkdomain.scala 77:48] - node _T_15 = or(_T_14, io.lsu_pkt_m.valid) @[lsu_clkdomain.scala 77:69] - node _T_16 = or(_T_15, io.lsu_pkt_r.valid) @[lsu_clkdomain.scala 77:90] - node _T_17 = eq(io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu_clkdomain.scala 77:114] - node _T_18 = or(_T_16, _T_17) @[lsu_clkdomain.scala 77:112] - node _T_19 = eq(io.lsu_stbuf_empty_any, UInt<1>("h00")) @[lsu_clkdomain.scala 77:145] - node _T_20 = or(_T_18, _T_19) @[lsu_clkdomain.scala 77:143] - node lsu_free_c1_clken = or(_T_20, io.clk_override) @[lsu_clkdomain.scala 77:169] - node _T_21 = or(lsu_free_c1_clken, lsu_free_c1_clken_q) @[lsu_clkdomain.scala 78:50] - node lsu_free_c2_clken = or(_T_21, io.clk_override) @[lsu_clkdomain.scala 78:72] - node _T_22 = eq(io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu_clkdomain.scala 79:25] - node _T_23 = or(_T_22, io.lsu_busreq_r) @[lsu_clkdomain.scala 79:54] - node _T_24 = or(_T_23, io.clk_override) @[lsu_clkdomain.scala 79:72] - node _T_25 = and(_T_24, io.lsu_bus_clk_en) @[lsu_clkdomain.scala 79:91] - io.lsu_busm_clken <= _T_25 @[lsu_clkdomain.scala 79:21] - reg _T_26 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_clkdomain.scala 82:62] - _T_26 <= lsu_free_c1_clken @[lsu_clkdomain.scala 82:62] - lsu_free_c1_clken_q <= _T_26 @[lsu_clkdomain.scala 82:26] - reg _T_27 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_clkdomain.scala 84:67] - _T_27 <= lsu_c1_m_clken @[lsu_clkdomain.scala 84:67] - lsu_c1_m_clken_q <= _T_27 @[lsu_clkdomain.scala 84:26] - reg _T_28 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_clkdomain.scala 85:67] - _T_28 <= lsu_c1_r_clken @[lsu_clkdomain.scala 85:67] - lsu_c1_r_clken_q <= _T_28 @[lsu_clkdomain.scala 85:26] - node _T_29 = bits(lsu_c1_m_clken, 0, 0) @[lsu_clkdomain.scala 87:59] - inst rvclkhdr of rvclkhdr_20 @[lib.scala 343:22] - rvclkhdr.clock <= clock - rvclkhdr.reset <= reset - rvclkhdr.io.clk <= clock @[lib.scala 344:17] - rvclkhdr.io.en <= _T_29 @[lib.scala 345:16] - rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_c1_m_clk <= rvclkhdr.io.l1clk @[lsu_clkdomain.scala 87:26] - node _T_30 = bits(lsu_c1_r_clken, 0, 0) @[lsu_clkdomain.scala 88:59] - inst rvclkhdr_1 of rvclkhdr_21 @[lib.scala 343:22] - rvclkhdr_1.clock <= clock - rvclkhdr_1.reset <= reset - rvclkhdr_1.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_1.io.en <= _T_30 @[lib.scala 345:16] - rvclkhdr_1.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_c1_r_clk <= rvclkhdr_1.io.l1clk @[lsu_clkdomain.scala 88:26] - node _T_31 = bits(lsu_c2_m_clken, 0, 0) @[lsu_clkdomain.scala 89:59] - inst rvclkhdr_2 of rvclkhdr_22 @[lib.scala 343:22] - rvclkhdr_2.clock <= clock - rvclkhdr_2.reset <= reset - rvclkhdr_2.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_2.io.en <= _T_31 @[lib.scala 345:16] - rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_c2_m_clk <= rvclkhdr_2.io.l1clk @[lsu_clkdomain.scala 89:26] - node _T_32 = bits(lsu_c2_r_clken, 0, 0) @[lsu_clkdomain.scala 90:59] - inst rvclkhdr_3 of rvclkhdr_23 @[lib.scala 343:22] - rvclkhdr_3.clock <= clock - rvclkhdr_3.reset <= reset - rvclkhdr_3.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_3.io.en <= _T_32 @[lib.scala 345:16] - rvclkhdr_3.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_c2_r_clk <= rvclkhdr_3.io.l1clk @[lsu_clkdomain.scala 90:26] - node _T_33 = bits(lsu_store_c1_m_clken, 0, 0) @[lsu_clkdomain.scala 91:65] - inst rvclkhdr_4 of rvclkhdr_24 @[lib.scala 343:22] - rvclkhdr_4.clock <= clock - rvclkhdr_4.reset <= reset - rvclkhdr_4.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_4.io.en <= _T_33 @[lib.scala 345:16] - rvclkhdr_4.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_store_c1_m_clk <= rvclkhdr_4.io.l1clk @[lsu_clkdomain.scala 91:26] - node _T_34 = bits(lsu_store_c1_r_clken, 0, 0) @[lsu_clkdomain.scala 92:65] - inst rvclkhdr_5 of rvclkhdr_25 @[lib.scala 343:22] - rvclkhdr_5.clock <= clock - rvclkhdr_5.reset <= reset - rvclkhdr_5.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_5.io.en <= _T_34 @[lib.scala 345:16] - rvclkhdr_5.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_store_c1_r_clk <= rvclkhdr_5.io.l1clk @[lsu_clkdomain.scala 92:26] - node _T_35 = bits(lsu_stbuf_c1_clken, 0, 0) @[lsu_clkdomain.scala 93:63] - inst rvclkhdr_6 of rvclkhdr_26 @[lib.scala 343:22] - rvclkhdr_6.clock <= clock - rvclkhdr_6.reset <= reset - rvclkhdr_6.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_6.io.en <= _T_35 @[lib.scala 345:16] - rvclkhdr_6.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_stbuf_c1_clk <= rvclkhdr_6.io.l1clk @[lsu_clkdomain.scala 93:26] - node _T_36 = bits(lsu_bus_ibuf_c1_clken, 0, 0) @[lsu_clkdomain.scala 94:66] - inst rvclkhdr_7 of rvclkhdr_27 @[lib.scala 343:22] - rvclkhdr_7.clock <= clock - rvclkhdr_7.reset <= reset - rvclkhdr_7.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_7.io.en <= _T_36 @[lib.scala 345:16] - rvclkhdr_7.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_bus_ibuf_c1_clk <= rvclkhdr_7.io.l1clk @[lsu_clkdomain.scala 94:26] - node _T_37 = bits(io.lsu_bus_obuf_c1_clken, 0, 0) @[lsu_clkdomain.scala 95:69] - inst rvclkhdr_8 of rvclkhdr_28 @[lib.scala 343:22] - rvclkhdr_8.clock <= clock - rvclkhdr_8.reset <= reset - rvclkhdr_8.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_8.io.en <= _T_37 @[lib.scala 345:16] - rvclkhdr_8.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_bus_obuf_c1_clk <= rvclkhdr_8.io.l1clk @[lsu_clkdomain.scala 95:26] - node _T_38 = bits(lsu_bus_buf_c1_clken, 0, 0) @[lsu_clkdomain.scala 96:65] - inst rvclkhdr_9 of rvclkhdr_29 @[lib.scala 343:22] - rvclkhdr_9.clock <= clock - rvclkhdr_9.reset <= reset - rvclkhdr_9.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_9.io.en <= _T_38 @[lib.scala 345:16] - rvclkhdr_9.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_bus_buf_c1_clk <= rvclkhdr_9.io.l1clk @[lsu_clkdomain.scala 96:26] - node _T_39 = bits(io.lsu_busm_clken, 0, 0) @[lsu_clkdomain.scala 97:62] - inst rvclkhdr_10 of rvclkhdr_30 @[lib.scala 343:22] - rvclkhdr_10.clock <= clock - rvclkhdr_10.reset <= reset - rvclkhdr_10.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_10.io.en <= _T_39 @[lib.scala 345:16] - rvclkhdr_10.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_busm_clk <= rvclkhdr_10.io.l1clk @[lsu_clkdomain.scala 97:26] - node _T_40 = bits(lsu_free_c2_clken, 0, 0) @[lsu_clkdomain.scala 98:62] - inst rvclkhdr_11 of rvclkhdr_31 @[lib.scala 343:22] - rvclkhdr_11.clock <= clock - rvclkhdr_11.reset <= reset - rvclkhdr_11.io.clk <= clock @[lib.scala 344:17] - rvclkhdr_11.io.en <= _T_40 @[lib.scala 345:16] - rvclkhdr_11.io.scan_mode <= io.scan_mode @[lib.scala 346:23] - io.lsu_free_c2_clk <= rvclkhdr_11.io.l1clk @[lsu_clkdomain.scala 98:26] - extmodule gated_latch_32 : output Q : Clock input CK : Clock @@ -8548,6 +8455,159 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + module lsu_clkdomain : + input clock : Clock + input reset : AsyncReset + output io : {flip active_clk : Clock, flip clk_override : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dma_dccm_req : UInt<1>, flip ldst_stbuf_reqvld_r : UInt<1>, flip stbuf_reqvld_any : UInt<1>, flip stbuf_reqvld_flushed_any : UInt<1>, flip lsu_busreq_r : UInt<1>, flip lsu_bus_buffer_pend_any : UInt<1>, flip lsu_bus_buffer_empty_any : UInt<1>, flip lsu_stbuf_empty_any : UInt<1>, flip lsu_bus_clk_en : UInt<1>, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_bus_obuf_c1_clken : UInt<1>, lsu_busm_clken : UInt<1>, lsu_c1_m_clk : Clock, lsu_c1_r_clk : Clock, lsu_c2_m_clk : Clock, lsu_c2_r_clk : Clock, lsu_store_c1_m_clk : Clock, lsu_store_c1_r_clk : Clock, lsu_stbuf_c1_clk : Clock, lsu_bus_obuf_c1_clk : Clock, lsu_bus_ibuf_c1_clk : Clock, lsu_bus_buf_c1_clk : Clock, lsu_busm_clk : Clock, lsu_free_c2_clk : Clock, flip scan_mode : UInt<1>} + + wire lsu_c1_m_clken_q : UInt<1> @[lsu_clkdomain.scala 60:36] + wire lsu_c1_r_clken_q : UInt<1> @[lsu_clkdomain.scala 61:36] + wire lsu_free_c1_clken_q : UInt<1> @[lsu_clkdomain.scala 62:36] + node _T = or(io.lsu_p.valid, io.dma_dccm_req) @[lsu_clkdomain.scala 64:47] + node lsu_c1_m_clken = or(_T, io.clk_override) @[lsu_clkdomain.scala 64:65] + node _T_1 = or(io.lsu_pkt_m.valid, lsu_c1_m_clken_q) @[lsu_clkdomain.scala 65:51] + node lsu_c1_r_clken = or(_T_1, io.clk_override) @[lsu_clkdomain.scala 65:70] + node _T_2 = or(lsu_c1_m_clken, lsu_c1_m_clken_q) @[lsu_clkdomain.scala 67:47] + node lsu_c2_m_clken = or(_T_2, io.clk_override) @[lsu_clkdomain.scala 67:66] + node _T_3 = or(lsu_c1_r_clken, lsu_c1_r_clken_q) @[lsu_clkdomain.scala 68:47] + node lsu_c2_r_clken = or(_T_3, io.clk_override) @[lsu_clkdomain.scala 68:66] + node _T_4 = and(lsu_c1_m_clken, io.lsu_pkt_d.bits.store) @[lsu_clkdomain.scala 70:49] + node lsu_store_c1_m_clken = or(_T_4, io.clk_override) @[lsu_clkdomain.scala 70:76] + node _T_5 = and(lsu_c1_r_clken, io.lsu_pkt_m.bits.store) @[lsu_clkdomain.scala 71:49] + node lsu_store_c1_r_clken = or(_T_5, io.clk_override) @[lsu_clkdomain.scala 71:76] + node _T_6 = or(io.ldst_stbuf_reqvld_r, io.stbuf_reqvld_any) @[lsu_clkdomain.scala 72:55] + node _T_7 = or(_T_6, io.stbuf_reqvld_flushed_any) @[lsu_clkdomain.scala 72:77] + node lsu_stbuf_c1_clken = or(_T_7, io.clk_override) @[lsu_clkdomain.scala 72:107] + node lsu_bus_ibuf_c1_clken = or(io.lsu_busreq_r, io.clk_override) @[lsu_clkdomain.scala 73:49] + node _T_8 = or(io.lsu_bus_buffer_pend_any, io.lsu_busreq_r) @[lsu_clkdomain.scala 74:62] + node _T_9 = or(_T_8, io.clk_override) @[lsu_clkdomain.scala 74:80] + node _T_10 = and(_T_9, io.lsu_bus_clk_en) @[lsu_clkdomain.scala 74:99] + io.lsu_bus_obuf_c1_clken <= _T_10 @[lsu_clkdomain.scala 74:30] + node _T_11 = eq(io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu_clkdomain.scala 75:32] + node _T_12 = or(_T_11, io.lsu_busreq_r) @[lsu_clkdomain.scala 75:61] + node _T_13 = or(_T_12, io.dec_tlu_force_halt) @[lsu_clkdomain.scala 75:79] + node lsu_bus_buf_c1_clken = or(_T_13, io.clk_override) @[lsu_clkdomain.scala 75:103] + node _T_14 = or(io.lsu_p.valid, io.lsu_pkt_d.valid) @[lsu_clkdomain.scala 77:48] + node _T_15 = or(_T_14, io.lsu_pkt_m.valid) @[lsu_clkdomain.scala 77:69] + node _T_16 = or(_T_15, io.lsu_pkt_r.valid) @[lsu_clkdomain.scala 77:90] + node _T_17 = eq(io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu_clkdomain.scala 77:114] + node _T_18 = or(_T_16, _T_17) @[lsu_clkdomain.scala 77:112] + node _T_19 = eq(io.lsu_stbuf_empty_any, UInt<1>("h00")) @[lsu_clkdomain.scala 77:145] + node _T_20 = or(_T_18, _T_19) @[lsu_clkdomain.scala 77:143] + node lsu_free_c1_clken = or(_T_20, io.clk_override) @[lsu_clkdomain.scala 77:169] + node _T_21 = or(lsu_free_c1_clken, lsu_free_c1_clken_q) @[lsu_clkdomain.scala 78:50] + node lsu_free_c2_clken = or(_T_21, io.clk_override) @[lsu_clkdomain.scala 78:72] + node _T_22 = eq(io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu_clkdomain.scala 79:25] + node _T_23 = or(_T_22, io.lsu_busreq_r) @[lsu_clkdomain.scala 79:54] + node _T_24 = or(_T_23, io.clk_override) @[lsu_clkdomain.scala 79:72] + node _T_25 = and(_T_24, io.lsu_bus_clk_en) @[lsu_clkdomain.scala 79:91] + io.lsu_busm_clken <= _T_25 @[lsu_clkdomain.scala 79:21] + reg _T_26 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_clkdomain.scala 82:62] + _T_26 <= lsu_free_c1_clken @[lsu_clkdomain.scala 82:62] + lsu_free_c1_clken_q <= _T_26 @[lsu_clkdomain.scala 82:26] + reg _T_27 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_clkdomain.scala 84:67] + _T_27 <= lsu_c1_m_clken @[lsu_clkdomain.scala 84:67] + lsu_c1_m_clken_q <= _T_27 @[lsu_clkdomain.scala 84:26] + reg _T_28 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_clkdomain.scala 85:67] + _T_28 <= lsu_c1_r_clken @[lsu_clkdomain.scala 85:67] + lsu_c1_r_clken_q <= _T_28 @[lsu_clkdomain.scala 85:26] + node _T_29 = bits(lsu_c1_m_clken, 0, 0) @[lsu_clkdomain.scala 87:60] + inst rvclkhdr of rvclkhdr_25 @[lib.scala 352:22] + rvclkhdr.clock <= clock + rvclkhdr.reset <= reset + rvclkhdr.io.clk <= clock @[lib.scala 353:17] + rvclkhdr.io.en <= _T_29 @[lib.scala 354:16] + rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_c1_m_clk <= rvclkhdr.io.l1clk @[lsu_clkdomain.scala 87:26] + node _T_30 = bits(lsu_c1_r_clken, 0, 0) @[lsu_clkdomain.scala 88:60] + inst rvclkhdr_1 of rvclkhdr_26 @[lib.scala 352:22] + rvclkhdr_1.clock <= clock + rvclkhdr_1.reset <= reset + rvclkhdr_1.io.clk <= clock @[lib.scala 353:17] + rvclkhdr_1.io.en <= _T_30 @[lib.scala 354:16] + rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_c1_r_clk <= rvclkhdr_1.io.l1clk @[lsu_clkdomain.scala 88:26] + node _T_31 = bits(lsu_c2_m_clken, 0, 0) @[lsu_clkdomain.scala 89:60] + inst rvclkhdr_2 of rvclkhdr_27 @[lib.scala 352:22] + rvclkhdr_2.clock <= clock + rvclkhdr_2.reset <= reset + rvclkhdr_2.io.clk <= clock @[lib.scala 353:17] + rvclkhdr_2.io.en <= _T_31 @[lib.scala 354:16] + rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_c2_m_clk <= rvclkhdr_2.io.l1clk @[lsu_clkdomain.scala 89:26] + node _T_32 = bits(lsu_c2_r_clken, 0, 0) @[lsu_clkdomain.scala 90:60] + inst rvclkhdr_3 of rvclkhdr_28 @[lib.scala 352:22] + rvclkhdr_3.clock <= clock + rvclkhdr_3.reset <= reset + rvclkhdr_3.io.clk <= clock @[lib.scala 353:17] + rvclkhdr_3.io.en <= _T_32 @[lib.scala 354:16] + rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_c2_r_clk <= rvclkhdr_3.io.l1clk @[lsu_clkdomain.scala 90:26] + node _T_33 = bits(lsu_store_c1_m_clken, 0, 0) @[lsu_clkdomain.scala 91:66] + inst rvclkhdr_4 of rvclkhdr_29 @[lib.scala 352:22] + rvclkhdr_4.clock <= clock + rvclkhdr_4.reset <= reset + rvclkhdr_4.io.clk <= clock @[lib.scala 353:17] + rvclkhdr_4.io.en <= _T_33 @[lib.scala 354:16] + rvclkhdr_4.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_store_c1_m_clk <= rvclkhdr_4.io.l1clk @[lsu_clkdomain.scala 91:26] + node _T_34 = bits(lsu_store_c1_r_clken, 0, 0) @[lsu_clkdomain.scala 92:66] + inst rvclkhdr_5 of rvclkhdr_30 @[lib.scala 352:22] + rvclkhdr_5.clock <= clock + rvclkhdr_5.reset <= reset + rvclkhdr_5.io.clk <= clock @[lib.scala 353:17] + rvclkhdr_5.io.en <= _T_34 @[lib.scala 354:16] + rvclkhdr_5.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_store_c1_r_clk <= rvclkhdr_5.io.l1clk @[lsu_clkdomain.scala 92:26] + node _T_35 = bits(lsu_stbuf_c1_clken, 0, 0) @[lsu_clkdomain.scala 93:64] + inst rvclkhdr_6 of rvclkhdr_31 @[lib.scala 352:22] + rvclkhdr_6.clock <= clock + rvclkhdr_6.reset <= reset + rvclkhdr_6.io.clk <= clock @[lib.scala 353:17] + rvclkhdr_6.io.en <= _T_35 @[lib.scala 354:16] + rvclkhdr_6.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_stbuf_c1_clk <= rvclkhdr_6.io.l1clk @[lsu_clkdomain.scala 93:26] + node _T_36 = bits(lsu_bus_ibuf_c1_clken, 0, 0) @[lsu_clkdomain.scala 94:67] + inst rvclkhdr_7 of rvclkhdr_32 @[lib.scala 352:22] + rvclkhdr_7.clock <= clock + rvclkhdr_7.reset <= reset + rvclkhdr_7.io.clk <= clock @[lib.scala 353:17] + rvclkhdr_7.io.en <= _T_36 @[lib.scala 354:16] + rvclkhdr_7.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_bus_ibuf_c1_clk <= rvclkhdr_7.io.l1clk @[lsu_clkdomain.scala 94:26] + node _T_37 = bits(io.lsu_bus_obuf_c1_clken, 0, 0) @[lsu_clkdomain.scala 95:69] + inst rvclkhdr_8 of rvclkhdr_33 @[lib.scala 343:22] + rvclkhdr_8.clock <= clock + rvclkhdr_8.reset <= reset + rvclkhdr_8.io.clk <= clock @[lib.scala 344:17] + rvclkhdr_8.io.en <= _T_37 @[lib.scala 345:16] + rvclkhdr_8.io.scan_mode <= UInt<1>("h00") @[lib.scala 346:23] + io.lsu_bus_obuf_c1_clk <= rvclkhdr_8.io.l1clk @[lsu_clkdomain.scala 95:26] + node _T_38 = bits(lsu_bus_buf_c1_clken, 0, 0) @[lsu_clkdomain.scala 96:66] + inst rvclkhdr_9 of rvclkhdr_34 @[lib.scala 352:22] + rvclkhdr_9.clock <= clock + rvclkhdr_9.reset <= reset + rvclkhdr_9.io.clk <= clock @[lib.scala 353:17] + rvclkhdr_9.io.en <= _T_38 @[lib.scala 354:16] + rvclkhdr_9.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_bus_buf_c1_clk <= rvclkhdr_9.io.l1clk @[lsu_clkdomain.scala 96:26] + node _T_39 = bits(io.lsu_busm_clken, 0, 0) @[lsu_clkdomain.scala 97:62] + inst rvclkhdr_10 of rvclkhdr_35 @[lib.scala 343:22] + rvclkhdr_10.clock <= clock + rvclkhdr_10.reset <= reset + rvclkhdr_10.io.clk <= clock @[lib.scala 344:17] + rvclkhdr_10.io.en <= _T_39 @[lib.scala 345:16] + rvclkhdr_10.io.scan_mode <= UInt<1>("h00") @[lib.scala 346:23] + io.lsu_busm_clk <= rvclkhdr_10.io.l1clk @[lsu_clkdomain.scala 97:26] + node _T_40 = bits(lsu_free_c2_clken, 0, 0) @[lsu_clkdomain.scala 98:63] + inst rvclkhdr_11 of rvclkhdr_36 @[lib.scala 352:22] + rvclkhdr_11.clock <= clock + rvclkhdr_11.reset <= reset + rvclkhdr_11.io.clk <= clock @[lib.scala 353:17] + rvclkhdr_11.io.en <= _T_40 @[lib.scala 354:16] + rvclkhdr_11.io.scan_mode <= UInt<1>("h00") @[lib.scala 355:23] + io.lsu_free_c2_clk <= rvclkhdr_11.io.l1clk @[lsu_clkdomain.scala 98:26] + extmodule gated_latch_37 : output Q : Clock input CK : Clock @@ -8716,10 +8776,130 @@ circuit lsu : clkhdr.EN <= io.en @[lib.scala 337:18] clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + extmodule gated_latch_44 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_44 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_44 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_45 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_45 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_45 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_46 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_46 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_46 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_47 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_47 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_47 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_48 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_48 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_48 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + module lsu_bus_buffer : input clock : Clock input reset : AsyncReset - output io : {flip clk_override : UInt<1>, flip scan_mode : UInt<1>, tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>}, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}, flip dec_tlu_force_halt : UInt<1>, flip lsu_bus_obuf_c1_clken : UInt<1>, flip lsu_busm_clken : UInt<1>, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_busm_clk : Clock, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_m : UInt<32>, flip end_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip no_word_merge_r : UInt<1>, flip no_dword_merge_r : UInt<1>, flip lsu_busreq_m : UInt<1>, flip ld_full_hit_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip ldst_byteen_ext_m : UInt<8>, lsu_axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip lsu_bus_clk_en : UInt<1>, flip lsu_bus_clk_en_q : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, ld_byte_hit_buf_lo : UInt<4>, ld_byte_hit_buf_hi : UInt<4>, ld_fwddata_buf_lo : UInt<32>, ld_fwddata_buf_hi : UInt<32>} + output io : {flip clk_override : UInt<1>, flip scan_mode : UInt<1>, tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>}, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}, flip dec_tlu_force_halt : UInt<1>, flip lsu_bus_obuf_c1_clken : UInt<1>, flip lsu_busm_clken : UInt<1>, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_busm_clk : Clock, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_m : UInt<32>, flip end_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip no_word_merge_r : UInt<1>, flip no_dword_merge_r : UInt<1>, flip lsu_busreq_m : UInt<1>, flip ld_full_hit_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip ldst_byteen_ext_m : UInt<8>, lsu_axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip lsu_bus_clk_en : UInt<1>, flip lsu_bus_clk_en_q : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, ld_byte_hit_buf_lo : UInt<4>, ld_byte_hit_buf_hi : UInt<4>, ld_fwddata_buf_lo : UInt<32>, ld_fwddata_buf_hi : UInt<32>} wire buf_addr : UInt<32>[4] @[lsu_bus_buffer.scala 70:22] wire buf_state : UInt<3>[4] @[lsu_bus_buffer.scala 71:23] @@ -8879,10 +9059,10 @@ circuit lsu : buf_ldfwdtag[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 117:16] buf_ldfwdtag[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 117:16] wire buf_rst : UInt<1>[4] @[lsu_bus_buffer.scala 118:21] - buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 119:11] - buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 119:11] - buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 119:11] - buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 119:11] + buf_rst[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 119:11] + buf_rst[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 119:11] + buf_rst[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 119:11] + buf_rst[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 119:11] wire ibuf_drainvec_vld : UInt<4> ibuf_drainvec_vld <= UInt<1>("h00") wire buf_byteen_in : UInt<4>[4] @[lsu_bus_buffer.scala 121:27] @@ -9880,10 +10060,10 @@ circuit lsu : node _T_921 = cat(_T_920, _T_911) @[Cat.scala 29:58] node _T_922 = cat(_T_921, _T_902) @[Cat.scala 29:58] node ibuf_data_in = cat(_T_922, _T_893) @[Cat.scala 29:58] - node _T_923 = lt(ibuf_timer, UInt<3>("h07")) @[lsu_bus_buffer.scala 236:59] - node _T_924 = bits(_T_923, 0, 0) @[lsu_bus_buffer.scala 236:79] - node _T_925 = add(ibuf_timer, UInt<1>("h01")) @[lsu_bus_buffer.scala 236:93] - node _T_926 = tail(_T_925, 1) @[lsu_bus_buffer.scala 236:93] + node _T_923 = lt(ibuf_timer, UInt<3>("h07")) @[lsu_bus_buffer.scala 236:60] + node _T_924 = bits(_T_923, 0, 0) @[lsu_bus_buffer.scala 236:81] + node _T_925 = add(ibuf_timer, UInt<1>("h01")) @[lsu_bus_buffer.scala 236:95] + node _T_926 = tail(_T_925, 1) @[lsu_bus_buffer.scala 236:95] node _T_927 = mux(_T_924, _T_926, ibuf_timer) @[lsu_bus_buffer.scala 236:47] node ibuf_timer_in = mux(ibuf_wr_en, UInt<1>("h00"), _T_927) @[lsu_bus_buffer.scala 236:26] node _T_928 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 238:36] @@ -10012,28 +10192,32 @@ circuit lsu : when ibuf_wr_en : @[Reg.scala 28:19] ibuf_sz <= ibuf_sz_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - inst rvclkhdr of rvclkhdr_32 @[lib.scala 368:23] + inst rvclkhdr of rvclkhdr_37 @[lib.scala 390:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset - rvclkhdr.io.clk <= clock @[lib.scala 370:18] - rvclkhdr.io.en <= ibuf_wr_en @[lib.scala 371:17] - rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_1012 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1012 <= ibuf_addr_in @[lib.scala 374:16] + rvclkhdr.io.clk <= clock @[lib.scala 392:18] + rvclkhdr.io.en <= ibuf_wr_en @[lib.scala 393:17] + rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1012 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + _T_1012 <= ibuf_addr_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] ibuf_addr <= _T_1012 @[lsu_bus_buffer.scala 253:13] reg _T_1013 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when ibuf_wr_en : @[Reg.scala 28:19] _T_1013 <= ibuf_byteen_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] ibuf_byteen <= _T_1013 @[lsu_bus_buffer.scala 254:15] - inst rvclkhdr_1 of rvclkhdr_33 @[lib.scala 368:23] + inst rvclkhdr_1 of rvclkhdr_38 @[lib.scala 390:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset - rvclkhdr_1.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_1.io.en <= ibuf_wr_en @[lib.scala 371:17] - rvclkhdr_1.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_1014 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1014 <= ibuf_data_in @[lib.scala 374:16] + rvclkhdr_1.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_1.io.en <= ibuf_wr_en @[lib.scala 393:17] + rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1014 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + _T_1014 <= ibuf_data_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] ibuf_data <= _T_1014 @[lsu_bus_buffer.scala 255:13] reg _T_1015 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 256:55] _T_1015 <= ibuf_timer_in @[lsu_bus_buffer.scala 256:55] @@ -10168,10 +10352,10 @@ circuit lsu : obuf_nosend <= UInt<1>("h00") wire bus_addr_match_pending : UInt<1> bus_addr_match_pending <= UInt<1>("h00") - node _T_1091 = and(ibuf_buf_byp, io.lsu_commit_r) @[lsu_bus_buffer.scala 287:32] - node _T_1092 = and(io.is_sideeffects_r, bus_sideeffect_pend) @[lsu_bus_buffer.scala 287:74] - node _T_1093 = eq(_T_1092, UInt<1>("h00")) @[lsu_bus_buffer.scala 287:52] - node _T_1094 = and(_T_1091, _T_1093) @[lsu_bus_buffer.scala 287:50] + node _T_1091 = and(ibuf_buf_byp, io.lsu_commit_r) @[lsu_bus_buffer.scala 288:32] + node _T_1092 = and(io.is_sideeffects_r, bus_sideeffect_pend) @[lsu_bus_buffer.scala 288:74] + node _T_1093 = eq(_T_1092, UInt<1>("h00")) @[lsu_bus_buffer.scala 288:52] + node _T_1094 = and(_T_1091, _T_1093) @[lsu_bus_buffer.scala 288:50] node _T_1095 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1096 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1097 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10185,8 +10369,8 @@ circuit lsu : node _T_1105 = or(_T_1104, _T_1102) @[Mux.scala 27:72] wire _T_1106 : UInt<3> @[Mux.scala 27:72] _T_1106 <= _T_1105 @[Mux.scala 27:72] - node _T_1107 = eq(_T_1106, UInt<3>("h02")) @[lsu_bus_buffer.scala 288:36] - node _T_1108 = and(_T_1107, found_cmdptr0) @[lsu_bus_buffer.scala 288:47] + node _T_1107 = eq(_T_1106, UInt<3>("h02")) @[lsu_bus_buffer.scala 289:36] + node _T_1108 = and(_T_1107, found_cmdptr0) @[lsu_bus_buffer.scala 289:47] node _T_1109 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58] node _T_1110 = cat(_T_1109, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58] node _T_1111 = cat(_T_1110, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58] @@ -10207,8 +10391,8 @@ circuit lsu : node _T_1126 = or(_T_1125, _T_1123) @[Mux.scala 27:72] wire _T_1127 : UInt<1> @[Mux.scala 27:72] _T_1127 <= _T_1126 @[Mux.scala 27:72] - node _T_1128 = eq(_T_1127, UInt<1>("h00")) @[lsu_bus_buffer.scala 289:23] - node _T_1129 = and(_T_1108, _T_1128) @[lsu_bus_buffer.scala 289:21] + node _T_1128 = eq(_T_1127, UInt<1>("h00")) @[lsu_bus_buffer.scala 290:23] + node _T_1129 = and(_T_1108, _T_1128) @[lsu_bus_buffer.scala 290:21] node _T_1130 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] node _T_1131 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 60:129] node _T_1132 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] @@ -10226,9 +10410,9 @@ circuit lsu : node _T_1144 = or(_T_1143, _T_1141) @[Mux.scala 27:72] wire _T_1145 : UInt<1> @[Mux.scala 27:72] _T_1145 <= _T_1144 @[Mux.scala 27:72] - node _T_1146 = and(_T_1145, bus_sideeffect_pend) @[lsu_bus_buffer.scala 289:141] - node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[lsu_bus_buffer.scala 289:105] - node _T_1148 = and(_T_1129, _T_1147) @[lsu_bus_buffer.scala 289:103] + node _T_1146 = and(_T_1145, bus_sideeffect_pend) @[lsu_bus_buffer.scala 290:141] + node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[lsu_bus_buffer.scala 290:105] + node _T_1148 = and(_T_1129, _T_1147) @[lsu_bus_buffer.scala 290:103] node _T_1149 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58] node _T_1150 = cat(_T_1149, buf_dual[1]) @[Cat.scala 29:58] node _T_1151 = cat(_T_1150, buf_dual[0]) @[Cat.scala 29:58] @@ -10269,7 +10453,7 @@ circuit lsu : node _T_1185 = or(_T_1184, _T_1182) @[Mux.scala 27:72] wire _T_1186 : UInt<1> @[Mux.scala 27:72] _T_1186 <= _T_1185 @[Mux.scala 27:72] - node _T_1187 = and(_T_1167, _T_1186) @[lsu_bus_buffer.scala 290:77] + node _T_1187 = and(_T_1167, _T_1186) @[lsu_bus_buffer.scala 291:77] node _T_1188 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] node _T_1189 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 60:129] node _T_1190 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] @@ -10287,10 +10471,10 @@ circuit lsu : node _T_1202 = or(_T_1201, _T_1199) @[Mux.scala 27:72] wire _T_1203 : UInt<1> @[Mux.scala 27:72] _T_1203 <= _T_1202 @[Mux.scala 27:72] - node _T_1204 = eq(_T_1203, UInt<1>("h00")) @[lsu_bus_buffer.scala 290:150] - node _T_1205 = and(_T_1187, _T_1204) @[lsu_bus_buffer.scala 290:148] - node _T_1206 = eq(_T_1205, UInt<1>("h00")) @[lsu_bus_buffer.scala 290:8] - node _T_1207 = or(_T_1206, found_cmdptr1) @[lsu_bus_buffer.scala 290:181] + node _T_1204 = eq(_T_1203, UInt<1>("h00")) @[lsu_bus_buffer.scala 291:150] + node _T_1205 = and(_T_1187, _T_1204) @[lsu_bus_buffer.scala 291:148] + node _T_1206 = eq(_T_1205, UInt<1>("h00")) @[lsu_bus_buffer.scala 291:8] + node _T_1207 = or(_T_1206, found_cmdptr1) @[lsu_bus_buffer.scala 291:181] node _T_1208 = cat(buf_nomerge[3], buf_nomerge[2]) @[Cat.scala 29:58] node _T_1209 = cat(_T_1208, buf_nomerge[1]) @[Cat.scala 29:58] node _T_1210 = cat(_T_1209, buf_nomerge[0]) @[Cat.scala 29:58] @@ -10311,28 +10495,28 @@ circuit lsu : node _T_1225 = or(_T_1224, _T_1222) @[Mux.scala 27:72] wire _T_1226 : UInt<1> @[Mux.scala 27:72] _T_1226 <= _T_1225 @[Mux.scala 27:72] - node _T_1227 = or(_T_1207, _T_1226) @[lsu_bus_buffer.scala 290:197] - node _T_1228 = or(_T_1227, obuf_force_wr_en) @[lsu_bus_buffer.scala 290:269] - node _T_1229 = and(_T_1148, _T_1228) @[lsu_bus_buffer.scala 289:164] - node _T_1230 = or(_T_1094, _T_1229) @[lsu_bus_buffer.scala 287:98] - node _T_1231 = eq(obuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 291:48] - node _T_1232 = or(bus_cmd_ready, _T_1231) @[lsu_bus_buffer.scala 291:46] - node _T_1233 = or(_T_1232, obuf_nosend) @[lsu_bus_buffer.scala 291:60] - node _T_1234 = and(_T_1230, _T_1233) @[lsu_bus_buffer.scala 291:29] - node _T_1235 = eq(obuf_wr_wait, UInt<1>("h00")) @[lsu_bus_buffer.scala 291:77] - node _T_1236 = and(_T_1234, _T_1235) @[lsu_bus_buffer.scala 291:75] - node _T_1237 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 291:94] - node _T_1238 = and(_T_1236, _T_1237) @[lsu_bus_buffer.scala 291:92] - node _T_1239 = and(_T_1238, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 291:118] - obuf_wr_en <= _T_1239 @[lsu_bus_buffer.scala 287:14] + node _T_1227 = or(_T_1207, _T_1226) @[lsu_bus_buffer.scala 291:197] + node _T_1228 = or(_T_1227, obuf_force_wr_en) @[lsu_bus_buffer.scala 291:269] + node _T_1229 = and(_T_1148, _T_1228) @[lsu_bus_buffer.scala 290:164] + node _T_1230 = or(_T_1094, _T_1229) @[lsu_bus_buffer.scala 288:98] + node _T_1231 = eq(obuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 292:48] + node _T_1232 = or(bus_cmd_ready, _T_1231) @[lsu_bus_buffer.scala 292:46] + node _T_1233 = or(_T_1232, obuf_nosend) @[lsu_bus_buffer.scala 292:60] + node _T_1234 = and(_T_1230, _T_1233) @[lsu_bus_buffer.scala 292:29] + node _T_1235 = eq(obuf_wr_wait, UInt<1>("h00")) @[lsu_bus_buffer.scala 292:77] + node _T_1236 = and(_T_1234, _T_1235) @[lsu_bus_buffer.scala 292:75] + node _T_1237 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 292:94] + node _T_1238 = and(_T_1236, _T_1237) @[lsu_bus_buffer.scala 292:92] + node _T_1239 = and(_T_1238, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 292:118] + obuf_wr_en <= _T_1239 @[lsu_bus_buffer.scala 288:14] wire bus_cmd_sent : UInt<1> bus_cmd_sent <= UInt<1>("h00") - node _T_1240 = and(obuf_valid, obuf_nosend) @[lsu_bus_buffer.scala 293:47] - node _T_1241 = or(bus_cmd_sent, _T_1240) @[lsu_bus_buffer.scala 293:33] - node _T_1242 = eq(obuf_wr_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 293:65] - node _T_1243 = and(_T_1241, _T_1242) @[lsu_bus_buffer.scala 293:63] - node _T_1244 = and(_T_1243, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 293:77] - node obuf_rst = or(_T_1244, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 293:98] + node _T_1240 = and(obuf_valid, obuf_nosend) @[lsu_bus_buffer.scala 295:47] + node _T_1241 = or(bus_cmd_sent, _T_1240) @[lsu_bus_buffer.scala 295:33] + node _T_1242 = eq(obuf_wr_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 295:65] + node _T_1243 = and(_T_1241, _T_1242) @[lsu_bus_buffer.scala 295:63] + node _T_1244 = and(_T_1243, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 295:77] + node obuf_rst = or(_T_1244, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 295:98] node _T_1245 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] node _T_1246 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 60:129] node _T_1247 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] @@ -10350,7 +10534,7 @@ circuit lsu : node _T_1259 = or(_T_1258, _T_1256) @[Mux.scala 27:72] wire _T_1260 : UInt<1> @[Mux.scala 27:72] _T_1260 <= _T_1259 @[Mux.scala 27:72] - node obuf_write_in = mux(ibuf_buf_byp, io.lsu_pkt_r.bits.store, _T_1260) @[lsu_bus_buffer.scala 294:26] + node obuf_write_in = mux(ibuf_buf_byp, io.lsu_pkt_r.bits.store, _T_1260) @[lsu_bus_buffer.scala 296:26] node _T_1261 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] node _T_1262 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 60:129] node _T_1263 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] @@ -10368,7 +10552,7 @@ circuit lsu : node _T_1275 = or(_T_1274, _T_1272) @[Mux.scala 27:72] wire _T_1276 : UInt<1> @[Mux.scala 27:72] _T_1276 <= _T_1275 @[Mux.scala 27:72] - node obuf_sideeffect_in = mux(ibuf_buf_byp, io.is_sideeffects_r, _T_1276) @[lsu_bus_buffer.scala 295:31] + node obuf_sideeffect_in = mux(ibuf_buf_byp, io.is_sideeffects_r, _T_1276) @[lsu_bus_buffer.scala 297:31] node _T_1277 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1278 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1279 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10382,12 +10566,12 @@ circuit lsu : node _T_1287 = or(_T_1286, _T_1284) @[Mux.scala 27:72] wire _T_1288 : UInt<32> @[Mux.scala 27:72] _T_1288 <= _T_1287 @[Mux.scala 27:72] - node obuf_addr_in = mux(ibuf_buf_byp, io.lsu_addr_r, _T_1288) @[lsu_bus_buffer.scala 296:25] - wire buf_sz : UInt<2>[4] @[lsu_bus_buffer.scala 297:20] - buf_sz[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 298:10] - buf_sz[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 298:10] - buf_sz[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 298:10] - buf_sz[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 298:10] + node obuf_addr_in = mux(ibuf_buf_byp, io.lsu_addr_r, _T_1288) @[lsu_bus_buffer.scala 298:25] + wire buf_sz : UInt<2>[4] @[lsu_bus_buffer.scala 299:20] + buf_sz[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 300:10] + buf_sz[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 300:10] + buf_sz[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 300:10] + buf_sz[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 300:10] node _T_1289 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] node _T_1290 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1291 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] @@ -10402,41 +10586,41 @@ circuit lsu : node _T_1300 = or(_T_1299, _T_1297) @[Mux.scala 27:72] wire _T_1301 : UInt<2> @[Mux.scala 27:72] _T_1301 <= _T_1300 @[Mux.scala 27:72] - node obuf_sz_in = mux(ibuf_buf_byp, _T_1289, _T_1301) @[lsu_bus_buffer.scala 299:23] + node obuf_sz_in = mux(ibuf_buf_byp, _T_1289, _T_1301) @[lsu_bus_buffer.scala 301:23] wire obuf_merge_en : UInt<1> obuf_merge_en <= UInt<1>("h00") - node obuf_tag0_in = mux(ibuf_buf_byp, WrPtr0_r, CmdPtr0) @[lsu_bus_buffer.scala 302:25] - node obuf_tag1_in = mux(ibuf_buf_byp, WrPtr1_r, CmdPtr1) @[lsu_bus_buffer.scala 304:25] + node obuf_tag0_in = mux(ibuf_buf_byp, WrPtr0_r, CmdPtr0) @[lsu_bus_buffer.scala 304:25] + node obuf_tag1_in = mux(ibuf_buf_byp, WrPtr1_r, CmdPtr1) @[lsu_bus_buffer.scala 306:25] wire obuf_cmd_done : UInt<1> obuf_cmd_done <= UInt<1>("h00") wire bus_wcmd_sent : UInt<1> bus_wcmd_sent <= UInt<1>("h00") - node _T_1302 = or(obuf_wr_en, obuf_rst) @[lsu_bus_buffer.scala 307:39] - node _T_1303 = eq(_T_1302, UInt<1>("h00")) @[lsu_bus_buffer.scala 307:26] - node _T_1304 = or(obuf_cmd_done, bus_wcmd_sent) @[lsu_bus_buffer.scala 307:68] - node obuf_cmd_done_in = and(_T_1303, _T_1304) @[lsu_bus_buffer.scala 307:51] + node _T_1302 = or(obuf_wr_en, obuf_rst) @[lsu_bus_buffer.scala 309:39] + node _T_1303 = eq(_T_1302, UInt<1>("h00")) @[lsu_bus_buffer.scala 309:26] + node _T_1304 = or(obuf_cmd_done, bus_wcmd_sent) @[lsu_bus_buffer.scala 309:68] + node obuf_cmd_done_in = and(_T_1303, _T_1304) @[lsu_bus_buffer.scala 309:51] wire obuf_data_done : UInt<1> obuf_data_done <= UInt<1>("h00") wire bus_wdata_sent : UInt<1> bus_wdata_sent <= UInt<1>("h00") - node _T_1305 = or(obuf_wr_en, obuf_rst) @[lsu_bus_buffer.scala 310:40] - node _T_1306 = eq(_T_1305, UInt<1>("h00")) @[lsu_bus_buffer.scala 310:27] - node _T_1307 = or(obuf_data_done, bus_wdata_sent) @[lsu_bus_buffer.scala 310:70] - node obuf_data_done_in = and(_T_1306, _T_1307) @[lsu_bus_buffer.scala 310:52] - node _T_1308 = bits(obuf_sz_in, 1, 0) @[lsu_bus_buffer.scala 311:67] - node _T_1309 = eq(_T_1308, UInt<1>("h00")) @[lsu_bus_buffer.scala 311:72] - node _T_1310 = bits(obuf_sz_in, 0, 0) @[lsu_bus_buffer.scala 311:92] - node _T_1311 = bits(obuf_addr_in, 0, 0) @[lsu_bus_buffer.scala 311:111] - node _T_1312 = eq(_T_1311, UInt<1>("h00")) @[lsu_bus_buffer.scala 311:98] - node _T_1313 = and(_T_1310, _T_1312) @[lsu_bus_buffer.scala 311:96] - node _T_1314 = or(_T_1309, _T_1313) @[lsu_bus_buffer.scala 311:79] - node _T_1315 = bits(obuf_sz_in, 1, 1) @[lsu_bus_buffer.scala 311:129] - node _T_1316 = bits(obuf_addr_in, 1, 0) @[lsu_bus_buffer.scala 311:147] - node _T_1317 = orr(_T_1316) @[lsu_bus_buffer.scala 311:153] - node _T_1318 = eq(_T_1317, UInt<1>("h00")) @[lsu_bus_buffer.scala 311:134] - node _T_1319 = and(_T_1315, _T_1318) @[lsu_bus_buffer.scala 311:132] - node _T_1320 = or(_T_1314, _T_1319) @[lsu_bus_buffer.scala 311:116] - node obuf_aligned_in = mux(ibuf_buf_byp, is_aligned_r, _T_1320) @[lsu_bus_buffer.scala 311:28] + node _T_1305 = or(obuf_wr_en, obuf_rst) @[lsu_bus_buffer.scala 312:40] + node _T_1306 = eq(_T_1305, UInt<1>("h00")) @[lsu_bus_buffer.scala 312:27] + node _T_1307 = or(obuf_data_done, bus_wdata_sent) @[lsu_bus_buffer.scala 312:70] + node obuf_data_done_in = and(_T_1306, _T_1307) @[lsu_bus_buffer.scala 312:52] + node _T_1308 = bits(obuf_sz_in, 1, 0) @[lsu_bus_buffer.scala 313:67] + node _T_1309 = eq(_T_1308, UInt<1>("h00")) @[lsu_bus_buffer.scala 313:72] + node _T_1310 = bits(obuf_sz_in, 0, 0) @[lsu_bus_buffer.scala 313:92] + node _T_1311 = bits(obuf_addr_in, 0, 0) @[lsu_bus_buffer.scala 313:111] + node _T_1312 = eq(_T_1311, UInt<1>("h00")) @[lsu_bus_buffer.scala 313:98] + node _T_1313 = and(_T_1310, _T_1312) @[lsu_bus_buffer.scala 313:96] + node _T_1314 = or(_T_1309, _T_1313) @[lsu_bus_buffer.scala 313:79] + node _T_1315 = bits(obuf_sz_in, 1, 1) @[lsu_bus_buffer.scala 313:129] + node _T_1316 = bits(obuf_addr_in, 1, 0) @[lsu_bus_buffer.scala 313:147] + node _T_1317 = orr(_T_1316) @[lsu_bus_buffer.scala 313:153] + node _T_1318 = eq(_T_1317, UInt<1>("h00")) @[lsu_bus_buffer.scala 313:134] + node _T_1319 = and(_T_1315, _T_1318) @[lsu_bus_buffer.scala 313:132] + node _T_1320 = or(_T_1314, _T_1319) @[lsu_bus_buffer.scala 313:116] + node obuf_aligned_in = mux(ibuf_buf_byp, is_aligned_r, _T_1320) @[lsu_bus_buffer.scala 313:28] wire obuf_nosend_in : UInt<1> obuf_nosend_in <= UInt<1>("h00") wire obuf_rdrsp_pend : UInt<1> @@ -10449,54 +10633,54 @@ circuit lsu : obuf_rdrsp_tag <= UInt<1>("h00") wire obuf_write : UInt<1> obuf_write <= UInt<1>("h00") - node _T_1321 = eq(obuf_nosend_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 319:45] - node _T_1322 = and(obuf_wr_en, _T_1321) @[lsu_bus_buffer.scala 319:43] - node _T_1323 = eq(_T_1322, UInt<1>("h00")) @[lsu_bus_buffer.scala 319:30] - node _T_1324 = and(_T_1323, obuf_rdrsp_pend) @[lsu_bus_buffer.scala 319:62] - node _T_1325 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 319:117] - node _T_1326 = and(bus_rsp_read, _T_1325) @[lsu_bus_buffer.scala 319:97] - node _T_1327 = eq(_T_1326, UInt<1>("h00")) @[lsu_bus_buffer.scala 319:82] - node _T_1328 = and(_T_1324, _T_1327) @[lsu_bus_buffer.scala 319:80] - node _T_1329 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 320:21] - node _T_1330 = and(bus_cmd_sent, _T_1329) @[lsu_bus_buffer.scala 320:19] - node _T_1331 = or(_T_1328, _T_1330) @[lsu_bus_buffer.scala 319:139] - node _T_1332 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 320:37] - node obuf_rdrsp_pend_in = and(_T_1331, _T_1332) @[lsu_bus_buffer.scala 320:35] - node obuf_rdrsp_pend_en = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 321:47] + node _T_1321 = eq(obuf_nosend_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 321:45] + node _T_1322 = and(obuf_wr_en, _T_1321) @[lsu_bus_buffer.scala 321:43] + node _T_1323 = eq(_T_1322, UInt<1>("h00")) @[lsu_bus_buffer.scala 321:30] + node _T_1324 = and(_T_1323, obuf_rdrsp_pend) @[lsu_bus_buffer.scala 321:62] + node _T_1325 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 321:117] + node _T_1326 = and(bus_rsp_read, _T_1325) @[lsu_bus_buffer.scala 321:97] + node _T_1327 = eq(_T_1326, UInt<1>("h00")) @[lsu_bus_buffer.scala 321:82] + node _T_1328 = and(_T_1324, _T_1327) @[lsu_bus_buffer.scala 321:80] + node _T_1329 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 321:157] + node _T_1330 = and(bus_cmd_sent, _T_1329) @[lsu_bus_buffer.scala 321:155] + node _T_1331 = or(_T_1328, _T_1330) @[lsu_bus_buffer.scala 321:139] + node _T_1332 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 321:173] + node obuf_rdrsp_pend_in = and(_T_1331, _T_1332) @[lsu_bus_buffer.scala 321:171] + node obuf_rdrsp_pend_en = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 322:47] wire obuf_tag0 : UInt<3> obuf_tag0 <= UInt<1>("h00") - node _T_1333 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 323:46] - node _T_1334 = and(bus_cmd_sent, _T_1333) @[lsu_bus_buffer.scala 323:44] - node obuf_rdrsp_tag_in = mux(_T_1334, obuf_tag0, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 323:30] + node _T_1333 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 324:46] + node _T_1334 = and(bus_cmd_sent, _T_1333) @[lsu_bus_buffer.scala 324:44] + node obuf_rdrsp_tag_in = mux(_T_1334, obuf_tag0, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 324:30] wire obuf_addr : UInt<32> obuf_addr <= UInt<1>("h00") wire obuf_sideeffect : UInt<1> obuf_sideeffect <= UInt<1>("h00") - node _T_1335 = bits(obuf_addr_in, 31, 3) @[lsu_bus_buffer.scala 326:34] - node _T_1336 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 326:52] - node _T_1337 = eq(_T_1335, _T_1336) @[lsu_bus_buffer.scala 326:40] - node _T_1338 = and(_T_1337, obuf_aligned_in) @[lsu_bus_buffer.scala 326:60] - node _T_1339 = eq(obuf_sideeffect, UInt<1>("h00")) @[lsu_bus_buffer.scala 326:80] - node _T_1340 = and(_T_1338, _T_1339) @[lsu_bus_buffer.scala 326:78] - node _T_1341 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 326:99] - node _T_1342 = and(_T_1340, _T_1341) @[lsu_bus_buffer.scala 326:97] - node _T_1343 = eq(obuf_write_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 326:113] - node _T_1344 = and(_T_1342, _T_1343) @[lsu_bus_buffer.scala 326:111] - node _T_1345 = eq(io.tlu_busbuff.dec_tlu_external_ldfwd_disable, UInt<1>("h00")) @[lsu_bus_buffer.scala 326:130] - node _T_1346 = and(_T_1344, _T_1345) @[lsu_bus_buffer.scala 326:128] - node _T_1347 = eq(obuf_nosend, UInt<1>("h00")) @[lsu_bus_buffer.scala 327:20] - node _T_1348 = and(obuf_valid, _T_1347) @[lsu_bus_buffer.scala 327:18] - node _T_1349 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 327:90] - node _T_1350 = and(bus_rsp_read, _T_1349) @[lsu_bus_buffer.scala 327:70] - node _T_1351 = eq(_T_1350, UInt<1>("h00")) @[lsu_bus_buffer.scala 327:55] - node _T_1352 = and(obuf_rdrsp_pend, _T_1351) @[lsu_bus_buffer.scala 327:53] - node _T_1353 = or(_T_1348, _T_1352) @[lsu_bus_buffer.scala 327:34] - node _T_1354 = and(_T_1346, _T_1353) @[lsu_bus_buffer.scala 326:177] - obuf_nosend_in <= _T_1354 @[lsu_bus_buffer.scala 326:18] - node _T_1355 = bits(io.lsu_addr_r, 2, 2) @[lsu_bus_buffer.scala 328:60] + node _T_1335 = bits(obuf_addr_in, 31, 3) @[lsu_bus_buffer.scala 327:34] + node _T_1336 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 327:52] + node _T_1337 = eq(_T_1335, _T_1336) @[lsu_bus_buffer.scala 327:40] + node _T_1338 = and(_T_1337, obuf_aligned_in) @[lsu_bus_buffer.scala 327:60] + node _T_1339 = eq(obuf_sideeffect, UInt<1>("h00")) @[lsu_bus_buffer.scala 327:80] + node _T_1340 = and(_T_1338, _T_1339) @[lsu_bus_buffer.scala 327:78] + node _T_1341 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 327:99] + node _T_1342 = and(_T_1340, _T_1341) @[lsu_bus_buffer.scala 327:97] + node _T_1343 = eq(obuf_write_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 327:113] + node _T_1344 = and(_T_1342, _T_1343) @[lsu_bus_buffer.scala 327:111] + node _T_1345 = eq(io.tlu_busbuff.dec_tlu_external_ldfwd_disable, UInt<1>("h00")) @[lsu_bus_buffer.scala 327:130] + node _T_1346 = and(_T_1344, _T_1345) @[lsu_bus_buffer.scala 327:128] + node _T_1347 = eq(obuf_nosend, UInt<1>("h00")) @[lsu_bus_buffer.scala 328:20] + node _T_1348 = and(obuf_valid, _T_1347) @[lsu_bus_buffer.scala 328:18] + node _T_1349 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 328:90] + node _T_1350 = and(bus_rsp_read, _T_1349) @[lsu_bus_buffer.scala 328:70] + node _T_1351 = eq(_T_1350, UInt<1>("h00")) @[lsu_bus_buffer.scala 328:55] + node _T_1352 = and(obuf_rdrsp_pend, _T_1351) @[lsu_bus_buffer.scala 328:53] + node _T_1353 = or(_T_1348, _T_1352) @[lsu_bus_buffer.scala 328:34] + node _T_1354 = and(_T_1346, _T_1353) @[lsu_bus_buffer.scala 327:177] + obuf_nosend_in <= _T_1354 @[lsu_bus_buffer.scala 327:18] + node _T_1355 = bits(io.lsu_addr_r, 2, 2) @[lsu_bus_buffer.scala 329:60] node _T_1356 = cat(ldst_byteen_lo_r, UInt<4>("h00")) @[Cat.scala 29:58] node _T_1357 = cat(UInt<4>("h00"), ldst_byteen_lo_r) @[Cat.scala 29:58] - node _T_1358 = mux(_T_1355, _T_1356, _T_1357) @[lsu_bus_buffer.scala 328:46] + node _T_1358 = mux(_T_1355, _T_1356, _T_1357) @[lsu_bus_buffer.scala 329:46] node _T_1359 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1360 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1361 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10510,8 +10694,8 @@ circuit lsu : node _T_1369 = or(_T_1368, _T_1366) @[Mux.scala 27:72] wire _T_1370 : UInt<32> @[Mux.scala 27:72] _T_1370 <= _T_1369 @[Mux.scala 27:72] - node _T_1371 = bits(_T_1370, 2, 2) @[lsu_bus_buffer.scala 329:36] - node _T_1372 = bits(_T_1371, 0, 0) @[lsu_bus_buffer.scala 329:46] + node _T_1371 = bits(_T_1370, 2, 2) @[lsu_bus_buffer.scala 330:36] + node _T_1372 = bits(_T_1371, 0, 0) @[lsu_bus_buffer.scala 330:46] node _T_1373 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1374 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1375 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10540,12 +10724,12 @@ circuit lsu : wire _T_1397 : UInt<4> @[Mux.scala 27:72] _T_1397 <= _T_1396 @[Mux.scala 27:72] node _T_1398 = cat(UInt<4>("h00"), _T_1397) @[Cat.scala 29:58] - node _T_1399 = mux(_T_1372, _T_1385, _T_1398) @[lsu_bus_buffer.scala 329:8] - node obuf_byteen0_in = mux(ibuf_buf_byp, _T_1358, _T_1399) @[lsu_bus_buffer.scala 328:28] - node _T_1400 = bits(io.end_addr_r, 2, 2) @[lsu_bus_buffer.scala 330:60] + node _T_1399 = mux(_T_1372, _T_1385, _T_1398) @[lsu_bus_buffer.scala 330:8] + node obuf_byteen0_in = mux(ibuf_buf_byp, _T_1358, _T_1399) @[lsu_bus_buffer.scala 329:28] + node _T_1400 = bits(io.end_addr_r, 2, 2) @[lsu_bus_buffer.scala 331:60] node _T_1401 = cat(ldst_byteen_hi_r, UInt<4>("h00")) @[Cat.scala 29:58] node _T_1402 = cat(UInt<4>("h00"), ldst_byteen_hi_r) @[Cat.scala 29:58] - node _T_1403 = mux(_T_1400, _T_1401, _T_1402) @[lsu_bus_buffer.scala 330:46] + node _T_1403 = mux(_T_1400, _T_1401, _T_1402) @[lsu_bus_buffer.scala 331:46] node _T_1404 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1405 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1406 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10559,8 +10743,8 @@ circuit lsu : node _T_1414 = or(_T_1413, _T_1411) @[Mux.scala 27:72] wire _T_1415 : UInt<32> @[Mux.scala 27:72] _T_1415 <= _T_1414 @[Mux.scala 27:72] - node _T_1416 = bits(_T_1415, 2, 2) @[lsu_bus_buffer.scala 331:36] - node _T_1417 = bits(_T_1416, 0, 0) @[lsu_bus_buffer.scala 331:46] + node _T_1416 = bits(_T_1415, 2, 2) @[lsu_bus_buffer.scala 332:36] + node _T_1417 = bits(_T_1416, 0, 0) @[lsu_bus_buffer.scala 332:46] node _T_1418 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1419 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1420 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10589,12 +10773,12 @@ circuit lsu : wire _T_1442 : UInt<4> @[Mux.scala 27:72] _T_1442 <= _T_1441 @[Mux.scala 27:72] node _T_1443 = cat(UInt<4>("h00"), _T_1442) @[Cat.scala 29:58] - node _T_1444 = mux(_T_1417, _T_1430, _T_1443) @[lsu_bus_buffer.scala 331:8] - node obuf_byteen1_in = mux(ibuf_buf_byp, _T_1403, _T_1444) @[lsu_bus_buffer.scala 330:28] - node _T_1445 = bits(io.lsu_addr_r, 2, 2) @[lsu_bus_buffer.scala 333:58] + node _T_1444 = mux(_T_1417, _T_1430, _T_1443) @[lsu_bus_buffer.scala 332:8] + node obuf_byteen1_in = mux(ibuf_buf_byp, _T_1403, _T_1444) @[lsu_bus_buffer.scala 331:28] + node _T_1445 = bits(io.lsu_addr_r, 2, 2) @[lsu_bus_buffer.scala 334:58] node _T_1446 = cat(store_data_lo_r, UInt<32>("h00")) @[Cat.scala 29:58] node _T_1447 = cat(UInt<32>("h00"), store_data_lo_r) @[Cat.scala 29:58] - node _T_1448 = mux(_T_1445, _T_1446, _T_1447) @[lsu_bus_buffer.scala 333:44] + node _T_1448 = mux(_T_1445, _T_1446, _T_1447) @[lsu_bus_buffer.scala 334:44] node _T_1449 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1450 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1451 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10608,8 +10792,8 @@ circuit lsu : node _T_1459 = or(_T_1458, _T_1456) @[Mux.scala 27:72] wire _T_1460 : UInt<32> @[Mux.scala 27:72] _T_1460 <= _T_1459 @[Mux.scala 27:72] - node _T_1461 = bits(_T_1460, 2, 2) @[lsu_bus_buffer.scala 334:36] - node _T_1462 = bits(_T_1461, 0, 0) @[lsu_bus_buffer.scala 334:46] + node _T_1461 = bits(_T_1460, 2, 2) @[lsu_bus_buffer.scala 335:36] + node _T_1462 = bits(_T_1461, 0, 0) @[lsu_bus_buffer.scala 335:46] node _T_1463 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1464 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1465 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10638,12 +10822,12 @@ circuit lsu : wire _T_1487 : UInt<32> @[Mux.scala 27:72] _T_1487 <= _T_1486 @[Mux.scala 27:72] node _T_1488 = cat(UInt<32>("h00"), _T_1487) @[Cat.scala 29:58] - node _T_1489 = mux(_T_1462, _T_1475, _T_1488) @[lsu_bus_buffer.scala 334:8] - node obuf_data0_in = mux(ibuf_buf_byp, _T_1448, _T_1489) @[lsu_bus_buffer.scala 333:26] - node _T_1490 = bits(io.end_addr_r, 2, 2) @[lsu_bus_buffer.scala 335:58] + node _T_1489 = mux(_T_1462, _T_1475, _T_1488) @[lsu_bus_buffer.scala 335:8] + node obuf_data0_in = mux(ibuf_buf_byp, _T_1448, _T_1489) @[lsu_bus_buffer.scala 334:26] + node _T_1490 = bits(io.end_addr_r, 2, 2) @[lsu_bus_buffer.scala 336:58] node _T_1491 = cat(store_data_hi_r, UInt<32>("h00")) @[Cat.scala 29:58] node _T_1492 = cat(UInt<32>("h00"), store_data_hi_r) @[Cat.scala 29:58] - node _T_1493 = mux(_T_1490, _T_1491, _T_1492) @[lsu_bus_buffer.scala 335:44] + node _T_1493 = mux(_T_1490, _T_1491, _T_1492) @[lsu_bus_buffer.scala 336:44] node _T_1494 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1495 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1496 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10657,8 +10841,8 @@ circuit lsu : node _T_1504 = or(_T_1503, _T_1501) @[Mux.scala 27:72] wire _T_1505 : UInt<32> @[Mux.scala 27:72] _T_1505 <= _T_1504 @[Mux.scala 27:72] - node _T_1506 = bits(_T_1505, 2, 2) @[lsu_bus_buffer.scala 336:36] - node _T_1507 = bits(_T_1506, 0, 0) @[lsu_bus_buffer.scala 336:46] + node _T_1506 = bits(_T_1505, 2, 2) @[lsu_bus_buffer.scala 337:36] + node _T_1507 = bits(_T_1506, 0, 0) @[lsu_bus_buffer.scala 337:46] node _T_1508 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1509 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1510 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10687,40 +10871,40 @@ circuit lsu : wire _T_1532 : UInt<32> @[Mux.scala 27:72] _T_1532 <= _T_1531 @[Mux.scala 27:72] node _T_1533 = cat(UInt<32>("h00"), _T_1532) @[Cat.scala 29:58] - node _T_1534 = mux(_T_1507, _T_1520, _T_1533) @[lsu_bus_buffer.scala 336:8] - node obuf_data1_in = mux(ibuf_buf_byp, _T_1493, _T_1534) @[lsu_bus_buffer.scala 335:26] - node _T_1535 = bits(obuf_byteen0_in, 0, 0) @[lsu_bus_buffer.scala 337:59] - node _T_1536 = bits(obuf_byteen1_in, 0, 0) @[lsu_bus_buffer.scala 337:97] - node _T_1537 = and(obuf_merge_en, _T_1536) @[lsu_bus_buffer.scala 337:80] - node _T_1538 = or(_T_1535, _T_1537) @[lsu_bus_buffer.scala 337:63] - node _T_1539 = bits(obuf_byteen0_in, 1, 1) @[lsu_bus_buffer.scala 337:59] - node _T_1540 = bits(obuf_byteen1_in, 1, 1) @[lsu_bus_buffer.scala 337:97] - node _T_1541 = and(obuf_merge_en, _T_1540) @[lsu_bus_buffer.scala 337:80] - node _T_1542 = or(_T_1539, _T_1541) @[lsu_bus_buffer.scala 337:63] - node _T_1543 = bits(obuf_byteen0_in, 2, 2) @[lsu_bus_buffer.scala 337:59] - node _T_1544 = bits(obuf_byteen1_in, 2, 2) @[lsu_bus_buffer.scala 337:97] - node _T_1545 = and(obuf_merge_en, _T_1544) @[lsu_bus_buffer.scala 337:80] - node _T_1546 = or(_T_1543, _T_1545) @[lsu_bus_buffer.scala 337:63] - node _T_1547 = bits(obuf_byteen0_in, 3, 3) @[lsu_bus_buffer.scala 337:59] - node _T_1548 = bits(obuf_byteen1_in, 3, 3) @[lsu_bus_buffer.scala 337:97] - node _T_1549 = and(obuf_merge_en, _T_1548) @[lsu_bus_buffer.scala 337:80] - node _T_1550 = or(_T_1547, _T_1549) @[lsu_bus_buffer.scala 337:63] - node _T_1551 = bits(obuf_byteen0_in, 4, 4) @[lsu_bus_buffer.scala 337:59] - node _T_1552 = bits(obuf_byteen1_in, 4, 4) @[lsu_bus_buffer.scala 337:97] - node _T_1553 = and(obuf_merge_en, _T_1552) @[lsu_bus_buffer.scala 337:80] - node _T_1554 = or(_T_1551, _T_1553) @[lsu_bus_buffer.scala 337:63] - node _T_1555 = bits(obuf_byteen0_in, 5, 5) @[lsu_bus_buffer.scala 337:59] - node _T_1556 = bits(obuf_byteen1_in, 5, 5) @[lsu_bus_buffer.scala 337:97] - node _T_1557 = and(obuf_merge_en, _T_1556) @[lsu_bus_buffer.scala 337:80] - node _T_1558 = or(_T_1555, _T_1557) @[lsu_bus_buffer.scala 337:63] - node _T_1559 = bits(obuf_byteen0_in, 6, 6) @[lsu_bus_buffer.scala 337:59] - node _T_1560 = bits(obuf_byteen1_in, 6, 6) @[lsu_bus_buffer.scala 337:97] - node _T_1561 = and(obuf_merge_en, _T_1560) @[lsu_bus_buffer.scala 337:80] - node _T_1562 = or(_T_1559, _T_1561) @[lsu_bus_buffer.scala 337:63] - node _T_1563 = bits(obuf_byteen0_in, 7, 7) @[lsu_bus_buffer.scala 337:59] - node _T_1564 = bits(obuf_byteen1_in, 7, 7) @[lsu_bus_buffer.scala 337:97] - node _T_1565 = and(obuf_merge_en, _T_1564) @[lsu_bus_buffer.scala 337:80] - node _T_1566 = or(_T_1563, _T_1565) @[lsu_bus_buffer.scala 337:63] + node _T_1534 = mux(_T_1507, _T_1520, _T_1533) @[lsu_bus_buffer.scala 337:8] + node obuf_data1_in = mux(ibuf_buf_byp, _T_1493, _T_1534) @[lsu_bus_buffer.scala 336:26] + node _T_1535 = bits(obuf_byteen0_in, 0, 0) @[lsu_bus_buffer.scala 338:59] + node _T_1536 = bits(obuf_byteen1_in, 0, 0) @[lsu_bus_buffer.scala 338:97] + node _T_1537 = and(obuf_merge_en, _T_1536) @[lsu_bus_buffer.scala 338:80] + node _T_1538 = or(_T_1535, _T_1537) @[lsu_bus_buffer.scala 338:63] + node _T_1539 = bits(obuf_byteen0_in, 1, 1) @[lsu_bus_buffer.scala 338:59] + node _T_1540 = bits(obuf_byteen1_in, 1, 1) @[lsu_bus_buffer.scala 338:97] + node _T_1541 = and(obuf_merge_en, _T_1540) @[lsu_bus_buffer.scala 338:80] + node _T_1542 = or(_T_1539, _T_1541) @[lsu_bus_buffer.scala 338:63] + node _T_1543 = bits(obuf_byteen0_in, 2, 2) @[lsu_bus_buffer.scala 338:59] + node _T_1544 = bits(obuf_byteen1_in, 2, 2) @[lsu_bus_buffer.scala 338:97] + node _T_1545 = and(obuf_merge_en, _T_1544) @[lsu_bus_buffer.scala 338:80] + node _T_1546 = or(_T_1543, _T_1545) @[lsu_bus_buffer.scala 338:63] + node _T_1547 = bits(obuf_byteen0_in, 3, 3) @[lsu_bus_buffer.scala 338:59] + node _T_1548 = bits(obuf_byteen1_in, 3, 3) @[lsu_bus_buffer.scala 338:97] + node _T_1549 = and(obuf_merge_en, _T_1548) @[lsu_bus_buffer.scala 338:80] + node _T_1550 = or(_T_1547, _T_1549) @[lsu_bus_buffer.scala 338:63] + node _T_1551 = bits(obuf_byteen0_in, 4, 4) @[lsu_bus_buffer.scala 338:59] + node _T_1552 = bits(obuf_byteen1_in, 4, 4) @[lsu_bus_buffer.scala 338:97] + node _T_1553 = and(obuf_merge_en, _T_1552) @[lsu_bus_buffer.scala 338:80] + node _T_1554 = or(_T_1551, _T_1553) @[lsu_bus_buffer.scala 338:63] + node _T_1555 = bits(obuf_byteen0_in, 5, 5) @[lsu_bus_buffer.scala 338:59] + node _T_1556 = bits(obuf_byteen1_in, 5, 5) @[lsu_bus_buffer.scala 338:97] + node _T_1557 = and(obuf_merge_en, _T_1556) @[lsu_bus_buffer.scala 338:80] + node _T_1558 = or(_T_1555, _T_1557) @[lsu_bus_buffer.scala 338:63] + node _T_1559 = bits(obuf_byteen0_in, 6, 6) @[lsu_bus_buffer.scala 338:59] + node _T_1560 = bits(obuf_byteen1_in, 6, 6) @[lsu_bus_buffer.scala 338:97] + node _T_1561 = and(obuf_merge_en, _T_1560) @[lsu_bus_buffer.scala 338:80] + node _T_1562 = or(_T_1559, _T_1561) @[lsu_bus_buffer.scala 338:63] + node _T_1563 = bits(obuf_byteen0_in, 7, 7) @[lsu_bus_buffer.scala 338:59] + node _T_1564 = bits(obuf_byteen1_in, 7, 7) @[lsu_bus_buffer.scala 338:97] + node _T_1565 = and(obuf_merge_en, _T_1564) @[lsu_bus_buffer.scala 338:80] + node _T_1566 = or(_T_1563, _T_1565) @[lsu_bus_buffer.scala 338:63] node _T_1567 = cat(_T_1566, _T_1562) @[Cat.scala 29:58] node _T_1568 = cat(_T_1567, _T_1558) @[Cat.scala 29:58] node _T_1569 = cat(_T_1568, _T_1554) @[Cat.scala 29:58] @@ -10728,46 +10912,46 @@ circuit lsu : node _T_1571 = cat(_T_1570, _T_1546) @[Cat.scala 29:58] node _T_1572 = cat(_T_1571, _T_1542) @[Cat.scala 29:58] node obuf_byteen_in = cat(_T_1572, _T_1538) @[Cat.scala 29:58] - node _T_1573 = bits(obuf_byteen1_in, 0, 0) @[lsu_bus_buffer.scala 338:76] - node _T_1574 = and(obuf_merge_en, _T_1573) @[lsu_bus_buffer.scala 338:59] - node _T_1575 = bits(obuf_data1_in, 7, 0) @[lsu_bus_buffer.scala 338:94] - node _T_1576 = bits(obuf_data0_in, 7, 0) @[lsu_bus_buffer.scala 338:123] - node _T_1577 = mux(_T_1574, _T_1575, _T_1576) @[lsu_bus_buffer.scala 338:44] - node _T_1578 = bits(obuf_byteen1_in, 1, 1) @[lsu_bus_buffer.scala 338:76] - node _T_1579 = and(obuf_merge_en, _T_1578) @[lsu_bus_buffer.scala 338:59] - node _T_1580 = bits(obuf_data1_in, 15, 8) @[lsu_bus_buffer.scala 338:94] - node _T_1581 = bits(obuf_data0_in, 15, 8) @[lsu_bus_buffer.scala 338:123] - node _T_1582 = mux(_T_1579, _T_1580, _T_1581) @[lsu_bus_buffer.scala 338:44] - node _T_1583 = bits(obuf_byteen1_in, 2, 2) @[lsu_bus_buffer.scala 338:76] - node _T_1584 = and(obuf_merge_en, _T_1583) @[lsu_bus_buffer.scala 338:59] - node _T_1585 = bits(obuf_data1_in, 23, 16) @[lsu_bus_buffer.scala 338:94] - node _T_1586 = bits(obuf_data0_in, 23, 16) @[lsu_bus_buffer.scala 338:123] - node _T_1587 = mux(_T_1584, _T_1585, _T_1586) @[lsu_bus_buffer.scala 338:44] - node _T_1588 = bits(obuf_byteen1_in, 3, 3) @[lsu_bus_buffer.scala 338:76] - node _T_1589 = and(obuf_merge_en, _T_1588) @[lsu_bus_buffer.scala 338:59] - node _T_1590 = bits(obuf_data1_in, 31, 24) @[lsu_bus_buffer.scala 338:94] - node _T_1591 = bits(obuf_data0_in, 31, 24) @[lsu_bus_buffer.scala 338:123] - node _T_1592 = mux(_T_1589, _T_1590, _T_1591) @[lsu_bus_buffer.scala 338:44] - node _T_1593 = bits(obuf_byteen1_in, 4, 4) @[lsu_bus_buffer.scala 338:76] - node _T_1594 = and(obuf_merge_en, _T_1593) @[lsu_bus_buffer.scala 338:59] - node _T_1595 = bits(obuf_data1_in, 39, 32) @[lsu_bus_buffer.scala 338:94] - node _T_1596 = bits(obuf_data0_in, 39, 32) @[lsu_bus_buffer.scala 338:123] - node _T_1597 = mux(_T_1594, _T_1595, _T_1596) @[lsu_bus_buffer.scala 338:44] - node _T_1598 = bits(obuf_byteen1_in, 5, 5) @[lsu_bus_buffer.scala 338:76] - node _T_1599 = and(obuf_merge_en, _T_1598) @[lsu_bus_buffer.scala 338:59] - node _T_1600 = bits(obuf_data1_in, 47, 40) @[lsu_bus_buffer.scala 338:94] - node _T_1601 = bits(obuf_data0_in, 47, 40) @[lsu_bus_buffer.scala 338:123] - node _T_1602 = mux(_T_1599, _T_1600, _T_1601) @[lsu_bus_buffer.scala 338:44] - node _T_1603 = bits(obuf_byteen1_in, 6, 6) @[lsu_bus_buffer.scala 338:76] - node _T_1604 = and(obuf_merge_en, _T_1603) @[lsu_bus_buffer.scala 338:59] - node _T_1605 = bits(obuf_data1_in, 55, 48) @[lsu_bus_buffer.scala 338:94] - node _T_1606 = bits(obuf_data0_in, 55, 48) @[lsu_bus_buffer.scala 338:123] - node _T_1607 = mux(_T_1604, _T_1605, _T_1606) @[lsu_bus_buffer.scala 338:44] - node _T_1608 = bits(obuf_byteen1_in, 7, 7) @[lsu_bus_buffer.scala 338:76] - node _T_1609 = and(obuf_merge_en, _T_1608) @[lsu_bus_buffer.scala 338:59] - node _T_1610 = bits(obuf_data1_in, 63, 56) @[lsu_bus_buffer.scala 338:94] - node _T_1611 = bits(obuf_data0_in, 63, 56) @[lsu_bus_buffer.scala 338:123] - node _T_1612 = mux(_T_1609, _T_1610, _T_1611) @[lsu_bus_buffer.scala 338:44] + node _T_1573 = bits(obuf_byteen1_in, 0, 0) @[lsu_bus_buffer.scala 339:76] + node _T_1574 = and(obuf_merge_en, _T_1573) @[lsu_bus_buffer.scala 339:59] + node _T_1575 = bits(obuf_data1_in, 7, 0) @[lsu_bus_buffer.scala 339:94] + node _T_1576 = bits(obuf_data0_in, 7, 0) @[lsu_bus_buffer.scala 339:123] + node _T_1577 = mux(_T_1574, _T_1575, _T_1576) @[lsu_bus_buffer.scala 339:44] + node _T_1578 = bits(obuf_byteen1_in, 1, 1) @[lsu_bus_buffer.scala 339:76] + node _T_1579 = and(obuf_merge_en, _T_1578) @[lsu_bus_buffer.scala 339:59] + node _T_1580 = bits(obuf_data1_in, 15, 8) @[lsu_bus_buffer.scala 339:94] + node _T_1581 = bits(obuf_data0_in, 15, 8) @[lsu_bus_buffer.scala 339:123] + node _T_1582 = mux(_T_1579, _T_1580, _T_1581) @[lsu_bus_buffer.scala 339:44] + node _T_1583 = bits(obuf_byteen1_in, 2, 2) @[lsu_bus_buffer.scala 339:76] + node _T_1584 = and(obuf_merge_en, _T_1583) @[lsu_bus_buffer.scala 339:59] + node _T_1585 = bits(obuf_data1_in, 23, 16) @[lsu_bus_buffer.scala 339:94] + node _T_1586 = bits(obuf_data0_in, 23, 16) @[lsu_bus_buffer.scala 339:123] + node _T_1587 = mux(_T_1584, _T_1585, _T_1586) @[lsu_bus_buffer.scala 339:44] + node _T_1588 = bits(obuf_byteen1_in, 3, 3) @[lsu_bus_buffer.scala 339:76] + node _T_1589 = and(obuf_merge_en, _T_1588) @[lsu_bus_buffer.scala 339:59] + node _T_1590 = bits(obuf_data1_in, 31, 24) @[lsu_bus_buffer.scala 339:94] + node _T_1591 = bits(obuf_data0_in, 31, 24) @[lsu_bus_buffer.scala 339:123] + node _T_1592 = mux(_T_1589, _T_1590, _T_1591) @[lsu_bus_buffer.scala 339:44] + node _T_1593 = bits(obuf_byteen1_in, 4, 4) @[lsu_bus_buffer.scala 339:76] + node _T_1594 = and(obuf_merge_en, _T_1593) @[lsu_bus_buffer.scala 339:59] + node _T_1595 = bits(obuf_data1_in, 39, 32) @[lsu_bus_buffer.scala 339:94] + node _T_1596 = bits(obuf_data0_in, 39, 32) @[lsu_bus_buffer.scala 339:123] + node _T_1597 = mux(_T_1594, _T_1595, _T_1596) @[lsu_bus_buffer.scala 339:44] + node _T_1598 = bits(obuf_byteen1_in, 5, 5) @[lsu_bus_buffer.scala 339:76] + node _T_1599 = and(obuf_merge_en, _T_1598) @[lsu_bus_buffer.scala 339:59] + node _T_1600 = bits(obuf_data1_in, 47, 40) @[lsu_bus_buffer.scala 339:94] + node _T_1601 = bits(obuf_data0_in, 47, 40) @[lsu_bus_buffer.scala 339:123] + node _T_1602 = mux(_T_1599, _T_1600, _T_1601) @[lsu_bus_buffer.scala 339:44] + node _T_1603 = bits(obuf_byteen1_in, 6, 6) @[lsu_bus_buffer.scala 339:76] + node _T_1604 = and(obuf_merge_en, _T_1603) @[lsu_bus_buffer.scala 339:59] + node _T_1605 = bits(obuf_data1_in, 55, 48) @[lsu_bus_buffer.scala 339:94] + node _T_1606 = bits(obuf_data0_in, 55, 48) @[lsu_bus_buffer.scala 339:123] + node _T_1607 = mux(_T_1604, _T_1605, _T_1606) @[lsu_bus_buffer.scala 339:44] + node _T_1608 = bits(obuf_byteen1_in, 7, 7) @[lsu_bus_buffer.scala 339:76] + node _T_1609 = and(obuf_merge_en, _T_1608) @[lsu_bus_buffer.scala 339:59] + node _T_1610 = bits(obuf_data1_in, 63, 56) @[lsu_bus_buffer.scala 339:94] + node _T_1611 = bits(obuf_data0_in, 63, 56) @[lsu_bus_buffer.scala 339:123] + node _T_1612 = mux(_T_1609, _T_1610, _T_1611) @[lsu_bus_buffer.scala 339:44] node _T_1613 = cat(_T_1612, _T_1607) @[Cat.scala 29:58] node _T_1614 = cat(_T_1613, _T_1602) @[Cat.scala 29:58] node _T_1615 = cat(_T_1614, _T_1597) @[Cat.scala 29:58] @@ -10775,14 +10959,14 @@ circuit lsu : node _T_1617 = cat(_T_1616, _T_1587) @[Cat.scala 29:58] node _T_1618 = cat(_T_1617, _T_1582) @[Cat.scala 29:58] node obuf_data_in = cat(_T_1618, _T_1577) @[Cat.scala 29:58] - wire buf_dualhi : UInt<1>[4] @[lsu_bus_buffer.scala 340:24] - buf_dualhi[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 341:14] - buf_dualhi[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 341:14] - buf_dualhi[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 341:14] - buf_dualhi[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 341:14] - node _T_1619 = neq(CmdPtr0, CmdPtr1) @[lsu_bus_buffer.scala 342:30] - node _T_1620 = and(_T_1619, found_cmdptr0) @[lsu_bus_buffer.scala 342:43] - node _T_1621 = and(_T_1620, found_cmdptr1) @[lsu_bus_buffer.scala 342:59] + wire buf_dualhi : UInt<1>[4] @[lsu_bus_buffer.scala 341:24] + buf_dualhi[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 342:14] + buf_dualhi[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 342:14] + buf_dualhi[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 342:14] + buf_dualhi[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 342:14] + node _T_1619 = neq(CmdPtr0, CmdPtr1) @[lsu_bus_buffer.scala 343:30] + node _T_1620 = and(_T_1619, found_cmdptr0) @[lsu_bus_buffer.scala 343:43] + node _T_1621 = and(_T_1620, found_cmdptr1) @[lsu_bus_buffer.scala 343:59] node _T_1622 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1623 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1624 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10796,8 +10980,8 @@ circuit lsu : node _T_1632 = or(_T_1631, _T_1629) @[Mux.scala 27:72] wire _T_1633 : UInt<3> @[Mux.scala 27:72] _T_1633 <= _T_1632 @[Mux.scala 27:72] - node _T_1634 = eq(_T_1633, UInt<3>("h02")) @[lsu_bus_buffer.scala 342:107] - node _T_1635 = and(_T_1621, _T_1634) @[lsu_bus_buffer.scala 342:75] + node _T_1634 = eq(_T_1633, UInt<3>("h02")) @[lsu_bus_buffer.scala 343:107] + node _T_1635 = and(_T_1621, _T_1634) @[lsu_bus_buffer.scala 343:75] node _T_1636 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] node _T_1637 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] node _T_1638 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] @@ -10811,8 +10995,8 @@ circuit lsu : node _T_1646 = or(_T_1645, _T_1643) @[Mux.scala 27:72] wire _T_1647 : UInt<3> @[Mux.scala 27:72] _T_1647 <= _T_1646 @[Mux.scala 27:72] - node _T_1648 = eq(_T_1647, UInt<3>("h02")) @[lsu_bus_buffer.scala 342:150] - node _T_1649 = and(_T_1635, _T_1648) @[lsu_bus_buffer.scala 342:118] + node _T_1648 = eq(_T_1647, UInt<3>("h02")) @[lsu_bus_buffer.scala 343:150] + node _T_1649 = and(_T_1635, _T_1648) @[lsu_bus_buffer.scala 343:118] node _T_1650 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58] node _T_1651 = cat(_T_1650, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58] node _T_1652 = cat(_T_1651, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58] @@ -10833,8 +11017,8 @@ circuit lsu : node _T_1667 = or(_T_1666, _T_1664) @[Mux.scala 27:72] wire _T_1668 : UInt<1> @[Mux.scala 27:72] _T_1668 <= _T_1667 @[Mux.scala 27:72] - node _T_1669 = eq(_T_1668, UInt<1>("h00")) @[lsu_bus_buffer.scala 343:5] - node _T_1670 = and(_T_1649, _T_1669) @[lsu_bus_buffer.scala 342:161] + node _T_1669 = eq(_T_1668, UInt<1>("h00")) @[lsu_bus_buffer.scala 344:5] + node _T_1670 = and(_T_1649, _T_1669) @[lsu_bus_buffer.scala 343:161] node _T_1671 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] node _T_1672 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 60:129] node _T_1673 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] @@ -10852,8 +11036,8 @@ circuit lsu : node _T_1685 = or(_T_1684, _T_1682) @[Mux.scala 27:72] wire _T_1686 : UInt<1> @[Mux.scala 27:72] _T_1686 <= _T_1685 @[Mux.scala 27:72] - node _T_1687 = eq(_T_1686, UInt<1>("h00")) @[lsu_bus_buffer.scala 343:87] - node _T_1688 = and(_T_1670, _T_1687) @[lsu_bus_buffer.scala 343:85] + node _T_1687 = eq(_T_1686, UInt<1>("h00")) @[lsu_bus_buffer.scala 344:87] + node _T_1688 = and(_T_1670, _T_1687) @[lsu_bus_buffer.scala 344:85] node _T_1689 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] node _T_1690 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 60:129] node _T_1691 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] @@ -10871,7 +11055,7 @@ circuit lsu : node _T_1703 = or(_T_1702, _T_1700) @[Mux.scala 27:72] wire _T_1704 : UInt<1> @[Mux.scala 27:72] _T_1704 <= _T_1703 @[Mux.scala 27:72] - node _T_1705 = eq(_T_1704, UInt<1>("h00")) @[lsu_bus_buffer.scala 344:6] + node _T_1705 = eq(_T_1704, UInt<1>("h00")) @[lsu_bus_buffer.scala 345:6] node _T_1706 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58] node _T_1707 = cat(_T_1706, buf_dual[1]) @[Cat.scala 29:58] node _T_1708 = cat(_T_1707, buf_dual[0]) @[Cat.scala 29:58] @@ -10892,7 +11076,7 @@ circuit lsu : node _T_1723 = or(_T_1722, _T_1720) @[Mux.scala 27:72] wire _T_1724 : UInt<1> @[Mux.scala 27:72] _T_1724 <= _T_1723 @[Mux.scala 27:72] - node _T_1725 = and(_T_1705, _T_1724) @[lsu_bus_buffer.scala 344:36] + node _T_1725 = and(_T_1705, _T_1724) @[lsu_bus_buffer.scala 345:36] node _T_1726 = cat(buf_dualhi[3], buf_dualhi[2]) @[Cat.scala 29:58] node _T_1727 = cat(_T_1726, buf_dualhi[1]) @[Cat.scala 29:58] node _T_1728 = cat(_T_1727, buf_dualhi[0]) @[Cat.scala 29:58] @@ -10913,8 +11097,8 @@ circuit lsu : node _T_1743 = or(_T_1742, _T_1740) @[Mux.scala 27:72] wire _T_1744 : UInt<1> @[Mux.scala 27:72] _T_1744 <= _T_1743 @[Mux.scala 27:72] - node _T_1745 = eq(_T_1744, UInt<1>("h00")) @[lsu_bus_buffer.scala 344:107] - node _T_1746 = and(_T_1725, _T_1745) @[lsu_bus_buffer.scala 344:105] + node _T_1745 = eq(_T_1744, UInt<1>("h00")) @[lsu_bus_buffer.scala 345:107] + node _T_1746 = and(_T_1725, _T_1745) @[lsu_bus_buffer.scala 345:105] node _T_1747 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58] node _T_1748 = cat(_T_1747, buf_samedw[1]) @[Cat.scala 29:58] node _T_1749 = cat(_T_1748, buf_samedw[0]) @[Cat.scala 29:58] @@ -10935,14 +11119,16 @@ circuit lsu : node _T_1764 = or(_T_1763, _T_1761) @[Mux.scala 27:72] wire _T_1765 : UInt<1> @[Mux.scala 27:72] _T_1765 <= _T_1764 @[Mux.scala 27:72] - node _T_1766 = and(_T_1746, _T_1765) @[lsu_bus_buffer.scala 344:177] - node _T_1767 = and(_T_1688, _T_1766) @[lsu_bus_buffer.scala 343:122] - node _T_1768 = and(ibuf_buf_byp, ldst_samedw_r) @[lsu_bus_buffer.scala 345:19] - node _T_1769 = and(_T_1768, io.ldst_dual_r) @[lsu_bus_buffer.scala 345:35] - node _T_1770 = or(_T_1767, _T_1769) @[lsu_bus_buffer.scala 344:250] - obuf_merge_en <= _T_1770 @[lsu_bus_buffer.scala 342:17] - reg obuf_wr_enQ : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 347:55] - obuf_wr_enQ <= obuf_wr_en @[lsu_bus_buffer.scala 347:55] + node _T_1766 = and(_T_1746, _T_1765) @[lsu_bus_buffer.scala 345:177] + node _T_1767 = and(_T_1688, _T_1766) @[lsu_bus_buffer.scala 344:122] + node _T_1768 = and(ibuf_buf_byp, ldst_samedw_r) @[lsu_bus_buffer.scala 346:19] + node _T_1769 = and(_T_1768, io.ldst_dual_r) @[lsu_bus_buffer.scala 346:35] + node _T_1770 = or(_T_1767, _T_1769) @[lsu_bus_buffer.scala 345:250] + obuf_merge_en <= _T_1770 @[lsu_bus_buffer.scala 343:17] + reg obuf_wr_enQ : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when io.lsu_busm_clken : @[Reg.scala 28:19] + obuf_wr_enQ <= obuf_wr_en @[Reg.scala 28:23] + skip @[Reg.scala 28:19] node _T_1771 = mux(obuf_wr_en, UInt<1>("h01"), obuf_valid) @[lsu_bus_buffer.scala 348:58] node _T_1772 = eq(obuf_rst, UInt<1>("h00")) @[lsu_bus_buffer.scala 348:93] node _T_1773 = and(_T_1771, _T_1772) @[lsu_bus_buffer.scala 348:91] @@ -10954,3963 +11140,4028 @@ circuit lsu : _T_1775 <= obuf_nosend_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] obuf_nosend <= _T_1775 @[lsu_bus_buffer.scala 349:15] - reg _T_1776 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 350:54] - _T_1776 <= obuf_cmd_done_in @[lsu_bus_buffer.scala 350:54] - obuf_cmd_done <= _T_1776 @[lsu_bus_buffer.scala 350:17] - reg _T_1777 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 351:55] - _T_1777 <= obuf_data_done_in @[lsu_bus_buffer.scala 351:55] - obuf_data_done <= _T_1777 @[lsu_bus_buffer.scala 351:18] - reg _T_1778 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 352:56] - _T_1778 <= obuf_rdrsp_pend_in @[lsu_bus_buffer.scala 352:56] - obuf_rdrsp_pend <= _T_1778 @[lsu_bus_buffer.scala 352:19] - reg _T_1779 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 353:55] - _T_1779 <= obuf_rdrsp_tag_in @[lsu_bus_buffer.scala 353:55] - obuf_rdrsp_tag <= _T_1779 @[lsu_bus_buffer.scala 353:18] - reg _T_1780 : UInt, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when obuf_wr_en : @[Reg.scala 28:19] - _T_1780 <= obuf_tag0_in @[Reg.scala 28:23] + reg _T_1776 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when obuf_rdrsp_pend_en : @[Reg.scala 28:19] + _T_1776 <= obuf_rdrsp_pend_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - obuf_tag0 <= _T_1780 @[lsu_bus_buffer.scala 354:13] - reg obuf_tag1 : UInt, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when obuf_wr_en : @[Reg.scala 28:19] + obuf_rdrsp_pend <= _T_1776 @[lsu_bus_buffer.scala 350:19] + reg _T_1777 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when io.lsu_busm_clken : @[Reg.scala 28:19] + _T_1777 <= obuf_cmd_done_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_cmd_done <= _T_1777 @[lsu_bus_buffer.scala 351:17] + reg _T_1778 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when io.lsu_busm_clken : @[Reg.scala 28:19] + _T_1778 <= obuf_data_done_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_data_done <= _T_1778 @[lsu_bus_buffer.scala 352:18] + reg _T_1779 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when io.lsu_busm_clken : @[Reg.scala 28:19] + _T_1779 <= obuf_rdrsp_tag_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_rdrsp_tag <= _T_1779 @[lsu_bus_buffer.scala 353:18] + node _T_1780 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 383:57] + reg _T_1781 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1780 : @[Reg.scala 28:19] + _T_1781 <= obuf_tag0_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_tag0 <= _T_1781 @[lsu_bus_buffer.scala 355:13] + node _T_1782 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 383:57] + reg obuf_tag1 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1782 : @[Reg.scala 28:19] obuf_tag1 <= obuf_tag1_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - reg obuf_merge : UInt<1>, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when obuf_wr_en : @[Reg.scala 28:19] + node _T_1783 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 383:57] + reg obuf_merge : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1783 : @[Reg.scala 28:19] obuf_merge <= obuf_merge_en @[Reg.scala 28:23] skip @[Reg.scala 28:19] - reg _T_1781 : UInt<1>, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when obuf_wr_en : @[Reg.scala 28:19] - _T_1781 <= obuf_write_in @[Reg.scala 28:23] + node _T_1784 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 383:57] + reg _T_1785 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1784 : @[Reg.scala 28:19] + _T_1785 <= obuf_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - obuf_write <= _T_1781 @[lsu_bus_buffer.scala 357:14] - reg _T_1782 : UInt<1>, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when obuf_wr_en : @[Reg.scala 28:19] - _T_1782 <= obuf_sideeffect_in @[Reg.scala 28:23] + obuf_write <= _T_1785 @[lsu_bus_buffer.scala 358:14] + node _T_1786 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 383:57] + reg _T_1787 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1786 : @[Reg.scala 28:19] + _T_1787 <= obuf_sideeffect_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - obuf_sideeffect <= _T_1782 @[lsu_bus_buffer.scala 358:19] - reg obuf_sz : UInt, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when obuf_wr_en : @[Reg.scala 28:19] + obuf_sideeffect <= _T_1787 @[lsu_bus_buffer.scala 359:19] + node _T_1788 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 383:57] + reg obuf_sz : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1788 : @[Reg.scala 28:19] obuf_sz <= obuf_sz_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - inst rvclkhdr_2 of rvclkhdr_34 @[lib.scala 368:23] - rvclkhdr_2.clock <= clock - rvclkhdr_2.reset <= reset - rvclkhdr_2.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_2.io.en <= obuf_wr_en @[lib.scala 371:17] - rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_1783 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_1783 <= obuf_addr_in @[lib.scala 374:16] - obuf_addr <= _T_1783 @[lsu_bus_buffer.scala 360:13] - reg obuf_byteen : UInt, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when obuf_wr_en : @[Reg.scala 28:19] + node _T_1789 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 383:57] + reg obuf_byteen : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1789 : @[Reg.scala 28:19] obuf_byteen <= obuf_byteen_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - inst rvclkhdr_3 of rvclkhdr_35 @[lib.scala 368:23] + inst rvclkhdr_2 of rvclkhdr_39 @[lib.scala 390:23] + rvclkhdr_2.clock <= clock + rvclkhdr_2.reset <= reset + rvclkhdr_2.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_2.io.en <= obuf_wr_en @[lib.scala 393:17] + rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1790 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when obuf_wr_en : @[Reg.scala 28:19] + _T_1790 <= obuf_addr_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_addr <= _T_1790 @[lsu_bus_buffer.scala 362:13] + inst rvclkhdr_3 of rvclkhdr_40 @[lib.scala 390:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset - rvclkhdr_3.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_3.io.en <= obuf_wr_en @[lib.scala 371:17] - rvclkhdr_3.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg obuf_data : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - obuf_data <= obuf_data_in @[lib.scala 374:16] - reg _T_1784 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 363:54] - _T_1784 <= obuf_wr_timer_in @[lsu_bus_buffer.scala 363:54] - obuf_wr_timer <= _T_1784 @[lsu_bus_buffer.scala 363:17] + rvclkhdr_3.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_3.io.en <= obuf_wr_en @[lib.scala 393:17] + rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg obuf_data : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when obuf_wr_en : @[Reg.scala 28:19] + obuf_data <= obuf_data_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + reg _T_1791 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when obuf_wr_en : @[Reg.scala 28:19] + _T_1791 <= obuf_data_done_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_wr_timer <= _T_1791 @[lsu_bus_buffer.scala 364:17] wire WrPtr0_m : UInt<2> WrPtr0_m <= UInt<1>("h00") - node _T_1785 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 366:65] - node _T_1786 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 367:30] - node _T_1787 = and(ibuf_valid, _T_1786) @[lsu_bus_buffer.scala 367:19] - node _T_1788 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 368:18] - node _T_1789 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 368:57] - node _T_1790 = and(io.ldst_dual_r, _T_1789) @[lsu_bus_buffer.scala 368:45] - node _T_1791 = or(_T_1788, _T_1790) @[lsu_bus_buffer.scala 368:27] - node _T_1792 = and(io.lsu_busreq_r, _T_1791) @[lsu_bus_buffer.scala 367:58] - node _T_1793 = or(_T_1787, _T_1792) @[lsu_bus_buffer.scala 367:39] - node _T_1794 = eq(_T_1793, UInt<1>("h00")) @[lsu_bus_buffer.scala 367:5] - node _T_1795 = and(_T_1785, _T_1794) @[lsu_bus_buffer.scala 366:76] - node _T_1796 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 366:65] - node _T_1797 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 367:30] - node _T_1798 = and(ibuf_valid, _T_1797) @[lsu_bus_buffer.scala 367:19] - node _T_1799 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 368:18] - node _T_1800 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 368:57] - node _T_1801 = and(io.ldst_dual_r, _T_1800) @[lsu_bus_buffer.scala 368:45] - node _T_1802 = or(_T_1799, _T_1801) @[lsu_bus_buffer.scala 368:27] - node _T_1803 = and(io.lsu_busreq_r, _T_1802) @[lsu_bus_buffer.scala 367:58] - node _T_1804 = or(_T_1798, _T_1803) @[lsu_bus_buffer.scala 367:39] - node _T_1805 = eq(_T_1804, UInt<1>("h00")) @[lsu_bus_buffer.scala 367:5] - node _T_1806 = and(_T_1796, _T_1805) @[lsu_bus_buffer.scala 366:76] - node _T_1807 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 366:65] - node _T_1808 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 367:30] - node _T_1809 = and(ibuf_valid, _T_1808) @[lsu_bus_buffer.scala 367:19] - node _T_1810 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 368:18] - node _T_1811 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 368:57] - node _T_1812 = and(io.ldst_dual_r, _T_1811) @[lsu_bus_buffer.scala 368:45] - node _T_1813 = or(_T_1810, _T_1812) @[lsu_bus_buffer.scala 368:27] - node _T_1814 = and(io.lsu_busreq_r, _T_1813) @[lsu_bus_buffer.scala 367:58] - node _T_1815 = or(_T_1809, _T_1814) @[lsu_bus_buffer.scala 367:39] - node _T_1816 = eq(_T_1815, UInt<1>("h00")) @[lsu_bus_buffer.scala 367:5] - node _T_1817 = and(_T_1807, _T_1816) @[lsu_bus_buffer.scala 366:76] - node _T_1818 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 366:65] - node _T_1819 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 367:30] - node _T_1820 = and(ibuf_valid, _T_1819) @[lsu_bus_buffer.scala 367:19] - node _T_1821 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 368:18] - node _T_1822 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 368:57] - node _T_1823 = and(io.ldst_dual_r, _T_1822) @[lsu_bus_buffer.scala 368:45] - node _T_1824 = or(_T_1821, _T_1823) @[lsu_bus_buffer.scala 368:27] - node _T_1825 = and(io.lsu_busreq_r, _T_1824) @[lsu_bus_buffer.scala 367:58] - node _T_1826 = or(_T_1820, _T_1825) @[lsu_bus_buffer.scala 367:39] - node _T_1827 = eq(_T_1826, UInt<1>("h00")) @[lsu_bus_buffer.scala 367:5] - node _T_1828 = and(_T_1818, _T_1827) @[lsu_bus_buffer.scala 366:76] - node _T_1829 = mux(_T_1828, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16] - node _T_1830 = mux(_T_1817, UInt<2>("h02"), _T_1829) @[Mux.scala 98:16] - node _T_1831 = mux(_T_1806, UInt<1>("h01"), _T_1830) @[Mux.scala 98:16] - node _T_1832 = mux(_T_1795, UInt<1>("h00"), _T_1831) @[Mux.scala 98:16] - WrPtr0_m <= _T_1832 @[lsu_bus_buffer.scala 366:12] + node _T_1792 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 367:65] + node _T_1793 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 368:30] + node _T_1794 = and(ibuf_valid, _T_1793) @[lsu_bus_buffer.scala 368:19] + node _T_1795 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 369:18] + node _T_1796 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 369:57] + node _T_1797 = and(io.ldst_dual_r, _T_1796) @[lsu_bus_buffer.scala 369:45] + node _T_1798 = or(_T_1795, _T_1797) @[lsu_bus_buffer.scala 369:27] + node _T_1799 = and(io.lsu_busreq_r, _T_1798) @[lsu_bus_buffer.scala 368:58] + node _T_1800 = or(_T_1794, _T_1799) @[lsu_bus_buffer.scala 368:39] + node _T_1801 = eq(_T_1800, UInt<1>("h00")) @[lsu_bus_buffer.scala 368:5] + node _T_1802 = and(_T_1792, _T_1801) @[lsu_bus_buffer.scala 367:76] + node _T_1803 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 367:65] + node _T_1804 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 368:30] + node _T_1805 = and(ibuf_valid, _T_1804) @[lsu_bus_buffer.scala 368:19] + node _T_1806 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 369:18] + node _T_1807 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 369:57] + node _T_1808 = and(io.ldst_dual_r, _T_1807) @[lsu_bus_buffer.scala 369:45] + node _T_1809 = or(_T_1806, _T_1808) @[lsu_bus_buffer.scala 369:27] + node _T_1810 = and(io.lsu_busreq_r, _T_1809) @[lsu_bus_buffer.scala 368:58] + node _T_1811 = or(_T_1805, _T_1810) @[lsu_bus_buffer.scala 368:39] + node _T_1812 = eq(_T_1811, UInt<1>("h00")) @[lsu_bus_buffer.scala 368:5] + node _T_1813 = and(_T_1803, _T_1812) @[lsu_bus_buffer.scala 367:76] + node _T_1814 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 367:65] + node _T_1815 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 368:30] + node _T_1816 = and(ibuf_valid, _T_1815) @[lsu_bus_buffer.scala 368:19] + node _T_1817 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 369:18] + node _T_1818 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 369:57] + node _T_1819 = and(io.ldst_dual_r, _T_1818) @[lsu_bus_buffer.scala 369:45] + node _T_1820 = or(_T_1817, _T_1819) @[lsu_bus_buffer.scala 369:27] + node _T_1821 = and(io.lsu_busreq_r, _T_1820) @[lsu_bus_buffer.scala 368:58] + node _T_1822 = or(_T_1816, _T_1821) @[lsu_bus_buffer.scala 368:39] + node _T_1823 = eq(_T_1822, UInt<1>("h00")) @[lsu_bus_buffer.scala 368:5] + node _T_1824 = and(_T_1814, _T_1823) @[lsu_bus_buffer.scala 367:76] + node _T_1825 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 367:65] + node _T_1826 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 368:30] + node _T_1827 = and(ibuf_valid, _T_1826) @[lsu_bus_buffer.scala 368:19] + node _T_1828 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 369:18] + node _T_1829 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 369:57] + node _T_1830 = and(io.ldst_dual_r, _T_1829) @[lsu_bus_buffer.scala 369:45] + node _T_1831 = or(_T_1828, _T_1830) @[lsu_bus_buffer.scala 369:27] + node _T_1832 = and(io.lsu_busreq_r, _T_1831) @[lsu_bus_buffer.scala 368:58] + node _T_1833 = or(_T_1827, _T_1832) @[lsu_bus_buffer.scala 368:39] + node _T_1834 = eq(_T_1833, UInt<1>("h00")) @[lsu_bus_buffer.scala 368:5] + node _T_1835 = and(_T_1825, _T_1834) @[lsu_bus_buffer.scala 367:76] + node _T_1836 = mux(_T_1835, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16] + node _T_1837 = mux(_T_1824, UInt<2>("h02"), _T_1836) @[Mux.scala 98:16] + node _T_1838 = mux(_T_1813, UInt<1>("h01"), _T_1837) @[Mux.scala 98:16] + node _T_1839 = mux(_T_1802, UInt<1>("h00"), _T_1838) @[Mux.scala 98:16] + WrPtr0_m <= _T_1839 @[lsu_bus_buffer.scala 367:12] wire WrPtr1_m : UInt<2> WrPtr1_m <= UInt<1>("h00") - node _T_1833 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 372:65] - node _T_1834 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 372:103] - node _T_1835 = and(ibuf_valid, _T_1834) @[lsu_bus_buffer.scala 372:92] - node _T_1836 = eq(WrPtr0_m, UInt<1>("h00")) @[lsu_bus_buffer.scala 373:33] - node _T_1837 = and(io.lsu_busreq_m, _T_1836) @[lsu_bus_buffer.scala 373:22] - node _T_1838 = or(_T_1835, _T_1837) @[lsu_bus_buffer.scala 372:112] - node _T_1839 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 374:36] - node _T_1840 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 375:34] - node _T_1841 = and(io.ldst_dual_r, _T_1840) @[lsu_bus_buffer.scala 375:23] - node _T_1842 = or(_T_1839, _T_1841) @[lsu_bus_buffer.scala 374:46] - node _T_1843 = and(io.lsu_busreq_r, _T_1842) @[lsu_bus_buffer.scala 374:22] - node _T_1844 = or(_T_1838, _T_1843) @[lsu_bus_buffer.scala 373:42] - node _T_1845 = eq(_T_1844, UInt<1>("h00")) @[lsu_bus_buffer.scala 372:78] - node _T_1846 = and(_T_1833, _T_1845) @[lsu_bus_buffer.scala 372:76] - node _T_1847 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 372:65] - node _T_1848 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 372:103] - node _T_1849 = and(ibuf_valid, _T_1848) @[lsu_bus_buffer.scala 372:92] - node _T_1850 = eq(WrPtr0_m, UInt<1>("h01")) @[lsu_bus_buffer.scala 373:33] - node _T_1851 = and(io.lsu_busreq_m, _T_1850) @[lsu_bus_buffer.scala 373:22] - node _T_1852 = or(_T_1849, _T_1851) @[lsu_bus_buffer.scala 372:112] - node _T_1853 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 374:36] - node _T_1854 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 375:34] - node _T_1855 = and(io.ldst_dual_r, _T_1854) @[lsu_bus_buffer.scala 375:23] - node _T_1856 = or(_T_1853, _T_1855) @[lsu_bus_buffer.scala 374:46] - node _T_1857 = and(io.lsu_busreq_r, _T_1856) @[lsu_bus_buffer.scala 374:22] - node _T_1858 = or(_T_1852, _T_1857) @[lsu_bus_buffer.scala 373:42] - node _T_1859 = eq(_T_1858, UInt<1>("h00")) @[lsu_bus_buffer.scala 372:78] - node _T_1860 = and(_T_1847, _T_1859) @[lsu_bus_buffer.scala 372:76] - node _T_1861 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 372:65] - node _T_1862 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 372:103] - node _T_1863 = and(ibuf_valid, _T_1862) @[lsu_bus_buffer.scala 372:92] - node _T_1864 = eq(WrPtr0_m, UInt<2>("h02")) @[lsu_bus_buffer.scala 373:33] - node _T_1865 = and(io.lsu_busreq_m, _T_1864) @[lsu_bus_buffer.scala 373:22] - node _T_1866 = or(_T_1863, _T_1865) @[lsu_bus_buffer.scala 372:112] - node _T_1867 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 374:36] - node _T_1868 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 375:34] - node _T_1869 = and(io.ldst_dual_r, _T_1868) @[lsu_bus_buffer.scala 375:23] - node _T_1870 = or(_T_1867, _T_1869) @[lsu_bus_buffer.scala 374:46] - node _T_1871 = and(io.lsu_busreq_r, _T_1870) @[lsu_bus_buffer.scala 374:22] - node _T_1872 = or(_T_1866, _T_1871) @[lsu_bus_buffer.scala 373:42] - node _T_1873 = eq(_T_1872, UInt<1>("h00")) @[lsu_bus_buffer.scala 372:78] - node _T_1874 = and(_T_1861, _T_1873) @[lsu_bus_buffer.scala 372:76] - node _T_1875 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 372:65] - node _T_1876 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 372:103] - node _T_1877 = and(ibuf_valid, _T_1876) @[lsu_bus_buffer.scala 372:92] - node _T_1878 = eq(WrPtr0_m, UInt<2>("h03")) @[lsu_bus_buffer.scala 373:33] - node _T_1879 = and(io.lsu_busreq_m, _T_1878) @[lsu_bus_buffer.scala 373:22] - node _T_1880 = or(_T_1877, _T_1879) @[lsu_bus_buffer.scala 372:112] - node _T_1881 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 374:36] - node _T_1882 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 375:34] - node _T_1883 = and(io.ldst_dual_r, _T_1882) @[lsu_bus_buffer.scala 375:23] - node _T_1884 = or(_T_1881, _T_1883) @[lsu_bus_buffer.scala 374:46] - node _T_1885 = and(io.lsu_busreq_r, _T_1884) @[lsu_bus_buffer.scala 374:22] - node _T_1886 = or(_T_1880, _T_1885) @[lsu_bus_buffer.scala 373:42] - node _T_1887 = eq(_T_1886, UInt<1>("h00")) @[lsu_bus_buffer.scala 372:78] - node _T_1888 = and(_T_1875, _T_1887) @[lsu_bus_buffer.scala 372:76] - node _T_1889 = mux(_T_1888, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16] - node _T_1890 = mux(_T_1874, UInt<2>("h02"), _T_1889) @[Mux.scala 98:16] - node _T_1891 = mux(_T_1860, UInt<1>("h01"), _T_1890) @[Mux.scala 98:16] - node _T_1892 = mux(_T_1846, UInt<1>("h00"), _T_1891) @[Mux.scala 98:16] - WrPtr1_m <= _T_1892 @[lsu_bus_buffer.scala 372:12] - wire buf_age : UInt<4>[4] @[lsu_bus_buffer.scala 377:21] - buf_age[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 378:11] - buf_age[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 378:11] - buf_age[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 378:11] - buf_age[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 378:11] - node _T_1893 = orr(buf_age[0]) @[lsu_bus_buffer.scala 380:58] - node _T_1894 = eq(_T_1893, UInt<1>("h00")) @[lsu_bus_buffer.scala 380:45] - node _T_1895 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 380:78] - node _T_1896 = and(_T_1894, _T_1895) @[lsu_bus_buffer.scala 380:63] - node _T_1897 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 380:90] - node _T_1898 = and(_T_1896, _T_1897) @[lsu_bus_buffer.scala 380:88] - node _T_1899 = orr(buf_age[1]) @[lsu_bus_buffer.scala 380:58] - node _T_1900 = eq(_T_1899, UInt<1>("h00")) @[lsu_bus_buffer.scala 380:45] - node _T_1901 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 380:78] - node _T_1902 = and(_T_1900, _T_1901) @[lsu_bus_buffer.scala 380:63] - node _T_1903 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 380:90] - node _T_1904 = and(_T_1902, _T_1903) @[lsu_bus_buffer.scala 380:88] - node _T_1905 = orr(buf_age[2]) @[lsu_bus_buffer.scala 380:58] - node _T_1906 = eq(_T_1905, UInt<1>("h00")) @[lsu_bus_buffer.scala 380:45] - node _T_1907 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 380:78] - node _T_1908 = and(_T_1906, _T_1907) @[lsu_bus_buffer.scala 380:63] - node _T_1909 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 380:90] - node _T_1910 = and(_T_1908, _T_1909) @[lsu_bus_buffer.scala 380:88] - node _T_1911 = orr(buf_age[3]) @[lsu_bus_buffer.scala 380:58] - node _T_1912 = eq(_T_1911, UInt<1>("h00")) @[lsu_bus_buffer.scala 380:45] - node _T_1913 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 380:78] - node _T_1914 = and(_T_1912, _T_1913) @[lsu_bus_buffer.scala 380:63] - node _T_1915 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 380:90] - node _T_1916 = and(_T_1914, _T_1915) @[lsu_bus_buffer.scala 380:88] - node _T_1917 = cat(_T_1916, _T_1910) @[Cat.scala 29:58] - node _T_1918 = cat(_T_1917, _T_1904) @[Cat.scala 29:58] - node CmdPtr0Dec = cat(_T_1918, _T_1898) @[Cat.scala 29:58] - node _T_1919 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 381:62] - node _T_1920 = and(buf_age[0], _T_1919) @[lsu_bus_buffer.scala 381:59] - node _T_1921 = orr(_T_1920) @[lsu_bus_buffer.scala 381:76] - node _T_1922 = eq(_T_1921, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:45] - node _T_1923 = bits(CmdPtr0Dec, 0, 0) @[lsu_bus_buffer.scala 381:94] - node _T_1924 = eq(_T_1923, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:83] - node _T_1925 = and(_T_1922, _T_1924) @[lsu_bus_buffer.scala 381:81] - node _T_1926 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 381:113] - node _T_1927 = and(_T_1925, _T_1926) @[lsu_bus_buffer.scala 381:98] - node _T_1928 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 381:125] - node _T_1929 = and(_T_1927, _T_1928) @[lsu_bus_buffer.scala 381:123] - node _T_1930 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 381:62] - node _T_1931 = and(buf_age[1], _T_1930) @[lsu_bus_buffer.scala 381:59] - node _T_1932 = orr(_T_1931) @[lsu_bus_buffer.scala 381:76] - node _T_1933 = eq(_T_1932, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:45] - node _T_1934 = bits(CmdPtr0Dec, 1, 1) @[lsu_bus_buffer.scala 381:94] - node _T_1935 = eq(_T_1934, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:83] - node _T_1936 = and(_T_1933, _T_1935) @[lsu_bus_buffer.scala 381:81] - node _T_1937 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 381:113] - node _T_1938 = and(_T_1936, _T_1937) @[lsu_bus_buffer.scala 381:98] - node _T_1939 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 381:125] - node _T_1940 = and(_T_1938, _T_1939) @[lsu_bus_buffer.scala 381:123] - node _T_1941 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 381:62] - node _T_1942 = and(buf_age[2], _T_1941) @[lsu_bus_buffer.scala 381:59] - node _T_1943 = orr(_T_1942) @[lsu_bus_buffer.scala 381:76] - node _T_1944 = eq(_T_1943, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:45] - node _T_1945 = bits(CmdPtr0Dec, 2, 2) @[lsu_bus_buffer.scala 381:94] - node _T_1946 = eq(_T_1945, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:83] - node _T_1947 = and(_T_1944, _T_1946) @[lsu_bus_buffer.scala 381:81] - node _T_1948 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 381:113] - node _T_1949 = and(_T_1947, _T_1948) @[lsu_bus_buffer.scala 381:98] - node _T_1950 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 381:125] - node _T_1951 = and(_T_1949, _T_1950) @[lsu_bus_buffer.scala 381:123] - node _T_1952 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 381:62] - node _T_1953 = and(buf_age[3], _T_1952) @[lsu_bus_buffer.scala 381:59] - node _T_1954 = orr(_T_1953) @[lsu_bus_buffer.scala 381:76] - node _T_1955 = eq(_T_1954, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:45] - node _T_1956 = bits(CmdPtr0Dec, 3, 3) @[lsu_bus_buffer.scala 381:94] - node _T_1957 = eq(_T_1956, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:83] - node _T_1958 = and(_T_1955, _T_1957) @[lsu_bus_buffer.scala 381:81] - node _T_1959 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 381:113] - node _T_1960 = and(_T_1958, _T_1959) @[lsu_bus_buffer.scala 381:98] - node _T_1961 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 381:125] - node _T_1962 = and(_T_1960, _T_1961) @[lsu_bus_buffer.scala 381:123] - node _T_1963 = cat(_T_1962, _T_1951) @[Cat.scala 29:58] - node _T_1964 = cat(_T_1963, _T_1940) @[Cat.scala 29:58] - node CmdPtr1Dec = cat(_T_1964, _T_1929) @[Cat.scala 29:58] - wire buf_rsp_pickage : UInt<4>[4] @[lsu_bus_buffer.scala 382:29] - buf_rsp_pickage[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 383:19] - buf_rsp_pickage[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 383:19] - buf_rsp_pickage[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 383:19] - buf_rsp_pickage[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 383:19] - node _T_1965 = orr(buf_rsp_pickage[0]) @[lsu_bus_buffer.scala 384:65] - node _T_1966 = eq(_T_1965, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:44] - node _T_1967 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 384:85] - node _T_1968 = and(_T_1966, _T_1967) @[lsu_bus_buffer.scala 384:70] - node _T_1969 = orr(buf_rsp_pickage[1]) @[lsu_bus_buffer.scala 384:65] - node _T_1970 = eq(_T_1969, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:44] - node _T_1971 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 384:85] - node _T_1972 = and(_T_1970, _T_1971) @[lsu_bus_buffer.scala 384:70] - node _T_1973 = orr(buf_rsp_pickage[2]) @[lsu_bus_buffer.scala 384:65] - node _T_1974 = eq(_T_1973, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:44] - node _T_1975 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 384:85] - node _T_1976 = and(_T_1974, _T_1975) @[lsu_bus_buffer.scala 384:70] - node _T_1977 = orr(buf_rsp_pickage[3]) @[lsu_bus_buffer.scala 384:65] - node _T_1978 = eq(_T_1977, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:44] - node _T_1979 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 384:85] - node _T_1980 = and(_T_1978, _T_1979) @[lsu_bus_buffer.scala 384:70] - node _T_1981 = cat(_T_1980, _T_1976) @[Cat.scala 29:58] - node _T_1982 = cat(_T_1981, _T_1972) @[Cat.scala 29:58] - node RspPtrDec = cat(_T_1982, _T_1968) @[Cat.scala 29:58] - node _T_1983 = orr(CmdPtr0Dec) @[lsu_bus_buffer.scala 385:31] - found_cmdptr0 <= _T_1983 @[lsu_bus_buffer.scala 385:17] - node _T_1984 = orr(CmdPtr1Dec) @[lsu_bus_buffer.scala 386:31] - found_cmdptr1 <= _T_1984 @[lsu_bus_buffer.scala 386:17] + node _T_1840 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 373:65] + node _T_1841 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 373:103] + node _T_1842 = and(ibuf_valid, _T_1841) @[lsu_bus_buffer.scala 373:92] + node _T_1843 = eq(WrPtr0_m, UInt<1>("h00")) @[lsu_bus_buffer.scala 374:33] + node _T_1844 = and(io.lsu_busreq_m, _T_1843) @[lsu_bus_buffer.scala 374:22] + node _T_1845 = or(_T_1842, _T_1844) @[lsu_bus_buffer.scala 373:112] + node _T_1846 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 375:36] + node _T_1847 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 376:34] + node _T_1848 = and(io.ldst_dual_r, _T_1847) @[lsu_bus_buffer.scala 376:23] + node _T_1849 = or(_T_1846, _T_1848) @[lsu_bus_buffer.scala 375:46] + node _T_1850 = and(io.lsu_busreq_r, _T_1849) @[lsu_bus_buffer.scala 375:22] + node _T_1851 = or(_T_1845, _T_1850) @[lsu_bus_buffer.scala 374:42] + node _T_1852 = eq(_T_1851, UInt<1>("h00")) @[lsu_bus_buffer.scala 373:78] + node _T_1853 = and(_T_1840, _T_1852) @[lsu_bus_buffer.scala 373:76] + node _T_1854 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 373:65] + node _T_1855 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 373:103] + node _T_1856 = and(ibuf_valid, _T_1855) @[lsu_bus_buffer.scala 373:92] + node _T_1857 = eq(WrPtr0_m, UInt<1>("h01")) @[lsu_bus_buffer.scala 374:33] + node _T_1858 = and(io.lsu_busreq_m, _T_1857) @[lsu_bus_buffer.scala 374:22] + node _T_1859 = or(_T_1856, _T_1858) @[lsu_bus_buffer.scala 373:112] + node _T_1860 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 375:36] + node _T_1861 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 376:34] + node _T_1862 = and(io.ldst_dual_r, _T_1861) @[lsu_bus_buffer.scala 376:23] + node _T_1863 = or(_T_1860, _T_1862) @[lsu_bus_buffer.scala 375:46] + node _T_1864 = and(io.lsu_busreq_r, _T_1863) @[lsu_bus_buffer.scala 375:22] + node _T_1865 = or(_T_1859, _T_1864) @[lsu_bus_buffer.scala 374:42] + node _T_1866 = eq(_T_1865, UInt<1>("h00")) @[lsu_bus_buffer.scala 373:78] + node _T_1867 = and(_T_1854, _T_1866) @[lsu_bus_buffer.scala 373:76] + node _T_1868 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 373:65] + node _T_1869 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 373:103] + node _T_1870 = and(ibuf_valid, _T_1869) @[lsu_bus_buffer.scala 373:92] + node _T_1871 = eq(WrPtr0_m, UInt<2>("h02")) @[lsu_bus_buffer.scala 374:33] + node _T_1872 = and(io.lsu_busreq_m, _T_1871) @[lsu_bus_buffer.scala 374:22] + node _T_1873 = or(_T_1870, _T_1872) @[lsu_bus_buffer.scala 373:112] + node _T_1874 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 375:36] + node _T_1875 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 376:34] + node _T_1876 = and(io.ldst_dual_r, _T_1875) @[lsu_bus_buffer.scala 376:23] + node _T_1877 = or(_T_1874, _T_1876) @[lsu_bus_buffer.scala 375:46] + node _T_1878 = and(io.lsu_busreq_r, _T_1877) @[lsu_bus_buffer.scala 375:22] + node _T_1879 = or(_T_1873, _T_1878) @[lsu_bus_buffer.scala 374:42] + node _T_1880 = eq(_T_1879, UInt<1>("h00")) @[lsu_bus_buffer.scala 373:78] + node _T_1881 = and(_T_1868, _T_1880) @[lsu_bus_buffer.scala 373:76] + node _T_1882 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 373:65] + node _T_1883 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 373:103] + node _T_1884 = and(ibuf_valid, _T_1883) @[lsu_bus_buffer.scala 373:92] + node _T_1885 = eq(WrPtr0_m, UInt<2>("h03")) @[lsu_bus_buffer.scala 374:33] + node _T_1886 = and(io.lsu_busreq_m, _T_1885) @[lsu_bus_buffer.scala 374:22] + node _T_1887 = or(_T_1884, _T_1886) @[lsu_bus_buffer.scala 373:112] + node _T_1888 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 375:36] + node _T_1889 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 376:34] + node _T_1890 = and(io.ldst_dual_r, _T_1889) @[lsu_bus_buffer.scala 376:23] + node _T_1891 = or(_T_1888, _T_1890) @[lsu_bus_buffer.scala 375:46] + node _T_1892 = and(io.lsu_busreq_r, _T_1891) @[lsu_bus_buffer.scala 375:22] + node _T_1893 = or(_T_1887, _T_1892) @[lsu_bus_buffer.scala 374:42] + node _T_1894 = eq(_T_1893, UInt<1>("h00")) @[lsu_bus_buffer.scala 373:78] + node _T_1895 = and(_T_1882, _T_1894) @[lsu_bus_buffer.scala 373:76] + node _T_1896 = mux(_T_1895, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16] + node _T_1897 = mux(_T_1881, UInt<2>("h02"), _T_1896) @[Mux.scala 98:16] + node _T_1898 = mux(_T_1867, UInt<1>("h01"), _T_1897) @[Mux.scala 98:16] + node _T_1899 = mux(_T_1853, UInt<1>("h00"), _T_1898) @[Mux.scala 98:16] + WrPtr1_m <= _T_1899 @[lsu_bus_buffer.scala 373:12] + wire buf_age : UInt<4>[4] @[lsu_bus_buffer.scala 378:21] + buf_age[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 379:11] + buf_age[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 379:11] + buf_age[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 379:11] + buf_age[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 379:11] + node _T_1900 = orr(buf_age[0]) @[lsu_bus_buffer.scala 381:58] + node _T_1901 = eq(_T_1900, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:45] + node _T_1902 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 381:78] + node _T_1903 = and(_T_1901, _T_1902) @[lsu_bus_buffer.scala 381:63] + node _T_1904 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 381:90] + node _T_1905 = and(_T_1903, _T_1904) @[lsu_bus_buffer.scala 381:88] + node _T_1906 = orr(buf_age[1]) @[lsu_bus_buffer.scala 381:58] + node _T_1907 = eq(_T_1906, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:45] + node _T_1908 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 381:78] + node _T_1909 = and(_T_1907, _T_1908) @[lsu_bus_buffer.scala 381:63] + node _T_1910 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 381:90] + node _T_1911 = and(_T_1909, _T_1910) @[lsu_bus_buffer.scala 381:88] + node _T_1912 = orr(buf_age[2]) @[lsu_bus_buffer.scala 381:58] + node _T_1913 = eq(_T_1912, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:45] + node _T_1914 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 381:78] + node _T_1915 = and(_T_1913, _T_1914) @[lsu_bus_buffer.scala 381:63] + node _T_1916 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 381:90] + node _T_1917 = and(_T_1915, _T_1916) @[lsu_bus_buffer.scala 381:88] + node _T_1918 = orr(buf_age[3]) @[lsu_bus_buffer.scala 381:58] + node _T_1919 = eq(_T_1918, UInt<1>("h00")) @[lsu_bus_buffer.scala 381:45] + node _T_1920 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 381:78] + node _T_1921 = and(_T_1919, _T_1920) @[lsu_bus_buffer.scala 381:63] + node _T_1922 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 381:90] + node _T_1923 = and(_T_1921, _T_1922) @[lsu_bus_buffer.scala 381:88] + node _T_1924 = cat(_T_1923, _T_1917) @[Cat.scala 29:58] + node _T_1925 = cat(_T_1924, _T_1911) @[Cat.scala 29:58] + node CmdPtr0Dec = cat(_T_1925, _T_1905) @[Cat.scala 29:58] + node _T_1926 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 382:62] + node _T_1927 = and(buf_age[0], _T_1926) @[lsu_bus_buffer.scala 382:59] + node _T_1928 = orr(_T_1927) @[lsu_bus_buffer.scala 382:76] + node _T_1929 = eq(_T_1928, UInt<1>("h00")) @[lsu_bus_buffer.scala 382:45] + node _T_1930 = bits(CmdPtr0Dec, 0, 0) @[lsu_bus_buffer.scala 382:94] + node _T_1931 = eq(_T_1930, UInt<1>("h00")) @[lsu_bus_buffer.scala 382:83] + node _T_1932 = and(_T_1929, _T_1931) @[lsu_bus_buffer.scala 382:81] + node _T_1933 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 382:113] + node _T_1934 = and(_T_1932, _T_1933) @[lsu_bus_buffer.scala 382:98] + node _T_1935 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 382:125] + node _T_1936 = and(_T_1934, _T_1935) @[lsu_bus_buffer.scala 382:123] + node _T_1937 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 382:62] + node _T_1938 = and(buf_age[1], _T_1937) @[lsu_bus_buffer.scala 382:59] + node _T_1939 = orr(_T_1938) @[lsu_bus_buffer.scala 382:76] + node _T_1940 = eq(_T_1939, UInt<1>("h00")) @[lsu_bus_buffer.scala 382:45] + node _T_1941 = bits(CmdPtr0Dec, 1, 1) @[lsu_bus_buffer.scala 382:94] + node _T_1942 = eq(_T_1941, UInt<1>("h00")) @[lsu_bus_buffer.scala 382:83] + node _T_1943 = and(_T_1940, _T_1942) @[lsu_bus_buffer.scala 382:81] + node _T_1944 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 382:113] + node _T_1945 = and(_T_1943, _T_1944) @[lsu_bus_buffer.scala 382:98] + node _T_1946 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 382:125] + node _T_1947 = and(_T_1945, _T_1946) @[lsu_bus_buffer.scala 382:123] + node _T_1948 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 382:62] + node _T_1949 = and(buf_age[2], _T_1948) @[lsu_bus_buffer.scala 382:59] + node _T_1950 = orr(_T_1949) @[lsu_bus_buffer.scala 382:76] + node _T_1951 = eq(_T_1950, UInt<1>("h00")) @[lsu_bus_buffer.scala 382:45] + node _T_1952 = bits(CmdPtr0Dec, 2, 2) @[lsu_bus_buffer.scala 382:94] + node _T_1953 = eq(_T_1952, UInt<1>("h00")) @[lsu_bus_buffer.scala 382:83] + node _T_1954 = and(_T_1951, _T_1953) @[lsu_bus_buffer.scala 382:81] + node _T_1955 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 382:113] + node _T_1956 = and(_T_1954, _T_1955) @[lsu_bus_buffer.scala 382:98] + node _T_1957 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 382:125] + node _T_1958 = and(_T_1956, _T_1957) @[lsu_bus_buffer.scala 382:123] + node _T_1959 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 382:62] + node _T_1960 = and(buf_age[3], _T_1959) @[lsu_bus_buffer.scala 382:59] + node _T_1961 = orr(_T_1960) @[lsu_bus_buffer.scala 382:76] + node _T_1962 = eq(_T_1961, UInt<1>("h00")) @[lsu_bus_buffer.scala 382:45] + node _T_1963 = bits(CmdPtr0Dec, 3, 3) @[lsu_bus_buffer.scala 382:94] + node _T_1964 = eq(_T_1963, UInt<1>("h00")) @[lsu_bus_buffer.scala 382:83] + node _T_1965 = and(_T_1962, _T_1964) @[lsu_bus_buffer.scala 382:81] + node _T_1966 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 382:113] + node _T_1967 = and(_T_1965, _T_1966) @[lsu_bus_buffer.scala 382:98] + node _T_1968 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 382:125] + node _T_1969 = and(_T_1967, _T_1968) @[lsu_bus_buffer.scala 382:123] + node _T_1970 = cat(_T_1969, _T_1958) @[Cat.scala 29:58] + node _T_1971 = cat(_T_1970, _T_1947) @[Cat.scala 29:58] + node CmdPtr1Dec = cat(_T_1971, _T_1936) @[Cat.scala 29:58] + wire buf_rsp_pickage : UInt<4>[4] @[lsu_bus_buffer.scala 383:29] + buf_rsp_pickage[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 384:19] + buf_rsp_pickage[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 384:19] + buf_rsp_pickage[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 384:19] + buf_rsp_pickage[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 384:19] + node _T_1972 = orr(buf_rsp_pickage[0]) @[lsu_bus_buffer.scala 385:65] + node _T_1973 = eq(_T_1972, UInt<1>("h00")) @[lsu_bus_buffer.scala 385:44] + node _T_1974 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 385:85] + node _T_1975 = and(_T_1973, _T_1974) @[lsu_bus_buffer.scala 385:70] + node _T_1976 = orr(buf_rsp_pickage[1]) @[lsu_bus_buffer.scala 385:65] + node _T_1977 = eq(_T_1976, UInt<1>("h00")) @[lsu_bus_buffer.scala 385:44] + node _T_1978 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 385:85] + node _T_1979 = and(_T_1977, _T_1978) @[lsu_bus_buffer.scala 385:70] + node _T_1980 = orr(buf_rsp_pickage[2]) @[lsu_bus_buffer.scala 385:65] + node _T_1981 = eq(_T_1980, UInt<1>("h00")) @[lsu_bus_buffer.scala 385:44] + node _T_1982 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 385:85] + node _T_1983 = and(_T_1981, _T_1982) @[lsu_bus_buffer.scala 385:70] + node _T_1984 = orr(buf_rsp_pickage[3]) @[lsu_bus_buffer.scala 385:65] + node _T_1985 = eq(_T_1984, UInt<1>("h00")) @[lsu_bus_buffer.scala 385:44] + node _T_1986 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 385:85] + node _T_1987 = and(_T_1985, _T_1986) @[lsu_bus_buffer.scala 385:70] + node _T_1988 = cat(_T_1987, _T_1983) @[Cat.scala 29:58] + node _T_1989 = cat(_T_1988, _T_1979) @[Cat.scala 29:58] + node RspPtrDec = cat(_T_1989, _T_1975) @[Cat.scala 29:58] + node _T_1990 = orr(CmdPtr0Dec) @[lsu_bus_buffer.scala 386:31] + found_cmdptr0 <= _T_1990 @[lsu_bus_buffer.scala 386:17] + node _T_1991 = orr(CmdPtr1Dec) @[lsu_bus_buffer.scala 387:31] + found_cmdptr1 <= _T_1991 @[lsu_bus_buffer.scala 387:17] wire RspPtr : UInt<2> RspPtr <= UInt<1>("h00") - node _T_1985 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1986 = cat(_T_1985, CmdPtr0Dec) @[Cat.scala 29:58] - node _T_1987 = bits(_T_1986, 4, 4) @[lsu_bus_buffer.scala 388:39] - node _T_1988 = bits(_T_1986, 5, 5) @[lsu_bus_buffer.scala 388:45] - node _T_1989 = or(_T_1987, _T_1988) @[lsu_bus_buffer.scala 388:42] - node _T_1990 = bits(_T_1986, 6, 6) @[lsu_bus_buffer.scala 388:51] - node _T_1991 = or(_T_1989, _T_1990) @[lsu_bus_buffer.scala 388:48] - node _T_1992 = bits(_T_1986, 7, 7) @[lsu_bus_buffer.scala 388:57] - node _T_1993 = or(_T_1991, _T_1992) @[lsu_bus_buffer.scala 388:54] - node _T_1994 = bits(_T_1986, 2, 2) @[lsu_bus_buffer.scala 388:64] - node _T_1995 = bits(_T_1986, 3, 3) @[lsu_bus_buffer.scala 388:70] - node _T_1996 = or(_T_1994, _T_1995) @[lsu_bus_buffer.scala 388:67] - node _T_1997 = bits(_T_1986, 6, 6) @[lsu_bus_buffer.scala 388:76] - node _T_1998 = or(_T_1996, _T_1997) @[lsu_bus_buffer.scala 388:73] - node _T_1999 = bits(_T_1986, 7, 7) @[lsu_bus_buffer.scala 388:82] - node _T_2000 = or(_T_1998, _T_1999) @[lsu_bus_buffer.scala 388:79] - node _T_2001 = bits(_T_1986, 1, 1) @[lsu_bus_buffer.scala 388:89] - node _T_2002 = bits(_T_1986, 3, 3) @[lsu_bus_buffer.scala 388:95] - node _T_2003 = or(_T_2001, _T_2002) @[lsu_bus_buffer.scala 388:92] - node _T_2004 = bits(_T_1986, 5, 5) @[lsu_bus_buffer.scala 388:101] - node _T_2005 = or(_T_2003, _T_2004) @[lsu_bus_buffer.scala 388:98] - node _T_2006 = bits(_T_1986, 7, 7) @[lsu_bus_buffer.scala 388:107] - node _T_2007 = or(_T_2005, _T_2006) @[lsu_bus_buffer.scala 388:104] - node _T_2008 = cat(_T_1993, _T_2000) @[Cat.scala 29:58] - node _T_2009 = cat(_T_2008, _T_2007) @[Cat.scala 29:58] - CmdPtr0 <= _T_2009 @[lsu_bus_buffer.scala 393:11] - node _T_2010 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_2011 = cat(_T_2010, CmdPtr1Dec) @[Cat.scala 29:58] - node _T_2012 = bits(_T_2011, 4, 4) @[lsu_bus_buffer.scala 388:39] - node _T_2013 = bits(_T_2011, 5, 5) @[lsu_bus_buffer.scala 388:45] - node _T_2014 = or(_T_2012, _T_2013) @[lsu_bus_buffer.scala 388:42] - node _T_2015 = bits(_T_2011, 6, 6) @[lsu_bus_buffer.scala 388:51] - node _T_2016 = or(_T_2014, _T_2015) @[lsu_bus_buffer.scala 388:48] - node _T_2017 = bits(_T_2011, 7, 7) @[lsu_bus_buffer.scala 388:57] - node _T_2018 = or(_T_2016, _T_2017) @[lsu_bus_buffer.scala 388:54] - node _T_2019 = bits(_T_2011, 2, 2) @[lsu_bus_buffer.scala 388:64] - node _T_2020 = bits(_T_2011, 3, 3) @[lsu_bus_buffer.scala 388:70] - node _T_2021 = or(_T_2019, _T_2020) @[lsu_bus_buffer.scala 388:67] - node _T_2022 = bits(_T_2011, 6, 6) @[lsu_bus_buffer.scala 388:76] - node _T_2023 = or(_T_2021, _T_2022) @[lsu_bus_buffer.scala 388:73] - node _T_2024 = bits(_T_2011, 7, 7) @[lsu_bus_buffer.scala 388:82] - node _T_2025 = or(_T_2023, _T_2024) @[lsu_bus_buffer.scala 388:79] - node _T_2026 = bits(_T_2011, 1, 1) @[lsu_bus_buffer.scala 388:89] - node _T_2027 = bits(_T_2011, 3, 3) @[lsu_bus_buffer.scala 388:95] - node _T_2028 = or(_T_2026, _T_2027) @[lsu_bus_buffer.scala 388:92] - node _T_2029 = bits(_T_2011, 5, 5) @[lsu_bus_buffer.scala 388:101] - node _T_2030 = or(_T_2028, _T_2029) @[lsu_bus_buffer.scala 388:98] - node _T_2031 = bits(_T_2011, 7, 7) @[lsu_bus_buffer.scala 388:107] - node _T_2032 = or(_T_2030, _T_2031) @[lsu_bus_buffer.scala 388:104] - node _T_2033 = cat(_T_2018, _T_2025) @[Cat.scala 29:58] - node _T_2034 = cat(_T_2033, _T_2032) @[Cat.scala 29:58] - CmdPtr1 <= _T_2034 @[lsu_bus_buffer.scala 395:11] - node _T_2035 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_2036 = cat(_T_2035, RspPtrDec) @[Cat.scala 29:58] - node _T_2037 = bits(_T_2036, 4, 4) @[lsu_bus_buffer.scala 388:39] - node _T_2038 = bits(_T_2036, 5, 5) @[lsu_bus_buffer.scala 388:45] - node _T_2039 = or(_T_2037, _T_2038) @[lsu_bus_buffer.scala 388:42] - node _T_2040 = bits(_T_2036, 6, 6) @[lsu_bus_buffer.scala 388:51] - node _T_2041 = or(_T_2039, _T_2040) @[lsu_bus_buffer.scala 388:48] - node _T_2042 = bits(_T_2036, 7, 7) @[lsu_bus_buffer.scala 388:57] - node _T_2043 = or(_T_2041, _T_2042) @[lsu_bus_buffer.scala 388:54] - node _T_2044 = bits(_T_2036, 2, 2) @[lsu_bus_buffer.scala 388:64] - node _T_2045 = bits(_T_2036, 3, 3) @[lsu_bus_buffer.scala 388:70] - node _T_2046 = or(_T_2044, _T_2045) @[lsu_bus_buffer.scala 388:67] - node _T_2047 = bits(_T_2036, 6, 6) @[lsu_bus_buffer.scala 388:76] - node _T_2048 = or(_T_2046, _T_2047) @[lsu_bus_buffer.scala 388:73] - node _T_2049 = bits(_T_2036, 7, 7) @[lsu_bus_buffer.scala 388:82] - node _T_2050 = or(_T_2048, _T_2049) @[lsu_bus_buffer.scala 388:79] - node _T_2051 = bits(_T_2036, 1, 1) @[lsu_bus_buffer.scala 388:89] - node _T_2052 = bits(_T_2036, 3, 3) @[lsu_bus_buffer.scala 388:95] - node _T_2053 = or(_T_2051, _T_2052) @[lsu_bus_buffer.scala 388:92] - node _T_2054 = bits(_T_2036, 5, 5) @[lsu_bus_buffer.scala 388:101] - node _T_2055 = or(_T_2053, _T_2054) @[lsu_bus_buffer.scala 388:98] - node _T_2056 = bits(_T_2036, 7, 7) @[lsu_bus_buffer.scala 388:107] - node _T_2057 = or(_T_2055, _T_2056) @[lsu_bus_buffer.scala 388:104] - node _T_2058 = cat(_T_2043, _T_2050) @[Cat.scala 29:58] - node _T_2059 = cat(_T_2058, _T_2057) @[Cat.scala 29:58] - RspPtr <= _T_2059 @[lsu_bus_buffer.scala 396:10] - wire buf_state_en : UInt<1>[4] @[lsu_bus_buffer.scala 397:26] - buf_state_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 398:16] - buf_state_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 398:16] - buf_state_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 398:16] - buf_state_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 398:16] - wire buf_rspageQ : UInt<4>[4] @[lsu_bus_buffer.scala 399:25] - buf_rspageQ[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 400:15] - buf_rspageQ[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 400:15] - buf_rspageQ[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 400:15] - buf_rspageQ[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 400:15] - wire buf_rspage_set : UInt<4>[4] @[lsu_bus_buffer.scala 401:28] - buf_rspage_set[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 402:18] - buf_rspage_set[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 402:18] - buf_rspage_set[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 402:18] - buf_rspage_set[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 402:18] - wire buf_rspage_in : UInt<4>[4] @[lsu_bus_buffer.scala 403:27] - buf_rspage_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 404:17] - buf_rspage_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 404:17] - buf_rspage_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 404:17] - buf_rspage_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 404:17] - wire buf_rspage : UInt<4>[4] @[lsu_bus_buffer.scala 405:24] - buf_rspage[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 406:14] - buf_rspage[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 406:14] - buf_rspage[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 406:14] - buf_rspage[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 406:14] - node _T_2060 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2061 = and(_T_2060, buf_state_en[0]) @[lsu_bus_buffer.scala 408:94] - node _T_2062 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2063 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2064 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2065 = and(_T_2063, _T_2064) @[lsu_bus_buffer.scala 409:57] - node _T_2066 = or(_T_2062, _T_2065) @[lsu_bus_buffer.scala 409:31] - node _T_2067 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2068 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2069 = and(_T_2067, _T_2068) @[lsu_bus_buffer.scala 410:41] - node _T_2070 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 410:83] - node _T_2071 = and(_T_2069, _T_2070) @[lsu_bus_buffer.scala 410:71] - node _T_2072 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 410:104] - node _T_2073 = and(_T_2071, _T_2072) @[lsu_bus_buffer.scala 410:92] - node _T_2074 = or(_T_2066, _T_2073) @[lsu_bus_buffer.scala 409:86] - node _T_2075 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2076 = and(_T_2075, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2077 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:64] - node _T_2078 = and(_T_2076, _T_2077) @[lsu_bus_buffer.scala 411:52] - node _T_2079 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:85] - node _T_2080 = and(_T_2078, _T_2079) @[lsu_bus_buffer.scala 411:73] - node _T_2081 = or(_T_2074, _T_2080) @[lsu_bus_buffer.scala 410:114] - node _T_2082 = and(_T_2061, _T_2081) @[lsu_bus_buffer.scala 408:113] - node _T_2083 = bits(buf_age[0], 0, 0) @[lsu_bus_buffer.scala 411:109] - node _T_2084 = or(_T_2082, _T_2083) @[lsu_bus_buffer.scala 411:97] - node _T_2085 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2086 = and(_T_2085, buf_state_en[0]) @[lsu_bus_buffer.scala 408:94] - node _T_2087 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2088 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2089 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2090 = and(_T_2088, _T_2089) @[lsu_bus_buffer.scala 409:57] - node _T_2091 = or(_T_2087, _T_2090) @[lsu_bus_buffer.scala 409:31] - node _T_2092 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2093 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2094 = and(_T_2092, _T_2093) @[lsu_bus_buffer.scala 410:41] - node _T_2095 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 410:83] - node _T_2096 = and(_T_2094, _T_2095) @[lsu_bus_buffer.scala 410:71] - node _T_2097 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 410:104] - node _T_2098 = and(_T_2096, _T_2097) @[lsu_bus_buffer.scala 410:92] - node _T_2099 = or(_T_2091, _T_2098) @[lsu_bus_buffer.scala 409:86] - node _T_2100 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2101 = and(_T_2100, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2102 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:64] - node _T_2103 = and(_T_2101, _T_2102) @[lsu_bus_buffer.scala 411:52] - node _T_2104 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:85] - node _T_2105 = and(_T_2103, _T_2104) @[lsu_bus_buffer.scala 411:73] - node _T_2106 = or(_T_2099, _T_2105) @[lsu_bus_buffer.scala 410:114] - node _T_2107 = and(_T_2086, _T_2106) @[lsu_bus_buffer.scala 408:113] - node _T_2108 = bits(buf_age[0], 1, 1) @[lsu_bus_buffer.scala 411:109] - node _T_2109 = or(_T_2107, _T_2108) @[lsu_bus_buffer.scala 411:97] - node _T_2110 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2111 = and(_T_2110, buf_state_en[0]) @[lsu_bus_buffer.scala 408:94] - node _T_2112 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2113 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2114 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2115 = and(_T_2113, _T_2114) @[lsu_bus_buffer.scala 409:57] - node _T_2116 = or(_T_2112, _T_2115) @[lsu_bus_buffer.scala 409:31] - node _T_2117 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2118 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2119 = and(_T_2117, _T_2118) @[lsu_bus_buffer.scala 410:41] - node _T_2120 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 410:83] - node _T_2121 = and(_T_2119, _T_2120) @[lsu_bus_buffer.scala 410:71] - node _T_2122 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 410:104] - node _T_2123 = and(_T_2121, _T_2122) @[lsu_bus_buffer.scala 410:92] - node _T_2124 = or(_T_2116, _T_2123) @[lsu_bus_buffer.scala 409:86] - node _T_2125 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2126 = and(_T_2125, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2127 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:64] - node _T_2128 = and(_T_2126, _T_2127) @[lsu_bus_buffer.scala 411:52] - node _T_2129 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:85] - node _T_2130 = and(_T_2128, _T_2129) @[lsu_bus_buffer.scala 411:73] - node _T_2131 = or(_T_2124, _T_2130) @[lsu_bus_buffer.scala 410:114] - node _T_2132 = and(_T_2111, _T_2131) @[lsu_bus_buffer.scala 408:113] - node _T_2133 = bits(buf_age[0], 2, 2) @[lsu_bus_buffer.scala 411:109] - node _T_2134 = or(_T_2132, _T_2133) @[lsu_bus_buffer.scala 411:97] - node _T_2135 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2136 = and(_T_2135, buf_state_en[0]) @[lsu_bus_buffer.scala 408:94] - node _T_2137 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2138 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2139 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2140 = and(_T_2138, _T_2139) @[lsu_bus_buffer.scala 409:57] - node _T_2141 = or(_T_2137, _T_2140) @[lsu_bus_buffer.scala 409:31] - node _T_2142 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2143 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2144 = and(_T_2142, _T_2143) @[lsu_bus_buffer.scala 410:41] - node _T_2145 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 410:83] - node _T_2146 = and(_T_2144, _T_2145) @[lsu_bus_buffer.scala 410:71] - node _T_2147 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 410:104] - node _T_2148 = and(_T_2146, _T_2147) @[lsu_bus_buffer.scala 410:92] - node _T_2149 = or(_T_2141, _T_2148) @[lsu_bus_buffer.scala 409:86] - node _T_2150 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2151 = and(_T_2150, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2152 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:64] - node _T_2153 = and(_T_2151, _T_2152) @[lsu_bus_buffer.scala 411:52] - node _T_2154 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:85] - node _T_2155 = and(_T_2153, _T_2154) @[lsu_bus_buffer.scala 411:73] - node _T_2156 = or(_T_2149, _T_2155) @[lsu_bus_buffer.scala 410:114] - node _T_2157 = and(_T_2136, _T_2156) @[lsu_bus_buffer.scala 408:113] - node _T_2158 = bits(buf_age[0], 3, 3) @[lsu_bus_buffer.scala 411:109] - node _T_2159 = or(_T_2157, _T_2158) @[lsu_bus_buffer.scala 411:97] - node _T_2160 = cat(_T_2159, _T_2134) @[Cat.scala 29:58] - node _T_2161 = cat(_T_2160, _T_2109) @[Cat.scala 29:58] - node buf_age_in_0 = cat(_T_2161, _T_2084) @[Cat.scala 29:58] - node _T_2162 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2163 = and(_T_2162, buf_state_en[1]) @[lsu_bus_buffer.scala 408:94] - node _T_2164 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2165 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2166 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2167 = and(_T_2165, _T_2166) @[lsu_bus_buffer.scala 409:57] - node _T_2168 = or(_T_2164, _T_2167) @[lsu_bus_buffer.scala 409:31] - node _T_2169 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2170 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2171 = and(_T_2169, _T_2170) @[lsu_bus_buffer.scala 410:41] - node _T_2172 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 410:83] - node _T_2173 = and(_T_2171, _T_2172) @[lsu_bus_buffer.scala 410:71] - node _T_2174 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 410:104] - node _T_2175 = and(_T_2173, _T_2174) @[lsu_bus_buffer.scala 410:92] - node _T_2176 = or(_T_2168, _T_2175) @[lsu_bus_buffer.scala 409:86] - node _T_2177 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2178 = and(_T_2177, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2179 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:64] - node _T_2180 = and(_T_2178, _T_2179) @[lsu_bus_buffer.scala 411:52] - node _T_2181 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:85] - node _T_2182 = and(_T_2180, _T_2181) @[lsu_bus_buffer.scala 411:73] - node _T_2183 = or(_T_2176, _T_2182) @[lsu_bus_buffer.scala 410:114] - node _T_2184 = and(_T_2163, _T_2183) @[lsu_bus_buffer.scala 408:113] - node _T_2185 = bits(buf_age[1], 0, 0) @[lsu_bus_buffer.scala 411:109] - node _T_2186 = or(_T_2184, _T_2185) @[lsu_bus_buffer.scala 411:97] - node _T_2187 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2188 = and(_T_2187, buf_state_en[1]) @[lsu_bus_buffer.scala 408:94] - node _T_2189 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2190 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2191 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2192 = and(_T_2190, _T_2191) @[lsu_bus_buffer.scala 409:57] - node _T_2193 = or(_T_2189, _T_2192) @[lsu_bus_buffer.scala 409:31] - node _T_2194 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2195 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2196 = and(_T_2194, _T_2195) @[lsu_bus_buffer.scala 410:41] - node _T_2197 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 410:83] - node _T_2198 = and(_T_2196, _T_2197) @[lsu_bus_buffer.scala 410:71] - node _T_2199 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 410:104] - node _T_2200 = and(_T_2198, _T_2199) @[lsu_bus_buffer.scala 410:92] - node _T_2201 = or(_T_2193, _T_2200) @[lsu_bus_buffer.scala 409:86] - node _T_2202 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2203 = and(_T_2202, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2204 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:64] - node _T_2205 = and(_T_2203, _T_2204) @[lsu_bus_buffer.scala 411:52] - node _T_2206 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:85] - node _T_2207 = and(_T_2205, _T_2206) @[lsu_bus_buffer.scala 411:73] - node _T_2208 = or(_T_2201, _T_2207) @[lsu_bus_buffer.scala 410:114] - node _T_2209 = and(_T_2188, _T_2208) @[lsu_bus_buffer.scala 408:113] - node _T_2210 = bits(buf_age[1], 1, 1) @[lsu_bus_buffer.scala 411:109] - node _T_2211 = or(_T_2209, _T_2210) @[lsu_bus_buffer.scala 411:97] - node _T_2212 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2213 = and(_T_2212, buf_state_en[1]) @[lsu_bus_buffer.scala 408:94] - node _T_2214 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2215 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2216 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2217 = and(_T_2215, _T_2216) @[lsu_bus_buffer.scala 409:57] - node _T_2218 = or(_T_2214, _T_2217) @[lsu_bus_buffer.scala 409:31] - node _T_2219 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2220 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2221 = and(_T_2219, _T_2220) @[lsu_bus_buffer.scala 410:41] - node _T_2222 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 410:83] - node _T_2223 = and(_T_2221, _T_2222) @[lsu_bus_buffer.scala 410:71] - node _T_2224 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 410:104] - node _T_2225 = and(_T_2223, _T_2224) @[lsu_bus_buffer.scala 410:92] - node _T_2226 = or(_T_2218, _T_2225) @[lsu_bus_buffer.scala 409:86] - node _T_2227 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2228 = and(_T_2227, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2229 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:64] - node _T_2230 = and(_T_2228, _T_2229) @[lsu_bus_buffer.scala 411:52] - node _T_2231 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:85] - node _T_2232 = and(_T_2230, _T_2231) @[lsu_bus_buffer.scala 411:73] - node _T_2233 = or(_T_2226, _T_2232) @[lsu_bus_buffer.scala 410:114] - node _T_2234 = and(_T_2213, _T_2233) @[lsu_bus_buffer.scala 408:113] - node _T_2235 = bits(buf_age[1], 2, 2) @[lsu_bus_buffer.scala 411:109] - node _T_2236 = or(_T_2234, _T_2235) @[lsu_bus_buffer.scala 411:97] - node _T_2237 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2238 = and(_T_2237, buf_state_en[1]) @[lsu_bus_buffer.scala 408:94] - node _T_2239 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2240 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2241 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2242 = and(_T_2240, _T_2241) @[lsu_bus_buffer.scala 409:57] - node _T_2243 = or(_T_2239, _T_2242) @[lsu_bus_buffer.scala 409:31] - node _T_2244 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2245 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2246 = and(_T_2244, _T_2245) @[lsu_bus_buffer.scala 410:41] - node _T_2247 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 410:83] - node _T_2248 = and(_T_2246, _T_2247) @[lsu_bus_buffer.scala 410:71] - node _T_2249 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 410:104] - node _T_2250 = and(_T_2248, _T_2249) @[lsu_bus_buffer.scala 410:92] - node _T_2251 = or(_T_2243, _T_2250) @[lsu_bus_buffer.scala 409:86] - node _T_2252 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2253 = and(_T_2252, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2254 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:64] - node _T_2255 = and(_T_2253, _T_2254) @[lsu_bus_buffer.scala 411:52] - node _T_2256 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:85] - node _T_2257 = and(_T_2255, _T_2256) @[lsu_bus_buffer.scala 411:73] - node _T_2258 = or(_T_2251, _T_2257) @[lsu_bus_buffer.scala 410:114] - node _T_2259 = and(_T_2238, _T_2258) @[lsu_bus_buffer.scala 408:113] - node _T_2260 = bits(buf_age[1], 3, 3) @[lsu_bus_buffer.scala 411:109] - node _T_2261 = or(_T_2259, _T_2260) @[lsu_bus_buffer.scala 411:97] - node _T_2262 = cat(_T_2261, _T_2236) @[Cat.scala 29:58] - node _T_2263 = cat(_T_2262, _T_2211) @[Cat.scala 29:58] - node buf_age_in_1 = cat(_T_2263, _T_2186) @[Cat.scala 29:58] - node _T_2264 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2265 = and(_T_2264, buf_state_en[2]) @[lsu_bus_buffer.scala 408:94] - node _T_2266 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2267 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2268 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2269 = and(_T_2267, _T_2268) @[lsu_bus_buffer.scala 409:57] - node _T_2270 = or(_T_2266, _T_2269) @[lsu_bus_buffer.scala 409:31] - node _T_2271 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2272 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2273 = and(_T_2271, _T_2272) @[lsu_bus_buffer.scala 410:41] - node _T_2274 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 410:83] - node _T_2275 = and(_T_2273, _T_2274) @[lsu_bus_buffer.scala 410:71] - node _T_2276 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 410:104] - node _T_2277 = and(_T_2275, _T_2276) @[lsu_bus_buffer.scala 410:92] - node _T_2278 = or(_T_2270, _T_2277) @[lsu_bus_buffer.scala 409:86] - node _T_2279 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2280 = and(_T_2279, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2281 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:64] - node _T_2282 = and(_T_2280, _T_2281) @[lsu_bus_buffer.scala 411:52] - node _T_2283 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:85] - node _T_2284 = and(_T_2282, _T_2283) @[lsu_bus_buffer.scala 411:73] - node _T_2285 = or(_T_2278, _T_2284) @[lsu_bus_buffer.scala 410:114] - node _T_2286 = and(_T_2265, _T_2285) @[lsu_bus_buffer.scala 408:113] - node _T_2287 = bits(buf_age[2], 0, 0) @[lsu_bus_buffer.scala 411:109] - node _T_2288 = or(_T_2286, _T_2287) @[lsu_bus_buffer.scala 411:97] - node _T_2289 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2290 = and(_T_2289, buf_state_en[2]) @[lsu_bus_buffer.scala 408:94] - node _T_2291 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2292 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2293 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2294 = and(_T_2292, _T_2293) @[lsu_bus_buffer.scala 409:57] - node _T_2295 = or(_T_2291, _T_2294) @[lsu_bus_buffer.scala 409:31] - node _T_2296 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2297 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2298 = and(_T_2296, _T_2297) @[lsu_bus_buffer.scala 410:41] - node _T_2299 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 410:83] - node _T_2300 = and(_T_2298, _T_2299) @[lsu_bus_buffer.scala 410:71] - node _T_2301 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 410:104] - node _T_2302 = and(_T_2300, _T_2301) @[lsu_bus_buffer.scala 410:92] - node _T_2303 = or(_T_2295, _T_2302) @[lsu_bus_buffer.scala 409:86] - node _T_2304 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2305 = and(_T_2304, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2306 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:64] - node _T_2307 = and(_T_2305, _T_2306) @[lsu_bus_buffer.scala 411:52] - node _T_2308 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:85] - node _T_2309 = and(_T_2307, _T_2308) @[lsu_bus_buffer.scala 411:73] - node _T_2310 = or(_T_2303, _T_2309) @[lsu_bus_buffer.scala 410:114] - node _T_2311 = and(_T_2290, _T_2310) @[lsu_bus_buffer.scala 408:113] - node _T_2312 = bits(buf_age[2], 1, 1) @[lsu_bus_buffer.scala 411:109] - node _T_2313 = or(_T_2311, _T_2312) @[lsu_bus_buffer.scala 411:97] - node _T_2314 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2315 = and(_T_2314, buf_state_en[2]) @[lsu_bus_buffer.scala 408:94] - node _T_2316 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2317 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2318 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2319 = and(_T_2317, _T_2318) @[lsu_bus_buffer.scala 409:57] - node _T_2320 = or(_T_2316, _T_2319) @[lsu_bus_buffer.scala 409:31] - node _T_2321 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2322 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2323 = and(_T_2321, _T_2322) @[lsu_bus_buffer.scala 410:41] - node _T_2324 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 410:83] - node _T_2325 = and(_T_2323, _T_2324) @[lsu_bus_buffer.scala 410:71] - node _T_2326 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 410:104] - node _T_2327 = and(_T_2325, _T_2326) @[lsu_bus_buffer.scala 410:92] - node _T_2328 = or(_T_2320, _T_2327) @[lsu_bus_buffer.scala 409:86] - node _T_2329 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2330 = and(_T_2329, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2331 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:64] - node _T_2332 = and(_T_2330, _T_2331) @[lsu_bus_buffer.scala 411:52] - node _T_2333 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:85] - node _T_2334 = and(_T_2332, _T_2333) @[lsu_bus_buffer.scala 411:73] - node _T_2335 = or(_T_2328, _T_2334) @[lsu_bus_buffer.scala 410:114] - node _T_2336 = and(_T_2315, _T_2335) @[lsu_bus_buffer.scala 408:113] - node _T_2337 = bits(buf_age[2], 2, 2) @[lsu_bus_buffer.scala 411:109] - node _T_2338 = or(_T_2336, _T_2337) @[lsu_bus_buffer.scala 411:97] - node _T_2339 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2340 = and(_T_2339, buf_state_en[2]) @[lsu_bus_buffer.scala 408:94] - node _T_2341 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2342 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2343 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2344 = and(_T_2342, _T_2343) @[lsu_bus_buffer.scala 409:57] - node _T_2345 = or(_T_2341, _T_2344) @[lsu_bus_buffer.scala 409:31] - node _T_2346 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2347 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2348 = and(_T_2346, _T_2347) @[lsu_bus_buffer.scala 410:41] - node _T_2349 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 410:83] - node _T_2350 = and(_T_2348, _T_2349) @[lsu_bus_buffer.scala 410:71] - node _T_2351 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 410:104] - node _T_2352 = and(_T_2350, _T_2351) @[lsu_bus_buffer.scala 410:92] - node _T_2353 = or(_T_2345, _T_2352) @[lsu_bus_buffer.scala 409:86] - node _T_2354 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2355 = and(_T_2354, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2356 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:64] - node _T_2357 = and(_T_2355, _T_2356) @[lsu_bus_buffer.scala 411:52] - node _T_2358 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:85] - node _T_2359 = and(_T_2357, _T_2358) @[lsu_bus_buffer.scala 411:73] - node _T_2360 = or(_T_2353, _T_2359) @[lsu_bus_buffer.scala 410:114] - node _T_2361 = and(_T_2340, _T_2360) @[lsu_bus_buffer.scala 408:113] - node _T_2362 = bits(buf_age[2], 3, 3) @[lsu_bus_buffer.scala 411:109] - node _T_2363 = or(_T_2361, _T_2362) @[lsu_bus_buffer.scala 411:97] - node _T_2364 = cat(_T_2363, _T_2338) @[Cat.scala 29:58] - node _T_2365 = cat(_T_2364, _T_2313) @[Cat.scala 29:58] - node buf_age_in_2 = cat(_T_2365, _T_2288) @[Cat.scala 29:58] - node _T_2366 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2367 = and(_T_2366, buf_state_en[3]) @[lsu_bus_buffer.scala 408:94] - node _T_2368 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2369 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2370 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2371 = and(_T_2369, _T_2370) @[lsu_bus_buffer.scala 409:57] - node _T_2372 = or(_T_2368, _T_2371) @[lsu_bus_buffer.scala 409:31] - node _T_2373 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2374 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2375 = and(_T_2373, _T_2374) @[lsu_bus_buffer.scala 410:41] - node _T_2376 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 410:83] - node _T_2377 = and(_T_2375, _T_2376) @[lsu_bus_buffer.scala 410:71] - node _T_2378 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 410:104] - node _T_2379 = and(_T_2377, _T_2378) @[lsu_bus_buffer.scala 410:92] - node _T_2380 = or(_T_2372, _T_2379) @[lsu_bus_buffer.scala 409:86] - node _T_2381 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2382 = and(_T_2381, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2383 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:64] - node _T_2384 = and(_T_2382, _T_2383) @[lsu_bus_buffer.scala 411:52] - node _T_2385 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:85] - node _T_2386 = and(_T_2384, _T_2385) @[lsu_bus_buffer.scala 411:73] - node _T_2387 = or(_T_2380, _T_2386) @[lsu_bus_buffer.scala 410:114] - node _T_2388 = and(_T_2367, _T_2387) @[lsu_bus_buffer.scala 408:113] - node _T_2389 = bits(buf_age[3], 0, 0) @[lsu_bus_buffer.scala 411:109] - node _T_2390 = or(_T_2388, _T_2389) @[lsu_bus_buffer.scala 411:97] - node _T_2391 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2392 = and(_T_2391, buf_state_en[3]) @[lsu_bus_buffer.scala 408:94] - node _T_2393 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2394 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2395 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2396 = and(_T_2394, _T_2395) @[lsu_bus_buffer.scala 409:57] - node _T_2397 = or(_T_2393, _T_2396) @[lsu_bus_buffer.scala 409:31] - node _T_2398 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2399 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2400 = and(_T_2398, _T_2399) @[lsu_bus_buffer.scala 410:41] - node _T_2401 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 410:83] - node _T_2402 = and(_T_2400, _T_2401) @[lsu_bus_buffer.scala 410:71] - node _T_2403 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 410:104] - node _T_2404 = and(_T_2402, _T_2403) @[lsu_bus_buffer.scala 410:92] - node _T_2405 = or(_T_2397, _T_2404) @[lsu_bus_buffer.scala 409:86] - node _T_2406 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2407 = and(_T_2406, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2408 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:64] - node _T_2409 = and(_T_2407, _T_2408) @[lsu_bus_buffer.scala 411:52] - node _T_2410 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:85] - node _T_2411 = and(_T_2409, _T_2410) @[lsu_bus_buffer.scala 411:73] - node _T_2412 = or(_T_2405, _T_2411) @[lsu_bus_buffer.scala 410:114] - node _T_2413 = and(_T_2392, _T_2412) @[lsu_bus_buffer.scala 408:113] - node _T_2414 = bits(buf_age[3], 1, 1) @[lsu_bus_buffer.scala 411:109] - node _T_2415 = or(_T_2413, _T_2414) @[lsu_bus_buffer.scala 411:97] - node _T_2416 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2417 = and(_T_2416, buf_state_en[3]) @[lsu_bus_buffer.scala 408:94] - node _T_2418 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2419 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2420 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2421 = and(_T_2419, _T_2420) @[lsu_bus_buffer.scala 409:57] - node _T_2422 = or(_T_2418, _T_2421) @[lsu_bus_buffer.scala 409:31] - node _T_2423 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2424 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2425 = and(_T_2423, _T_2424) @[lsu_bus_buffer.scala 410:41] - node _T_2426 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 410:83] - node _T_2427 = and(_T_2425, _T_2426) @[lsu_bus_buffer.scala 410:71] - node _T_2428 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 410:104] - node _T_2429 = and(_T_2427, _T_2428) @[lsu_bus_buffer.scala 410:92] - node _T_2430 = or(_T_2422, _T_2429) @[lsu_bus_buffer.scala 409:86] - node _T_2431 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2432 = and(_T_2431, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2433 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:64] - node _T_2434 = and(_T_2432, _T_2433) @[lsu_bus_buffer.scala 411:52] - node _T_2435 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:85] - node _T_2436 = and(_T_2434, _T_2435) @[lsu_bus_buffer.scala 411:73] - node _T_2437 = or(_T_2430, _T_2436) @[lsu_bus_buffer.scala 410:114] - node _T_2438 = and(_T_2417, _T_2437) @[lsu_bus_buffer.scala 408:113] - node _T_2439 = bits(buf_age[3], 2, 2) @[lsu_bus_buffer.scala 411:109] - node _T_2440 = or(_T_2438, _T_2439) @[lsu_bus_buffer.scala 411:97] - node _T_2441 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 408:83] - node _T_2442 = and(_T_2441, buf_state_en[3]) @[lsu_bus_buffer.scala 408:94] - node _T_2443 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 409:20] - node _T_2444 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 409:47] - node _T_2445 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 409:59] - node _T_2446 = and(_T_2444, _T_2445) @[lsu_bus_buffer.scala 409:57] - node _T_2447 = or(_T_2443, _T_2446) @[lsu_bus_buffer.scala 409:31] - node _T_2448 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 410:23] - node _T_2449 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 410:53] - node _T_2450 = and(_T_2448, _T_2449) @[lsu_bus_buffer.scala 410:41] - node _T_2451 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 410:83] - node _T_2452 = and(_T_2450, _T_2451) @[lsu_bus_buffer.scala 410:71] - node _T_2453 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 410:104] - node _T_2454 = and(_T_2452, _T_2453) @[lsu_bus_buffer.scala 410:92] - node _T_2455 = or(_T_2447, _T_2454) @[lsu_bus_buffer.scala 409:86] - node _T_2456 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:17] - node _T_2457 = and(_T_2456, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:35] - node _T_2458 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:64] - node _T_2459 = and(_T_2457, _T_2458) @[lsu_bus_buffer.scala 411:52] - node _T_2460 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:85] - node _T_2461 = and(_T_2459, _T_2460) @[lsu_bus_buffer.scala 411:73] - node _T_2462 = or(_T_2455, _T_2461) @[lsu_bus_buffer.scala 410:114] - node _T_2463 = and(_T_2442, _T_2462) @[lsu_bus_buffer.scala 408:113] - node _T_2464 = bits(buf_age[3], 3, 3) @[lsu_bus_buffer.scala 411:109] - node _T_2465 = or(_T_2463, _T_2464) @[lsu_bus_buffer.scala 411:97] - node _T_2466 = cat(_T_2465, _T_2440) @[Cat.scala 29:58] - node _T_2467 = cat(_T_2466, _T_2415) @[Cat.scala 29:58] - node buf_age_in_3 = cat(_T_2467, _T_2390) @[Cat.scala 29:58] - wire buf_ageQ : UInt<4>[4] @[lsu_bus_buffer.scala 412:22] - buf_ageQ[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 413:12] - buf_ageQ[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 413:12] - buf_ageQ[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 413:12] - buf_ageQ[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 413:12] - node _T_2468 = bits(buf_ageQ[0], 0, 0) @[lsu_bus_buffer.scala 414:72] - node _T_2469 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2470 = and(_T_2469, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 414:103] - node _T_2471 = eq(_T_2470, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2472 = and(_T_2468, _T_2471) @[lsu_bus_buffer.scala 414:76] - node _T_2473 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2474 = and(_T_2472, _T_2473) @[lsu_bus_buffer.scala 414:138] - node _T_2475 = bits(buf_ageQ[0], 1, 1) @[lsu_bus_buffer.scala 414:72] - node _T_2476 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2477 = and(_T_2476, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 414:103] - node _T_2478 = eq(_T_2477, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2479 = and(_T_2475, _T_2478) @[lsu_bus_buffer.scala 414:76] - node _T_2480 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2481 = and(_T_2479, _T_2480) @[lsu_bus_buffer.scala 414:138] - node _T_2482 = bits(buf_ageQ[0], 2, 2) @[lsu_bus_buffer.scala 414:72] - node _T_2483 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2484 = and(_T_2483, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 414:103] - node _T_2485 = eq(_T_2484, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2486 = and(_T_2482, _T_2485) @[lsu_bus_buffer.scala 414:76] - node _T_2487 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2488 = and(_T_2486, _T_2487) @[lsu_bus_buffer.scala 414:138] - node _T_2489 = bits(buf_ageQ[0], 3, 3) @[lsu_bus_buffer.scala 414:72] - node _T_2490 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2491 = and(_T_2490, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 414:103] - node _T_2492 = eq(_T_2491, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2493 = and(_T_2489, _T_2492) @[lsu_bus_buffer.scala 414:76] - node _T_2494 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2495 = and(_T_2493, _T_2494) @[lsu_bus_buffer.scala 414:138] - node _T_2496 = cat(_T_2495, _T_2488) @[Cat.scala 29:58] - node _T_2497 = cat(_T_2496, _T_2481) @[Cat.scala 29:58] - node _T_2498 = cat(_T_2497, _T_2474) @[Cat.scala 29:58] - node _T_2499 = bits(buf_ageQ[1], 0, 0) @[lsu_bus_buffer.scala 414:72] - node _T_2500 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2501 = and(_T_2500, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 414:103] - node _T_2502 = eq(_T_2501, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2503 = and(_T_2499, _T_2502) @[lsu_bus_buffer.scala 414:76] - node _T_2504 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2505 = and(_T_2503, _T_2504) @[lsu_bus_buffer.scala 414:138] - node _T_2506 = bits(buf_ageQ[1], 1, 1) @[lsu_bus_buffer.scala 414:72] - node _T_2507 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2508 = and(_T_2507, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 414:103] - node _T_2509 = eq(_T_2508, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2510 = and(_T_2506, _T_2509) @[lsu_bus_buffer.scala 414:76] - node _T_2511 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2512 = and(_T_2510, _T_2511) @[lsu_bus_buffer.scala 414:138] - node _T_2513 = bits(buf_ageQ[1], 2, 2) @[lsu_bus_buffer.scala 414:72] - node _T_2514 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2515 = and(_T_2514, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 414:103] - node _T_2516 = eq(_T_2515, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2517 = and(_T_2513, _T_2516) @[lsu_bus_buffer.scala 414:76] - node _T_2518 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2519 = and(_T_2517, _T_2518) @[lsu_bus_buffer.scala 414:138] - node _T_2520 = bits(buf_ageQ[1], 3, 3) @[lsu_bus_buffer.scala 414:72] - node _T_2521 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2522 = and(_T_2521, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 414:103] - node _T_2523 = eq(_T_2522, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2524 = and(_T_2520, _T_2523) @[lsu_bus_buffer.scala 414:76] - node _T_2525 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2526 = and(_T_2524, _T_2525) @[lsu_bus_buffer.scala 414:138] - node _T_2527 = cat(_T_2526, _T_2519) @[Cat.scala 29:58] - node _T_2528 = cat(_T_2527, _T_2512) @[Cat.scala 29:58] - node _T_2529 = cat(_T_2528, _T_2505) @[Cat.scala 29:58] - node _T_2530 = bits(buf_ageQ[2], 0, 0) @[lsu_bus_buffer.scala 414:72] - node _T_2531 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2532 = and(_T_2531, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 414:103] - node _T_2533 = eq(_T_2532, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2534 = and(_T_2530, _T_2533) @[lsu_bus_buffer.scala 414:76] - node _T_2535 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2536 = and(_T_2534, _T_2535) @[lsu_bus_buffer.scala 414:138] - node _T_2537 = bits(buf_ageQ[2], 1, 1) @[lsu_bus_buffer.scala 414:72] - node _T_2538 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2539 = and(_T_2538, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 414:103] - node _T_2540 = eq(_T_2539, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2541 = and(_T_2537, _T_2540) @[lsu_bus_buffer.scala 414:76] - node _T_2542 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2543 = and(_T_2541, _T_2542) @[lsu_bus_buffer.scala 414:138] - node _T_2544 = bits(buf_ageQ[2], 2, 2) @[lsu_bus_buffer.scala 414:72] - node _T_2545 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2546 = and(_T_2545, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 414:103] - node _T_2547 = eq(_T_2546, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2548 = and(_T_2544, _T_2547) @[lsu_bus_buffer.scala 414:76] - node _T_2549 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2550 = and(_T_2548, _T_2549) @[lsu_bus_buffer.scala 414:138] - node _T_2551 = bits(buf_ageQ[2], 3, 3) @[lsu_bus_buffer.scala 414:72] - node _T_2552 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2553 = and(_T_2552, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 414:103] - node _T_2554 = eq(_T_2553, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2555 = and(_T_2551, _T_2554) @[lsu_bus_buffer.scala 414:76] - node _T_2556 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2557 = and(_T_2555, _T_2556) @[lsu_bus_buffer.scala 414:138] - node _T_2558 = cat(_T_2557, _T_2550) @[Cat.scala 29:58] - node _T_2559 = cat(_T_2558, _T_2543) @[Cat.scala 29:58] - node _T_2560 = cat(_T_2559, _T_2536) @[Cat.scala 29:58] - node _T_2561 = bits(buf_ageQ[3], 0, 0) @[lsu_bus_buffer.scala 414:72] - node _T_2562 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2563 = and(_T_2562, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 414:103] - node _T_2564 = eq(_T_2563, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2565 = and(_T_2561, _T_2564) @[lsu_bus_buffer.scala 414:76] - node _T_2566 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2567 = and(_T_2565, _T_2566) @[lsu_bus_buffer.scala 414:138] - node _T_2568 = bits(buf_ageQ[3], 1, 1) @[lsu_bus_buffer.scala 414:72] - node _T_2569 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2570 = and(_T_2569, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 414:103] - node _T_2571 = eq(_T_2570, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2572 = and(_T_2568, _T_2571) @[lsu_bus_buffer.scala 414:76] - node _T_2573 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2574 = and(_T_2572, _T_2573) @[lsu_bus_buffer.scala 414:138] - node _T_2575 = bits(buf_ageQ[3], 2, 2) @[lsu_bus_buffer.scala 414:72] - node _T_2576 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2577 = and(_T_2576, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 414:103] - node _T_2578 = eq(_T_2577, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2579 = and(_T_2575, _T_2578) @[lsu_bus_buffer.scala 414:76] - node _T_2580 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2581 = and(_T_2579, _T_2580) @[lsu_bus_buffer.scala 414:138] - node _T_2582 = bits(buf_ageQ[3], 3, 3) @[lsu_bus_buffer.scala 414:72] - node _T_2583 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 414:93] - node _T_2584 = and(_T_2583, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 414:103] - node _T_2585 = eq(_T_2584, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:78] - node _T_2586 = and(_T_2582, _T_2585) @[lsu_bus_buffer.scala 414:76] - node _T_2587 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:140] - node _T_2588 = and(_T_2586, _T_2587) @[lsu_bus_buffer.scala 414:138] - node _T_2589 = cat(_T_2588, _T_2581) @[Cat.scala 29:58] - node _T_2590 = cat(_T_2589, _T_2574) @[Cat.scala 29:58] - node _T_2591 = cat(_T_2590, _T_2567) @[Cat.scala 29:58] - buf_age[0] <= _T_2498 @[lsu_bus_buffer.scala 414:11] - buf_age[1] <= _T_2529 @[lsu_bus_buffer.scala 414:11] - buf_age[2] <= _T_2560 @[lsu_bus_buffer.scala 414:11] - buf_age[3] <= _T_2591 @[lsu_bus_buffer.scala 414:11] - node _T_2592 = eq(UInt<1>("h00"), UInt<1>("h00")) @[lsu_bus_buffer.scala 415:76] - node _T_2593 = bits(buf_age[0], 0, 0) @[lsu_bus_buffer.scala 415:100] - node _T_2594 = eq(_T_2593, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2595 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2596 = and(_T_2594, _T_2595) @[lsu_bus_buffer.scala 415:104] - node _T_2597 = mux(_T_2592, UInt<1>("h00"), _T_2596) @[lsu_bus_buffer.scala 415:72] - node _T_2598 = eq(UInt<1>("h00"), UInt<1>("h01")) @[lsu_bus_buffer.scala 415:76] - node _T_2599 = bits(buf_age[0], 1, 1) @[lsu_bus_buffer.scala 415:100] - node _T_2600 = eq(_T_2599, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2601 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2602 = and(_T_2600, _T_2601) @[lsu_bus_buffer.scala 415:104] - node _T_2603 = mux(_T_2598, UInt<1>("h00"), _T_2602) @[lsu_bus_buffer.scala 415:72] - node _T_2604 = eq(UInt<1>("h00"), UInt<2>("h02")) @[lsu_bus_buffer.scala 415:76] - node _T_2605 = bits(buf_age[0], 2, 2) @[lsu_bus_buffer.scala 415:100] - node _T_2606 = eq(_T_2605, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2607 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2608 = and(_T_2606, _T_2607) @[lsu_bus_buffer.scala 415:104] - node _T_2609 = mux(_T_2604, UInt<1>("h00"), _T_2608) @[lsu_bus_buffer.scala 415:72] - node _T_2610 = eq(UInt<1>("h00"), UInt<2>("h03")) @[lsu_bus_buffer.scala 415:76] - node _T_2611 = bits(buf_age[0], 3, 3) @[lsu_bus_buffer.scala 415:100] - node _T_2612 = eq(_T_2611, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2613 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2614 = and(_T_2612, _T_2613) @[lsu_bus_buffer.scala 415:104] - node _T_2615 = mux(_T_2610, UInt<1>("h00"), _T_2614) @[lsu_bus_buffer.scala 415:72] - node _T_2616 = cat(_T_2615, _T_2609) @[Cat.scala 29:58] - node _T_2617 = cat(_T_2616, _T_2603) @[Cat.scala 29:58] - node _T_2618 = cat(_T_2617, _T_2597) @[Cat.scala 29:58] - node _T_2619 = eq(UInt<1>("h01"), UInt<1>("h00")) @[lsu_bus_buffer.scala 415:76] - node _T_2620 = bits(buf_age[1], 0, 0) @[lsu_bus_buffer.scala 415:100] - node _T_2621 = eq(_T_2620, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2622 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2623 = and(_T_2621, _T_2622) @[lsu_bus_buffer.scala 415:104] - node _T_2624 = mux(_T_2619, UInt<1>("h00"), _T_2623) @[lsu_bus_buffer.scala 415:72] - node _T_2625 = eq(UInt<1>("h01"), UInt<1>("h01")) @[lsu_bus_buffer.scala 415:76] - node _T_2626 = bits(buf_age[1], 1, 1) @[lsu_bus_buffer.scala 415:100] - node _T_2627 = eq(_T_2626, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2628 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2629 = and(_T_2627, _T_2628) @[lsu_bus_buffer.scala 415:104] - node _T_2630 = mux(_T_2625, UInt<1>("h00"), _T_2629) @[lsu_bus_buffer.scala 415:72] - node _T_2631 = eq(UInt<1>("h01"), UInt<2>("h02")) @[lsu_bus_buffer.scala 415:76] - node _T_2632 = bits(buf_age[1], 2, 2) @[lsu_bus_buffer.scala 415:100] - node _T_2633 = eq(_T_2632, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2634 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2635 = and(_T_2633, _T_2634) @[lsu_bus_buffer.scala 415:104] - node _T_2636 = mux(_T_2631, UInt<1>("h00"), _T_2635) @[lsu_bus_buffer.scala 415:72] - node _T_2637 = eq(UInt<1>("h01"), UInt<2>("h03")) @[lsu_bus_buffer.scala 415:76] - node _T_2638 = bits(buf_age[1], 3, 3) @[lsu_bus_buffer.scala 415:100] - node _T_2639 = eq(_T_2638, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2640 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2641 = and(_T_2639, _T_2640) @[lsu_bus_buffer.scala 415:104] - node _T_2642 = mux(_T_2637, UInt<1>("h00"), _T_2641) @[lsu_bus_buffer.scala 415:72] - node _T_2643 = cat(_T_2642, _T_2636) @[Cat.scala 29:58] - node _T_2644 = cat(_T_2643, _T_2630) @[Cat.scala 29:58] - node _T_2645 = cat(_T_2644, _T_2624) @[Cat.scala 29:58] - node _T_2646 = eq(UInt<2>("h02"), UInt<1>("h00")) @[lsu_bus_buffer.scala 415:76] - node _T_2647 = bits(buf_age[2], 0, 0) @[lsu_bus_buffer.scala 415:100] - node _T_2648 = eq(_T_2647, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2649 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2650 = and(_T_2648, _T_2649) @[lsu_bus_buffer.scala 415:104] - node _T_2651 = mux(_T_2646, UInt<1>("h00"), _T_2650) @[lsu_bus_buffer.scala 415:72] - node _T_2652 = eq(UInt<2>("h02"), UInt<1>("h01")) @[lsu_bus_buffer.scala 415:76] - node _T_2653 = bits(buf_age[2], 1, 1) @[lsu_bus_buffer.scala 415:100] - node _T_2654 = eq(_T_2653, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2655 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2656 = and(_T_2654, _T_2655) @[lsu_bus_buffer.scala 415:104] - node _T_2657 = mux(_T_2652, UInt<1>("h00"), _T_2656) @[lsu_bus_buffer.scala 415:72] - node _T_2658 = eq(UInt<2>("h02"), UInt<2>("h02")) @[lsu_bus_buffer.scala 415:76] - node _T_2659 = bits(buf_age[2], 2, 2) @[lsu_bus_buffer.scala 415:100] - node _T_2660 = eq(_T_2659, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2661 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2662 = and(_T_2660, _T_2661) @[lsu_bus_buffer.scala 415:104] - node _T_2663 = mux(_T_2658, UInt<1>("h00"), _T_2662) @[lsu_bus_buffer.scala 415:72] - node _T_2664 = eq(UInt<2>("h02"), UInt<2>("h03")) @[lsu_bus_buffer.scala 415:76] - node _T_2665 = bits(buf_age[2], 3, 3) @[lsu_bus_buffer.scala 415:100] - node _T_2666 = eq(_T_2665, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2667 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2668 = and(_T_2666, _T_2667) @[lsu_bus_buffer.scala 415:104] - node _T_2669 = mux(_T_2664, UInt<1>("h00"), _T_2668) @[lsu_bus_buffer.scala 415:72] - node _T_2670 = cat(_T_2669, _T_2663) @[Cat.scala 29:58] - node _T_2671 = cat(_T_2670, _T_2657) @[Cat.scala 29:58] - node _T_2672 = cat(_T_2671, _T_2651) @[Cat.scala 29:58] - node _T_2673 = eq(UInt<2>("h03"), UInt<1>("h00")) @[lsu_bus_buffer.scala 415:76] - node _T_2674 = bits(buf_age[3], 0, 0) @[lsu_bus_buffer.scala 415:100] - node _T_2675 = eq(_T_2674, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2676 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2677 = and(_T_2675, _T_2676) @[lsu_bus_buffer.scala 415:104] - node _T_2678 = mux(_T_2673, UInt<1>("h00"), _T_2677) @[lsu_bus_buffer.scala 415:72] - node _T_2679 = eq(UInt<2>("h03"), UInt<1>("h01")) @[lsu_bus_buffer.scala 415:76] - node _T_2680 = bits(buf_age[3], 1, 1) @[lsu_bus_buffer.scala 415:100] - node _T_2681 = eq(_T_2680, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2682 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2683 = and(_T_2681, _T_2682) @[lsu_bus_buffer.scala 415:104] - node _T_2684 = mux(_T_2679, UInt<1>("h00"), _T_2683) @[lsu_bus_buffer.scala 415:72] - node _T_2685 = eq(UInt<2>("h03"), UInt<2>("h02")) @[lsu_bus_buffer.scala 415:76] - node _T_2686 = bits(buf_age[3], 2, 2) @[lsu_bus_buffer.scala 415:100] - node _T_2687 = eq(_T_2686, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2688 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2689 = and(_T_2687, _T_2688) @[lsu_bus_buffer.scala 415:104] - node _T_2690 = mux(_T_2685, UInt<1>("h00"), _T_2689) @[lsu_bus_buffer.scala 415:72] - node _T_2691 = eq(UInt<2>("h03"), UInt<2>("h03")) @[lsu_bus_buffer.scala 415:76] - node _T_2692 = bits(buf_age[3], 3, 3) @[lsu_bus_buffer.scala 415:100] - node _T_2693 = eq(_T_2692, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:89] - node _T_2694 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 415:119] - node _T_2695 = and(_T_2693, _T_2694) @[lsu_bus_buffer.scala 415:104] - node _T_2696 = mux(_T_2691, UInt<1>("h00"), _T_2695) @[lsu_bus_buffer.scala 415:72] - node _T_2697 = cat(_T_2696, _T_2690) @[Cat.scala 29:58] - node _T_2698 = cat(_T_2697, _T_2684) @[Cat.scala 29:58] - node _T_2699 = cat(_T_2698, _T_2678) @[Cat.scala 29:58] - buf_age_younger[0] <= _T_2618 @[lsu_bus_buffer.scala 415:19] - buf_age_younger[1] <= _T_2645 @[lsu_bus_buffer.scala 415:19] - buf_age_younger[2] <= _T_2672 @[lsu_bus_buffer.scala 415:19] - buf_age_younger[3] <= _T_2699 @[lsu_bus_buffer.scala 415:19] - node _T_2700 = bits(buf_rspageQ[0], 0, 0) @[lsu_bus_buffer.scala 416:83] - node _T_2701 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2702 = and(_T_2700, _T_2701) @[lsu_bus_buffer.scala 416:87] - node _T_2703 = bits(buf_rspageQ[0], 1, 1) @[lsu_bus_buffer.scala 416:83] - node _T_2704 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2705 = and(_T_2703, _T_2704) @[lsu_bus_buffer.scala 416:87] - node _T_2706 = bits(buf_rspageQ[0], 2, 2) @[lsu_bus_buffer.scala 416:83] - node _T_2707 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2708 = and(_T_2706, _T_2707) @[lsu_bus_buffer.scala 416:87] - node _T_2709 = bits(buf_rspageQ[0], 3, 3) @[lsu_bus_buffer.scala 416:83] - node _T_2710 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2711 = and(_T_2709, _T_2710) @[lsu_bus_buffer.scala 416:87] - node _T_2712 = cat(_T_2711, _T_2708) @[Cat.scala 29:58] - node _T_2713 = cat(_T_2712, _T_2705) @[Cat.scala 29:58] - node _T_2714 = cat(_T_2713, _T_2702) @[Cat.scala 29:58] - node _T_2715 = bits(buf_rspageQ[1], 0, 0) @[lsu_bus_buffer.scala 416:83] - node _T_2716 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2717 = and(_T_2715, _T_2716) @[lsu_bus_buffer.scala 416:87] - node _T_2718 = bits(buf_rspageQ[1], 1, 1) @[lsu_bus_buffer.scala 416:83] - node _T_2719 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2720 = and(_T_2718, _T_2719) @[lsu_bus_buffer.scala 416:87] - node _T_2721 = bits(buf_rspageQ[1], 2, 2) @[lsu_bus_buffer.scala 416:83] - node _T_2722 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2723 = and(_T_2721, _T_2722) @[lsu_bus_buffer.scala 416:87] - node _T_2724 = bits(buf_rspageQ[1], 3, 3) @[lsu_bus_buffer.scala 416:83] - node _T_2725 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2726 = and(_T_2724, _T_2725) @[lsu_bus_buffer.scala 416:87] - node _T_2727 = cat(_T_2726, _T_2723) @[Cat.scala 29:58] - node _T_2728 = cat(_T_2727, _T_2720) @[Cat.scala 29:58] - node _T_2729 = cat(_T_2728, _T_2717) @[Cat.scala 29:58] - node _T_2730 = bits(buf_rspageQ[2], 0, 0) @[lsu_bus_buffer.scala 416:83] - node _T_2731 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2732 = and(_T_2730, _T_2731) @[lsu_bus_buffer.scala 416:87] - node _T_2733 = bits(buf_rspageQ[2], 1, 1) @[lsu_bus_buffer.scala 416:83] - node _T_2734 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2735 = and(_T_2733, _T_2734) @[lsu_bus_buffer.scala 416:87] - node _T_2736 = bits(buf_rspageQ[2], 2, 2) @[lsu_bus_buffer.scala 416:83] - node _T_2737 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2738 = and(_T_2736, _T_2737) @[lsu_bus_buffer.scala 416:87] - node _T_2739 = bits(buf_rspageQ[2], 3, 3) @[lsu_bus_buffer.scala 416:83] - node _T_2740 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2741 = and(_T_2739, _T_2740) @[lsu_bus_buffer.scala 416:87] - node _T_2742 = cat(_T_2741, _T_2738) @[Cat.scala 29:58] - node _T_2743 = cat(_T_2742, _T_2735) @[Cat.scala 29:58] - node _T_2744 = cat(_T_2743, _T_2732) @[Cat.scala 29:58] - node _T_2745 = bits(buf_rspageQ[3], 0, 0) @[lsu_bus_buffer.scala 416:83] - node _T_2746 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2747 = and(_T_2745, _T_2746) @[lsu_bus_buffer.scala 416:87] - node _T_2748 = bits(buf_rspageQ[3], 1, 1) @[lsu_bus_buffer.scala 416:83] - node _T_2749 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2750 = and(_T_2748, _T_2749) @[lsu_bus_buffer.scala 416:87] - node _T_2751 = bits(buf_rspageQ[3], 2, 2) @[lsu_bus_buffer.scala 416:83] - node _T_2752 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2753 = and(_T_2751, _T_2752) @[lsu_bus_buffer.scala 416:87] - node _T_2754 = bits(buf_rspageQ[3], 3, 3) @[lsu_bus_buffer.scala 416:83] - node _T_2755 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 416:102] - node _T_2756 = and(_T_2754, _T_2755) @[lsu_bus_buffer.scala 416:87] - node _T_2757 = cat(_T_2756, _T_2753) @[Cat.scala 29:58] - node _T_2758 = cat(_T_2757, _T_2750) @[Cat.scala 29:58] - node _T_2759 = cat(_T_2758, _T_2747) @[Cat.scala 29:58] - buf_rsp_pickage[0] <= _T_2714 @[lsu_bus_buffer.scala 416:19] - buf_rsp_pickage[1] <= _T_2729 @[lsu_bus_buffer.scala 416:19] - buf_rsp_pickage[2] <= _T_2744 @[lsu_bus_buffer.scala 416:19] - buf_rsp_pickage[3] <= _T_2759 @[lsu_bus_buffer.scala 416:19] - node _T_2760 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2761 = and(_T_2760, buf_state_en[0]) @[lsu_bus_buffer.scala 418:93] - node _T_2762 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2763 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2764 = or(_T_2762, _T_2763) @[lsu_bus_buffer.scala 419:32] - node _T_2765 = eq(_T_2764, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2766 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2767 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2768 = and(_T_2766, _T_2767) @[lsu_bus_buffer.scala 420:41] - node _T_2769 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:82] - node _T_2770 = and(_T_2768, _T_2769) @[lsu_bus_buffer.scala 420:71] - node _T_2771 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:101] - node _T_2772 = and(_T_2770, _T_2771) @[lsu_bus_buffer.scala 420:90] - node _T_2773 = or(_T_2765, _T_2772) @[lsu_bus_buffer.scala 419:59] - node _T_2774 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2775 = and(_T_2774, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2776 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:63] - node _T_2777 = and(_T_2775, _T_2776) @[lsu_bus_buffer.scala 421:52] - node _T_2778 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:82] - node _T_2779 = and(_T_2777, _T_2778) @[lsu_bus_buffer.scala 421:71] - node _T_2780 = or(_T_2773, _T_2779) @[lsu_bus_buffer.scala 420:110] - node _T_2781 = and(_T_2761, _T_2780) @[lsu_bus_buffer.scala 418:112] - node _T_2782 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2783 = and(_T_2782, buf_state_en[0]) @[lsu_bus_buffer.scala 418:93] - node _T_2784 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2785 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2786 = or(_T_2784, _T_2785) @[lsu_bus_buffer.scala 419:32] - node _T_2787 = eq(_T_2786, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2788 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2789 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2790 = and(_T_2788, _T_2789) @[lsu_bus_buffer.scala 420:41] - node _T_2791 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:82] - node _T_2792 = and(_T_2790, _T_2791) @[lsu_bus_buffer.scala 420:71] - node _T_2793 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 420:101] - node _T_2794 = and(_T_2792, _T_2793) @[lsu_bus_buffer.scala 420:90] - node _T_2795 = or(_T_2787, _T_2794) @[lsu_bus_buffer.scala 419:59] - node _T_2796 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2797 = and(_T_2796, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2798 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:63] - node _T_2799 = and(_T_2797, _T_2798) @[lsu_bus_buffer.scala 421:52] - node _T_2800 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:82] - node _T_2801 = and(_T_2799, _T_2800) @[lsu_bus_buffer.scala 421:71] - node _T_2802 = or(_T_2795, _T_2801) @[lsu_bus_buffer.scala 420:110] - node _T_2803 = and(_T_2783, _T_2802) @[lsu_bus_buffer.scala 418:112] - node _T_2804 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2805 = and(_T_2804, buf_state_en[0]) @[lsu_bus_buffer.scala 418:93] - node _T_2806 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2807 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2808 = or(_T_2806, _T_2807) @[lsu_bus_buffer.scala 419:32] - node _T_2809 = eq(_T_2808, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2810 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2811 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2812 = and(_T_2810, _T_2811) @[lsu_bus_buffer.scala 420:41] - node _T_2813 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:82] - node _T_2814 = and(_T_2812, _T_2813) @[lsu_bus_buffer.scala 420:71] - node _T_2815 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 420:101] - node _T_2816 = and(_T_2814, _T_2815) @[lsu_bus_buffer.scala 420:90] - node _T_2817 = or(_T_2809, _T_2816) @[lsu_bus_buffer.scala 419:59] - node _T_2818 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2819 = and(_T_2818, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2820 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:63] - node _T_2821 = and(_T_2819, _T_2820) @[lsu_bus_buffer.scala 421:52] - node _T_2822 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:82] - node _T_2823 = and(_T_2821, _T_2822) @[lsu_bus_buffer.scala 421:71] - node _T_2824 = or(_T_2817, _T_2823) @[lsu_bus_buffer.scala 420:110] - node _T_2825 = and(_T_2805, _T_2824) @[lsu_bus_buffer.scala 418:112] - node _T_2826 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2827 = and(_T_2826, buf_state_en[0]) @[lsu_bus_buffer.scala 418:93] - node _T_2828 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2829 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2830 = or(_T_2828, _T_2829) @[lsu_bus_buffer.scala 419:32] - node _T_2831 = eq(_T_2830, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2832 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2833 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2834 = and(_T_2832, _T_2833) @[lsu_bus_buffer.scala 420:41] - node _T_2835 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:82] - node _T_2836 = and(_T_2834, _T_2835) @[lsu_bus_buffer.scala 420:71] - node _T_2837 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 420:101] - node _T_2838 = and(_T_2836, _T_2837) @[lsu_bus_buffer.scala 420:90] - node _T_2839 = or(_T_2831, _T_2838) @[lsu_bus_buffer.scala 419:59] - node _T_2840 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2841 = and(_T_2840, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2842 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:63] - node _T_2843 = and(_T_2841, _T_2842) @[lsu_bus_buffer.scala 421:52] - node _T_2844 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:82] - node _T_2845 = and(_T_2843, _T_2844) @[lsu_bus_buffer.scala 421:71] - node _T_2846 = or(_T_2839, _T_2845) @[lsu_bus_buffer.scala 420:110] - node _T_2847 = and(_T_2827, _T_2846) @[lsu_bus_buffer.scala 418:112] - node _T_2848 = cat(_T_2847, _T_2825) @[Cat.scala 29:58] - node _T_2849 = cat(_T_2848, _T_2803) @[Cat.scala 29:58] - node _T_2850 = cat(_T_2849, _T_2781) @[Cat.scala 29:58] - node _T_2851 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2852 = and(_T_2851, buf_state_en[1]) @[lsu_bus_buffer.scala 418:93] - node _T_2853 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2854 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2855 = or(_T_2853, _T_2854) @[lsu_bus_buffer.scala 419:32] - node _T_2856 = eq(_T_2855, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2857 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2858 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2859 = and(_T_2857, _T_2858) @[lsu_bus_buffer.scala 420:41] - node _T_2860 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 420:82] - node _T_2861 = and(_T_2859, _T_2860) @[lsu_bus_buffer.scala 420:71] - node _T_2862 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:101] - node _T_2863 = and(_T_2861, _T_2862) @[lsu_bus_buffer.scala 420:90] - node _T_2864 = or(_T_2856, _T_2863) @[lsu_bus_buffer.scala 419:59] - node _T_2865 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2866 = and(_T_2865, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2867 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:63] - node _T_2868 = and(_T_2866, _T_2867) @[lsu_bus_buffer.scala 421:52] - node _T_2869 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:82] - node _T_2870 = and(_T_2868, _T_2869) @[lsu_bus_buffer.scala 421:71] - node _T_2871 = or(_T_2864, _T_2870) @[lsu_bus_buffer.scala 420:110] - node _T_2872 = and(_T_2852, _T_2871) @[lsu_bus_buffer.scala 418:112] - node _T_2873 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2874 = and(_T_2873, buf_state_en[1]) @[lsu_bus_buffer.scala 418:93] - node _T_2875 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2876 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2877 = or(_T_2875, _T_2876) @[lsu_bus_buffer.scala 419:32] - node _T_2878 = eq(_T_2877, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2879 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2880 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2881 = and(_T_2879, _T_2880) @[lsu_bus_buffer.scala 420:41] - node _T_2882 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 420:82] - node _T_2883 = and(_T_2881, _T_2882) @[lsu_bus_buffer.scala 420:71] - node _T_2884 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 420:101] - node _T_2885 = and(_T_2883, _T_2884) @[lsu_bus_buffer.scala 420:90] - node _T_2886 = or(_T_2878, _T_2885) @[lsu_bus_buffer.scala 419:59] - node _T_2887 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2888 = and(_T_2887, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2889 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:63] - node _T_2890 = and(_T_2888, _T_2889) @[lsu_bus_buffer.scala 421:52] - node _T_2891 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:82] - node _T_2892 = and(_T_2890, _T_2891) @[lsu_bus_buffer.scala 421:71] - node _T_2893 = or(_T_2886, _T_2892) @[lsu_bus_buffer.scala 420:110] - node _T_2894 = and(_T_2874, _T_2893) @[lsu_bus_buffer.scala 418:112] - node _T_2895 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2896 = and(_T_2895, buf_state_en[1]) @[lsu_bus_buffer.scala 418:93] - node _T_2897 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2898 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2899 = or(_T_2897, _T_2898) @[lsu_bus_buffer.scala 419:32] - node _T_2900 = eq(_T_2899, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2901 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2902 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2903 = and(_T_2901, _T_2902) @[lsu_bus_buffer.scala 420:41] - node _T_2904 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 420:82] - node _T_2905 = and(_T_2903, _T_2904) @[lsu_bus_buffer.scala 420:71] - node _T_2906 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 420:101] - node _T_2907 = and(_T_2905, _T_2906) @[lsu_bus_buffer.scala 420:90] - node _T_2908 = or(_T_2900, _T_2907) @[lsu_bus_buffer.scala 419:59] - node _T_2909 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2910 = and(_T_2909, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2911 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:63] - node _T_2912 = and(_T_2910, _T_2911) @[lsu_bus_buffer.scala 421:52] - node _T_2913 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:82] - node _T_2914 = and(_T_2912, _T_2913) @[lsu_bus_buffer.scala 421:71] - node _T_2915 = or(_T_2908, _T_2914) @[lsu_bus_buffer.scala 420:110] - node _T_2916 = and(_T_2896, _T_2915) @[lsu_bus_buffer.scala 418:112] - node _T_2917 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2918 = and(_T_2917, buf_state_en[1]) @[lsu_bus_buffer.scala 418:93] - node _T_2919 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2920 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2921 = or(_T_2919, _T_2920) @[lsu_bus_buffer.scala 419:32] - node _T_2922 = eq(_T_2921, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2923 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2924 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2925 = and(_T_2923, _T_2924) @[lsu_bus_buffer.scala 420:41] - node _T_2926 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 420:82] - node _T_2927 = and(_T_2925, _T_2926) @[lsu_bus_buffer.scala 420:71] - node _T_2928 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 420:101] - node _T_2929 = and(_T_2927, _T_2928) @[lsu_bus_buffer.scala 420:90] - node _T_2930 = or(_T_2922, _T_2929) @[lsu_bus_buffer.scala 419:59] - node _T_2931 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2932 = and(_T_2931, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2933 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:63] - node _T_2934 = and(_T_2932, _T_2933) @[lsu_bus_buffer.scala 421:52] - node _T_2935 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:82] - node _T_2936 = and(_T_2934, _T_2935) @[lsu_bus_buffer.scala 421:71] - node _T_2937 = or(_T_2930, _T_2936) @[lsu_bus_buffer.scala 420:110] - node _T_2938 = and(_T_2918, _T_2937) @[lsu_bus_buffer.scala 418:112] - node _T_2939 = cat(_T_2938, _T_2916) @[Cat.scala 29:58] - node _T_2940 = cat(_T_2939, _T_2894) @[Cat.scala 29:58] - node _T_2941 = cat(_T_2940, _T_2872) @[Cat.scala 29:58] - node _T_2942 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2943 = and(_T_2942, buf_state_en[2]) @[lsu_bus_buffer.scala 418:93] - node _T_2944 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2945 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2946 = or(_T_2944, _T_2945) @[lsu_bus_buffer.scala 419:32] - node _T_2947 = eq(_T_2946, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2948 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2949 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2950 = and(_T_2948, _T_2949) @[lsu_bus_buffer.scala 420:41] - node _T_2951 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 420:82] - node _T_2952 = and(_T_2950, _T_2951) @[lsu_bus_buffer.scala 420:71] - node _T_2953 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:101] - node _T_2954 = and(_T_2952, _T_2953) @[lsu_bus_buffer.scala 420:90] - node _T_2955 = or(_T_2947, _T_2954) @[lsu_bus_buffer.scala 419:59] - node _T_2956 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2957 = and(_T_2956, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2958 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:63] - node _T_2959 = and(_T_2957, _T_2958) @[lsu_bus_buffer.scala 421:52] - node _T_2960 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:82] - node _T_2961 = and(_T_2959, _T_2960) @[lsu_bus_buffer.scala 421:71] - node _T_2962 = or(_T_2955, _T_2961) @[lsu_bus_buffer.scala 420:110] - node _T_2963 = and(_T_2943, _T_2962) @[lsu_bus_buffer.scala 418:112] - node _T_2964 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2965 = and(_T_2964, buf_state_en[2]) @[lsu_bus_buffer.scala 418:93] - node _T_2966 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2967 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2968 = or(_T_2966, _T_2967) @[lsu_bus_buffer.scala 419:32] - node _T_2969 = eq(_T_2968, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2970 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2971 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2972 = and(_T_2970, _T_2971) @[lsu_bus_buffer.scala 420:41] - node _T_2973 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 420:82] - node _T_2974 = and(_T_2972, _T_2973) @[lsu_bus_buffer.scala 420:71] - node _T_2975 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 420:101] - node _T_2976 = and(_T_2974, _T_2975) @[lsu_bus_buffer.scala 420:90] - node _T_2977 = or(_T_2969, _T_2976) @[lsu_bus_buffer.scala 419:59] - node _T_2978 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_2979 = and(_T_2978, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_2980 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:63] - node _T_2981 = and(_T_2979, _T_2980) @[lsu_bus_buffer.scala 421:52] - node _T_2982 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:82] - node _T_2983 = and(_T_2981, _T_2982) @[lsu_bus_buffer.scala 421:71] - node _T_2984 = or(_T_2977, _T_2983) @[lsu_bus_buffer.scala 420:110] - node _T_2985 = and(_T_2965, _T_2984) @[lsu_bus_buffer.scala 418:112] - node _T_2986 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_2987 = and(_T_2986, buf_state_en[2]) @[lsu_bus_buffer.scala 418:93] - node _T_2988 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_2989 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_2990 = or(_T_2988, _T_2989) @[lsu_bus_buffer.scala 419:32] - node _T_2991 = eq(_T_2990, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_2992 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_2993 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_2994 = and(_T_2992, _T_2993) @[lsu_bus_buffer.scala 420:41] - node _T_2995 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 420:82] - node _T_2996 = and(_T_2994, _T_2995) @[lsu_bus_buffer.scala 420:71] - node _T_2997 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 420:101] - node _T_2998 = and(_T_2996, _T_2997) @[lsu_bus_buffer.scala 420:90] - node _T_2999 = or(_T_2991, _T_2998) @[lsu_bus_buffer.scala 419:59] - node _T_3000 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_3001 = and(_T_3000, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_3002 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:63] - node _T_3003 = and(_T_3001, _T_3002) @[lsu_bus_buffer.scala 421:52] - node _T_3004 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:82] - node _T_3005 = and(_T_3003, _T_3004) @[lsu_bus_buffer.scala 421:71] - node _T_3006 = or(_T_2999, _T_3005) @[lsu_bus_buffer.scala 420:110] - node _T_3007 = and(_T_2987, _T_3006) @[lsu_bus_buffer.scala 418:112] - node _T_3008 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_3009 = and(_T_3008, buf_state_en[2]) @[lsu_bus_buffer.scala 418:93] - node _T_3010 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_3011 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_3012 = or(_T_3010, _T_3011) @[lsu_bus_buffer.scala 419:32] - node _T_3013 = eq(_T_3012, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_3014 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_3015 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_3016 = and(_T_3014, _T_3015) @[lsu_bus_buffer.scala 420:41] - node _T_3017 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 420:82] - node _T_3018 = and(_T_3016, _T_3017) @[lsu_bus_buffer.scala 420:71] - node _T_3019 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 420:101] - node _T_3020 = and(_T_3018, _T_3019) @[lsu_bus_buffer.scala 420:90] - node _T_3021 = or(_T_3013, _T_3020) @[lsu_bus_buffer.scala 419:59] - node _T_3022 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_3023 = and(_T_3022, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_3024 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:63] - node _T_3025 = and(_T_3023, _T_3024) @[lsu_bus_buffer.scala 421:52] - node _T_3026 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:82] - node _T_3027 = and(_T_3025, _T_3026) @[lsu_bus_buffer.scala 421:71] - node _T_3028 = or(_T_3021, _T_3027) @[lsu_bus_buffer.scala 420:110] - node _T_3029 = and(_T_3009, _T_3028) @[lsu_bus_buffer.scala 418:112] - node _T_3030 = cat(_T_3029, _T_3007) @[Cat.scala 29:58] - node _T_3031 = cat(_T_3030, _T_2985) @[Cat.scala 29:58] - node _T_3032 = cat(_T_3031, _T_2963) @[Cat.scala 29:58] - node _T_3033 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_3034 = and(_T_3033, buf_state_en[3]) @[lsu_bus_buffer.scala 418:93] - node _T_3035 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_3036 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_3037 = or(_T_3035, _T_3036) @[lsu_bus_buffer.scala 419:32] - node _T_3038 = eq(_T_3037, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_3039 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_3040 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_3041 = and(_T_3039, _T_3040) @[lsu_bus_buffer.scala 420:41] - node _T_3042 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 420:82] - node _T_3043 = and(_T_3041, _T_3042) @[lsu_bus_buffer.scala 420:71] - node _T_3044 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:101] - node _T_3045 = and(_T_3043, _T_3044) @[lsu_bus_buffer.scala 420:90] - node _T_3046 = or(_T_3038, _T_3045) @[lsu_bus_buffer.scala 419:59] - node _T_3047 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_3048 = and(_T_3047, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_3049 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:63] - node _T_3050 = and(_T_3048, _T_3049) @[lsu_bus_buffer.scala 421:52] - node _T_3051 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:82] - node _T_3052 = and(_T_3050, _T_3051) @[lsu_bus_buffer.scala 421:71] - node _T_3053 = or(_T_3046, _T_3052) @[lsu_bus_buffer.scala 420:110] - node _T_3054 = and(_T_3034, _T_3053) @[lsu_bus_buffer.scala 418:112] - node _T_3055 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_3056 = and(_T_3055, buf_state_en[3]) @[lsu_bus_buffer.scala 418:93] - node _T_3057 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_3058 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_3059 = or(_T_3057, _T_3058) @[lsu_bus_buffer.scala 419:32] - node _T_3060 = eq(_T_3059, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_3061 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_3062 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_3063 = and(_T_3061, _T_3062) @[lsu_bus_buffer.scala 420:41] - node _T_3064 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 420:82] - node _T_3065 = and(_T_3063, _T_3064) @[lsu_bus_buffer.scala 420:71] - node _T_3066 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 420:101] - node _T_3067 = and(_T_3065, _T_3066) @[lsu_bus_buffer.scala 420:90] - node _T_3068 = or(_T_3060, _T_3067) @[lsu_bus_buffer.scala 419:59] - node _T_3069 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_3070 = and(_T_3069, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_3071 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:63] - node _T_3072 = and(_T_3070, _T_3071) @[lsu_bus_buffer.scala 421:52] - node _T_3073 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:82] - node _T_3074 = and(_T_3072, _T_3073) @[lsu_bus_buffer.scala 421:71] - node _T_3075 = or(_T_3068, _T_3074) @[lsu_bus_buffer.scala 420:110] - node _T_3076 = and(_T_3056, _T_3075) @[lsu_bus_buffer.scala 418:112] - node _T_3077 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_3078 = and(_T_3077, buf_state_en[3]) @[lsu_bus_buffer.scala 418:93] - node _T_3079 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_3080 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_3081 = or(_T_3079, _T_3080) @[lsu_bus_buffer.scala 419:32] - node _T_3082 = eq(_T_3081, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_3083 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_3084 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_3085 = and(_T_3083, _T_3084) @[lsu_bus_buffer.scala 420:41] - node _T_3086 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 420:82] - node _T_3087 = and(_T_3085, _T_3086) @[lsu_bus_buffer.scala 420:71] - node _T_3088 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 420:101] - node _T_3089 = and(_T_3087, _T_3088) @[lsu_bus_buffer.scala 420:90] - node _T_3090 = or(_T_3082, _T_3089) @[lsu_bus_buffer.scala 419:59] - node _T_3091 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_3092 = and(_T_3091, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_3093 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:63] - node _T_3094 = and(_T_3092, _T_3093) @[lsu_bus_buffer.scala 421:52] - node _T_3095 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:82] - node _T_3096 = and(_T_3094, _T_3095) @[lsu_bus_buffer.scala 421:71] - node _T_3097 = or(_T_3090, _T_3096) @[lsu_bus_buffer.scala 420:110] - node _T_3098 = and(_T_3078, _T_3097) @[lsu_bus_buffer.scala 418:112] - node _T_3099 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:82] - node _T_3100 = and(_T_3099, buf_state_en[3]) @[lsu_bus_buffer.scala 418:93] - node _T_3101 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:21] - node _T_3102 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 419:47] - node _T_3103 = or(_T_3101, _T_3102) @[lsu_bus_buffer.scala 419:32] - node _T_3104 = eq(_T_3103, UInt<1>("h00")) @[lsu_bus_buffer.scala 419:6] - node _T_3105 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 420:23] - node _T_3106 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 420:53] - node _T_3107 = and(_T_3105, _T_3106) @[lsu_bus_buffer.scala 420:41] - node _T_3108 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 420:82] - node _T_3109 = and(_T_3107, _T_3108) @[lsu_bus_buffer.scala 420:71] - node _T_3110 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 420:101] - node _T_3111 = and(_T_3109, _T_3110) @[lsu_bus_buffer.scala 420:90] - node _T_3112 = or(_T_3104, _T_3111) @[lsu_bus_buffer.scala 419:59] - node _T_3113 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:17] - node _T_3114 = and(_T_3113, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:35] - node _T_3115 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:63] - node _T_3116 = and(_T_3114, _T_3115) @[lsu_bus_buffer.scala 421:52] - node _T_3117 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:82] - node _T_3118 = and(_T_3116, _T_3117) @[lsu_bus_buffer.scala 421:71] - node _T_3119 = or(_T_3112, _T_3118) @[lsu_bus_buffer.scala 420:110] - node _T_3120 = and(_T_3100, _T_3119) @[lsu_bus_buffer.scala 418:112] - node _T_3121 = cat(_T_3120, _T_3098) @[Cat.scala 29:58] - node _T_3122 = cat(_T_3121, _T_3076) @[Cat.scala 29:58] - node _T_3123 = cat(_T_3122, _T_3054) @[Cat.scala 29:58] - buf_rspage_set[0] <= _T_2850 @[lsu_bus_buffer.scala 418:18] - buf_rspage_set[1] <= _T_2941 @[lsu_bus_buffer.scala 418:18] - buf_rspage_set[2] <= _T_3032 @[lsu_bus_buffer.scala 418:18] - buf_rspage_set[3] <= _T_3123 @[lsu_bus_buffer.scala 418:18] - node _T_3124 = bits(buf_rspage_set[0], 0, 0) @[lsu_bus_buffer.scala 422:84] - node _T_3125 = bits(buf_rspage[0], 0, 0) @[lsu_bus_buffer.scala 422:103] - node _T_3126 = or(_T_3124, _T_3125) @[lsu_bus_buffer.scala 422:88] - node _T_3127 = bits(buf_rspage_set[0], 1, 1) @[lsu_bus_buffer.scala 422:84] - node _T_3128 = bits(buf_rspage[0], 1, 1) @[lsu_bus_buffer.scala 422:103] - node _T_3129 = or(_T_3127, _T_3128) @[lsu_bus_buffer.scala 422:88] - node _T_3130 = bits(buf_rspage_set[0], 2, 2) @[lsu_bus_buffer.scala 422:84] - node _T_3131 = bits(buf_rspage[0], 2, 2) @[lsu_bus_buffer.scala 422:103] - node _T_3132 = or(_T_3130, _T_3131) @[lsu_bus_buffer.scala 422:88] - node _T_3133 = bits(buf_rspage_set[0], 3, 3) @[lsu_bus_buffer.scala 422:84] - node _T_3134 = bits(buf_rspage[0], 3, 3) @[lsu_bus_buffer.scala 422:103] - node _T_3135 = or(_T_3133, _T_3134) @[lsu_bus_buffer.scala 422:88] - node _T_3136 = cat(_T_3135, _T_3132) @[Cat.scala 29:58] - node _T_3137 = cat(_T_3136, _T_3129) @[Cat.scala 29:58] - node _T_3138 = cat(_T_3137, _T_3126) @[Cat.scala 29:58] - node _T_3139 = bits(buf_rspage_set[1], 0, 0) @[lsu_bus_buffer.scala 422:84] - node _T_3140 = bits(buf_rspage[1], 0, 0) @[lsu_bus_buffer.scala 422:103] - node _T_3141 = or(_T_3139, _T_3140) @[lsu_bus_buffer.scala 422:88] - node _T_3142 = bits(buf_rspage_set[1], 1, 1) @[lsu_bus_buffer.scala 422:84] - node _T_3143 = bits(buf_rspage[1], 1, 1) @[lsu_bus_buffer.scala 422:103] - node _T_3144 = or(_T_3142, _T_3143) @[lsu_bus_buffer.scala 422:88] - node _T_3145 = bits(buf_rspage_set[1], 2, 2) @[lsu_bus_buffer.scala 422:84] - node _T_3146 = bits(buf_rspage[1], 2, 2) @[lsu_bus_buffer.scala 422:103] - node _T_3147 = or(_T_3145, _T_3146) @[lsu_bus_buffer.scala 422:88] - node _T_3148 = bits(buf_rspage_set[1], 3, 3) @[lsu_bus_buffer.scala 422:84] - node _T_3149 = bits(buf_rspage[1], 3, 3) @[lsu_bus_buffer.scala 422:103] - node _T_3150 = or(_T_3148, _T_3149) @[lsu_bus_buffer.scala 422:88] - node _T_3151 = cat(_T_3150, _T_3147) @[Cat.scala 29:58] - node _T_3152 = cat(_T_3151, _T_3144) @[Cat.scala 29:58] - node _T_3153 = cat(_T_3152, _T_3141) @[Cat.scala 29:58] - node _T_3154 = bits(buf_rspage_set[2], 0, 0) @[lsu_bus_buffer.scala 422:84] - node _T_3155 = bits(buf_rspage[2], 0, 0) @[lsu_bus_buffer.scala 422:103] - node _T_3156 = or(_T_3154, _T_3155) @[lsu_bus_buffer.scala 422:88] - node _T_3157 = bits(buf_rspage_set[2], 1, 1) @[lsu_bus_buffer.scala 422:84] - node _T_3158 = bits(buf_rspage[2], 1, 1) @[lsu_bus_buffer.scala 422:103] - node _T_3159 = or(_T_3157, _T_3158) @[lsu_bus_buffer.scala 422:88] - node _T_3160 = bits(buf_rspage_set[2], 2, 2) @[lsu_bus_buffer.scala 422:84] - node _T_3161 = bits(buf_rspage[2], 2, 2) @[lsu_bus_buffer.scala 422:103] - node _T_3162 = or(_T_3160, _T_3161) @[lsu_bus_buffer.scala 422:88] - node _T_3163 = bits(buf_rspage_set[2], 3, 3) @[lsu_bus_buffer.scala 422:84] - node _T_3164 = bits(buf_rspage[2], 3, 3) @[lsu_bus_buffer.scala 422:103] - node _T_3165 = or(_T_3163, _T_3164) @[lsu_bus_buffer.scala 422:88] - node _T_3166 = cat(_T_3165, _T_3162) @[Cat.scala 29:58] - node _T_3167 = cat(_T_3166, _T_3159) @[Cat.scala 29:58] - node _T_3168 = cat(_T_3167, _T_3156) @[Cat.scala 29:58] - node _T_3169 = bits(buf_rspage_set[3], 0, 0) @[lsu_bus_buffer.scala 422:84] - node _T_3170 = bits(buf_rspage[3], 0, 0) @[lsu_bus_buffer.scala 422:103] - node _T_3171 = or(_T_3169, _T_3170) @[lsu_bus_buffer.scala 422:88] - node _T_3172 = bits(buf_rspage_set[3], 1, 1) @[lsu_bus_buffer.scala 422:84] - node _T_3173 = bits(buf_rspage[3], 1, 1) @[lsu_bus_buffer.scala 422:103] - node _T_3174 = or(_T_3172, _T_3173) @[lsu_bus_buffer.scala 422:88] - node _T_3175 = bits(buf_rspage_set[3], 2, 2) @[lsu_bus_buffer.scala 422:84] - node _T_3176 = bits(buf_rspage[3], 2, 2) @[lsu_bus_buffer.scala 422:103] - node _T_3177 = or(_T_3175, _T_3176) @[lsu_bus_buffer.scala 422:88] - node _T_3178 = bits(buf_rspage_set[3], 3, 3) @[lsu_bus_buffer.scala 422:84] - node _T_3179 = bits(buf_rspage[3], 3, 3) @[lsu_bus_buffer.scala 422:103] - node _T_3180 = or(_T_3178, _T_3179) @[lsu_bus_buffer.scala 422:88] - node _T_3181 = cat(_T_3180, _T_3177) @[Cat.scala 29:58] - node _T_3182 = cat(_T_3181, _T_3174) @[Cat.scala 29:58] - node _T_3183 = cat(_T_3182, _T_3171) @[Cat.scala 29:58] - buf_rspage_in[0] <= _T_3138 @[lsu_bus_buffer.scala 422:17] - buf_rspage_in[1] <= _T_3153 @[lsu_bus_buffer.scala 422:17] - buf_rspage_in[2] <= _T_3168 @[lsu_bus_buffer.scala 422:17] - buf_rspage_in[3] <= _T_3183 @[lsu_bus_buffer.scala 422:17] - node _T_3184 = bits(buf_rspageQ[0], 0, 0) @[lsu_bus_buffer.scala 423:78] - node _T_3185 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3186 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3187 = or(_T_3185, _T_3186) @[lsu_bus_buffer.scala 423:110] - node _T_3188 = eq(_T_3187, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3189 = and(_T_3184, _T_3188) @[lsu_bus_buffer.scala 423:82] - node _T_3190 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3191 = and(_T_3189, _T_3190) @[lsu_bus_buffer.scala 423:145] - node _T_3192 = bits(buf_rspageQ[0], 1, 1) @[lsu_bus_buffer.scala 423:78] - node _T_3193 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3194 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3195 = or(_T_3193, _T_3194) @[lsu_bus_buffer.scala 423:110] - node _T_3196 = eq(_T_3195, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3197 = and(_T_3192, _T_3196) @[lsu_bus_buffer.scala 423:82] - node _T_3198 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3199 = and(_T_3197, _T_3198) @[lsu_bus_buffer.scala 423:145] - node _T_3200 = bits(buf_rspageQ[0], 2, 2) @[lsu_bus_buffer.scala 423:78] - node _T_3201 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3202 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3203 = or(_T_3201, _T_3202) @[lsu_bus_buffer.scala 423:110] - node _T_3204 = eq(_T_3203, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3205 = and(_T_3200, _T_3204) @[lsu_bus_buffer.scala 423:82] - node _T_3206 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3207 = and(_T_3205, _T_3206) @[lsu_bus_buffer.scala 423:145] - node _T_3208 = bits(buf_rspageQ[0], 3, 3) @[lsu_bus_buffer.scala 423:78] - node _T_3209 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3210 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3211 = or(_T_3209, _T_3210) @[lsu_bus_buffer.scala 423:110] - node _T_3212 = eq(_T_3211, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3213 = and(_T_3208, _T_3212) @[lsu_bus_buffer.scala 423:82] - node _T_3214 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3215 = and(_T_3213, _T_3214) @[lsu_bus_buffer.scala 423:145] - node _T_3216 = cat(_T_3215, _T_3207) @[Cat.scala 29:58] - node _T_3217 = cat(_T_3216, _T_3199) @[Cat.scala 29:58] - node _T_3218 = cat(_T_3217, _T_3191) @[Cat.scala 29:58] - node _T_3219 = bits(buf_rspageQ[1], 0, 0) @[lsu_bus_buffer.scala 423:78] - node _T_3220 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3221 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3222 = or(_T_3220, _T_3221) @[lsu_bus_buffer.scala 423:110] - node _T_3223 = eq(_T_3222, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3224 = and(_T_3219, _T_3223) @[lsu_bus_buffer.scala 423:82] - node _T_3225 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3226 = and(_T_3224, _T_3225) @[lsu_bus_buffer.scala 423:145] - node _T_3227 = bits(buf_rspageQ[1], 1, 1) @[lsu_bus_buffer.scala 423:78] - node _T_3228 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3229 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3230 = or(_T_3228, _T_3229) @[lsu_bus_buffer.scala 423:110] - node _T_3231 = eq(_T_3230, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3232 = and(_T_3227, _T_3231) @[lsu_bus_buffer.scala 423:82] - node _T_3233 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3234 = and(_T_3232, _T_3233) @[lsu_bus_buffer.scala 423:145] - node _T_3235 = bits(buf_rspageQ[1], 2, 2) @[lsu_bus_buffer.scala 423:78] - node _T_3236 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3237 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3238 = or(_T_3236, _T_3237) @[lsu_bus_buffer.scala 423:110] - node _T_3239 = eq(_T_3238, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3240 = and(_T_3235, _T_3239) @[lsu_bus_buffer.scala 423:82] - node _T_3241 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3242 = and(_T_3240, _T_3241) @[lsu_bus_buffer.scala 423:145] - node _T_3243 = bits(buf_rspageQ[1], 3, 3) @[lsu_bus_buffer.scala 423:78] - node _T_3244 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3245 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3246 = or(_T_3244, _T_3245) @[lsu_bus_buffer.scala 423:110] - node _T_3247 = eq(_T_3246, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3248 = and(_T_3243, _T_3247) @[lsu_bus_buffer.scala 423:82] - node _T_3249 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3250 = and(_T_3248, _T_3249) @[lsu_bus_buffer.scala 423:145] - node _T_3251 = cat(_T_3250, _T_3242) @[Cat.scala 29:58] - node _T_3252 = cat(_T_3251, _T_3234) @[Cat.scala 29:58] - node _T_3253 = cat(_T_3252, _T_3226) @[Cat.scala 29:58] - node _T_3254 = bits(buf_rspageQ[2], 0, 0) @[lsu_bus_buffer.scala 423:78] - node _T_3255 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3256 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3257 = or(_T_3255, _T_3256) @[lsu_bus_buffer.scala 423:110] - node _T_3258 = eq(_T_3257, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3259 = and(_T_3254, _T_3258) @[lsu_bus_buffer.scala 423:82] - node _T_3260 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3261 = and(_T_3259, _T_3260) @[lsu_bus_buffer.scala 423:145] - node _T_3262 = bits(buf_rspageQ[2], 1, 1) @[lsu_bus_buffer.scala 423:78] - node _T_3263 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3264 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3265 = or(_T_3263, _T_3264) @[lsu_bus_buffer.scala 423:110] - node _T_3266 = eq(_T_3265, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3267 = and(_T_3262, _T_3266) @[lsu_bus_buffer.scala 423:82] - node _T_3268 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3269 = and(_T_3267, _T_3268) @[lsu_bus_buffer.scala 423:145] - node _T_3270 = bits(buf_rspageQ[2], 2, 2) @[lsu_bus_buffer.scala 423:78] - node _T_3271 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3272 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3273 = or(_T_3271, _T_3272) @[lsu_bus_buffer.scala 423:110] - node _T_3274 = eq(_T_3273, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3275 = and(_T_3270, _T_3274) @[lsu_bus_buffer.scala 423:82] - node _T_3276 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3277 = and(_T_3275, _T_3276) @[lsu_bus_buffer.scala 423:145] - node _T_3278 = bits(buf_rspageQ[2], 3, 3) @[lsu_bus_buffer.scala 423:78] - node _T_3279 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3280 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3281 = or(_T_3279, _T_3280) @[lsu_bus_buffer.scala 423:110] - node _T_3282 = eq(_T_3281, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3283 = and(_T_3278, _T_3282) @[lsu_bus_buffer.scala 423:82] - node _T_3284 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3285 = and(_T_3283, _T_3284) @[lsu_bus_buffer.scala 423:145] - node _T_3286 = cat(_T_3285, _T_3277) @[Cat.scala 29:58] - node _T_3287 = cat(_T_3286, _T_3269) @[Cat.scala 29:58] - node _T_3288 = cat(_T_3287, _T_3261) @[Cat.scala 29:58] - node _T_3289 = bits(buf_rspageQ[3], 0, 0) @[lsu_bus_buffer.scala 423:78] - node _T_3290 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3291 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3292 = or(_T_3290, _T_3291) @[lsu_bus_buffer.scala 423:110] - node _T_3293 = eq(_T_3292, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3294 = and(_T_3289, _T_3293) @[lsu_bus_buffer.scala 423:82] - node _T_3295 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3296 = and(_T_3294, _T_3295) @[lsu_bus_buffer.scala 423:145] - node _T_3297 = bits(buf_rspageQ[3], 1, 1) @[lsu_bus_buffer.scala 423:78] - node _T_3298 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3299 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3300 = or(_T_3298, _T_3299) @[lsu_bus_buffer.scala 423:110] - node _T_3301 = eq(_T_3300, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3302 = and(_T_3297, _T_3301) @[lsu_bus_buffer.scala 423:82] - node _T_3303 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3304 = and(_T_3302, _T_3303) @[lsu_bus_buffer.scala 423:145] - node _T_3305 = bits(buf_rspageQ[3], 2, 2) @[lsu_bus_buffer.scala 423:78] - node _T_3306 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3307 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3308 = or(_T_3306, _T_3307) @[lsu_bus_buffer.scala 423:110] - node _T_3309 = eq(_T_3308, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3310 = and(_T_3305, _T_3309) @[lsu_bus_buffer.scala 423:82] - node _T_3311 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3312 = and(_T_3310, _T_3311) @[lsu_bus_buffer.scala 423:145] - node _T_3313 = bits(buf_rspageQ[3], 3, 3) @[lsu_bus_buffer.scala 423:78] - node _T_3314 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 423:99] - node _T_3315 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 423:125] - node _T_3316 = or(_T_3314, _T_3315) @[lsu_bus_buffer.scala 423:110] - node _T_3317 = eq(_T_3316, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:84] - node _T_3318 = and(_T_3313, _T_3317) @[lsu_bus_buffer.scala 423:82] - node _T_3319 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:147] - node _T_3320 = and(_T_3318, _T_3319) @[lsu_bus_buffer.scala 423:145] - node _T_3321 = cat(_T_3320, _T_3312) @[Cat.scala 29:58] - node _T_3322 = cat(_T_3321, _T_3304) @[Cat.scala 29:58] - node _T_3323 = cat(_T_3322, _T_3296) @[Cat.scala 29:58] - buf_rspage[0] <= _T_3218 @[lsu_bus_buffer.scala 423:14] - buf_rspage[1] <= _T_3253 @[lsu_bus_buffer.scala 423:14] - buf_rspage[2] <= _T_3288 @[lsu_bus_buffer.scala 423:14] - buf_rspage[3] <= _T_3323 @[lsu_bus_buffer.scala 423:14] - node _T_3324 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 428:75] - node _T_3325 = and(ibuf_drain_vld, _T_3324) @[lsu_bus_buffer.scala 428:63] - node _T_3326 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 428:75] - node _T_3327 = and(ibuf_drain_vld, _T_3326) @[lsu_bus_buffer.scala 428:63] - node _T_3328 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 428:75] - node _T_3329 = and(ibuf_drain_vld, _T_3328) @[lsu_bus_buffer.scala 428:63] - node _T_3330 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 428:75] - node _T_3331 = and(ibuf_drain_vld, _T_3330) @[lsu_bus_buffer.scala 428:63] - node _T_3332 = cat(_T_3331, _T_3329) @[Cat.scala 29:58] - node _T_3333 = cat(_T_3332, _T_3327) @[Cat.scala 29:58] - node _T_3334 = cat(_T_3333, _T_3325) @[Cat.scala 29:58] - ibuf_drainvec_vld <= _T_3334 @[lsu_bus_buffer.scala 428:21] - node _T_3335 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 429:64] - node _T_3336 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 429:84] - node _T_3337 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 430:18] - node _T_3338 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 430:46] - node _T_3339 = and(_T_3337, _T_3338) @[lsu_bus_buffer.scala 430:35] - node _T_3340 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 430:71] - node _T_3341 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 430:94] - node _T_3342 = mux(_T_3339, _T_3340, _T_3341) @[lsu_bus_buffer.scala 430:8] - node _T_3343 = mux(_T_3335, _T_3336, _T_3342) @[lsu_bus_buffer.scala 429:46] - node _T_3344 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 429:64] - node _T_3345 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 429:84] - node _T_3346 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 430:18] - node _T_3347 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 430:46] - node _T_3348 = and(_T_3346, _T_3347) @[lsu_bus_buffer.scala 430:35] - node _T_3349 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 430:71] - node _T_3350 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 430:94] - node _T_3351 = mux(_T_3348, _T_3349, _T_3350) @[lsu_bus_buffer.scala 430:8] - node _T_3352 = mux(_T_3344, _T_3345, _T_3351) @[lsu_bus_buffer.scala 429:46] - node _T_3353 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 429:64] - node _T_3354 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 429:84] - node _T_3355 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 430:18] - node _T_3356 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 430:46] - node _T_3357 = and(_T_3355, _T_3356) @[lsu_bus_buffer.scala 430:35] - node _T_3358 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 430:71] - node _T_3359 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 430:94] - node _T_3360 = mux(_T_3357, _T_3358, _T_3359) @[lsu_bus_buffer.scala 430:8] - node _T_3361 = mux(_T_3353, _T_3354, _T_3360) @[lsu_bus_buffer.scala 429:46] - node _T_3362 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 429:64] - node _T_3363 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 429:84] - node _T_3364 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 430:18] - node _T_3365 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 430:46] - node _T_3366 = and(_T_3364, _T_3365) @[lsu_bus_buffer.scala 430:35] - node _T_3367 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 430:71] - node _T_3368 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 430:94] - node _T_3369 = mux(_T_3366, _T_3367, _T_3368) @[lsu_bus_buffer.scala 430:8] - node _T_3370 = mux(_T_3362, _T_3363, _T_3369) @[lsu_bus_buffer.scala 429:46] - buf_byteen_in[0] <= _T_3343 @[lsu_bus_buffer.scala 429:17] - buf_byteen_in[1] <= _T_3352 @[lsu_bus_buffer.scala 429:17] - buf_byteen_in[2] <= _T_3361 @[lsu_bus_buffer.scala 429:17] - buf_byteen_in[3] <= _T_3370 @[lsu_bus_buffer.scala 429:17] - node _T_3371 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 431:62] - node _T_3372 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 431:91] - node _T_3373 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 431:119] - node _T_3374 = and(_T_3372, _T_3373) @[lsu_bus_buffer.scala 431:108] - node _T_3375 = mux(_T_3374, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 431:81] - node _T_3376 = mux(_T_3371, ibuf_addr, _T_3375) @[lsu_bus_buffer.scala 431:44] - node _T_3377 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 431:62] - node _T_3378 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 431:91] - node _T_3379 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 431:119] - node _T_3380 = and(_T_3378, _T_3379) @[lsu_bus_buffer.scala 431:108] - node _T_3381 = mux(_T_3380, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 431:81] - node _T_3382 = mux(_T_3377, ibuf_addr, _T_3381) @[lsu_bus_buffer.scala 431:44] - node _T_3383 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 431:62] - node _T_3384 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 431:91] - node _T_3385 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 431:119] - node _T_3386 = and(_T_3384, _T_3385) @[lsu_bus_buffer.scala 431:108] - node _T_3387 = mux(_T_3386, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 431:81] - node _T_3388 = mux(_T_3383, ibuf_addr, _T_3387) @[lsu_bus_buffer.scala 431:44] - node _T_3389 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 431:62] - node _T_3390 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 431:91] - node _T_3391 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 431:119] - node _T_3392 = and(_T_3390, _T_3391) @[lsu_bus_buffer.scala 431:108] - node _T_3393 = mux(_T_3392, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 431:81] - node _T_3394 = mux(_T_3389, ibuf_addr, _T_3393) @[lsu_bus_buffer.scala 431:44] - buf_addr_in[0] <= _T_3376 @[lsu_bus_buffer.scala 431:15] - buf_addr_in[1] <= _T_3382 @[lsu_bus_buffer.scala 431:15] - buf_addr_in[2] <= _T_3388 @[lsu_bus_buffer.scala 431:15] - buf_addr_in[3] <= _T_3394 @[lsu_bus_buffer.scala 431:15] - node _T_3395 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 432:63] - node _T_3396 = mux(_T_3395, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 432:45] - node _T_3397 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 432:63] - node _T_3398 = mux(_T_3397, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 432:45] - node _T_3399 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 432:63] - node _T_3400 = mux(_T_3399, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 432:45] - node _T_3401 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 432:63] - node _T_3402 = mux(_T_3401, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 432:45] - node _T_3403 = cat(_T_3402, _T_3400) @[Cat.scala 29:58] - node _T_3404 = cat(_T_3403, _T_3398) @[Cat.scala 29:58] - node _T_3405 = cat(_T_3404, _T_3396) @[Cat.scala 29:58] - buf_dual_in <= _T_3405 @[lsu_bus_buffer.scala 432:15] - node _T_3406 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 433:65] - node _T_3407 = mux(_T_3406, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 433:47] - node _T_3408 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 433:65] - node _T_3409 = mux(_T_3408, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 433:47] - node _T_3410 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 433:65] - node _T_3411 = mux(_T_3410, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 433:47] - node _T_3412 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 433:65] - node _T_3413 = mux(_T_3412, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 433:47] - node _T_3414 = cat(_T_3413, _T_3411) @[Cat.scala 29:58] - node _T_3415 = cat(_T_3414, _T_3409) @[Cat.scala 29:58] - node _T_3416 = cat(_T_3415, _T_3407) @[Cat.scala 29:58] - buf_samedw_in <= _T_3416 @[lsu_bus_buffer.scala 433:17] - node _T_3417 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 434:66] - node _T_3418 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 434:84] - node _T_3419 = mux(_T_3417, _T_3418, io.no_dword_merge_r) @[lsu_bus_buffer.scala 434:48] - node _T_3420 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 434:66] - node _T_3421 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 434:84] - node _T_3422 = mux(_T_3420, _T_3421, io.no_dword_merge_r) @[lsu_bus_buffer.scala 434:48] - node _T_3423 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 434:66] - node _T_3424 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 434:84] - node _T_3425 = mux(_T_3423, _T_3424, io.no_dword_merge_r) @[lsu_bus_buffer.scala 434:48] - node _T_3426 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 434:66] - node _T_3427 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 434:84] - node _T_3428 = mux(_T_3426, _T_3427, io.no_dword_merge_r) @[lsu_bus_buffer.scala 434:48] - node _T_3429 = cat(_T_3428, _T_3425) @[Cat.scala 29:58] - node _T_3430 = cat(_T_3429, _T_3422) @[Cat.scala 29:58] - node _T_3431 = cat(_T_3430, _T_3419) @[Cat.scala 29:58] - buf_nomerge_in <= _T_3431 @[lsu_bus_buffer.scala 434:18] - node _T_3432 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 435:65] - node _T_3433 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 435:90] - node _T_3434 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 435:118] - node _T_3435 = and(_T_3433, _T_3434) @[lsu_bus_buffer.scala 435:107] - node _T_3436 = mux(_T_3432, ibuf_dual, _T_3435) @[lsu_bus_buffer.scala 435:47] - node _T_3437 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 435:65] - node _T_3438 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 435:90] - node _T_3439 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 435:118] - node _T_3440 = and(_T_3438, _T_3439) @[lsu_bus_buffer.scala 435:107] - node _T_3441 = mux(_T_3437, ibuf_dual, _T_3440) @[lsu_bus_buffer.scala 435:47] - node _T_3442 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 435:65] - node _T_3443 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 435:90] - node _T_3444 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 435:118] - node _T_3445 = and(_T_3443, _T_3444) @[lsu_bus_buffer.scala 435:107] - node _T_3446 = mux(_T_3442, ibuf_dual, _T_3445) @[lsu_bus_buffer.scala 435:47] - node _T_3447 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 435:65] - node _T_3448 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 435:90] - node _T_3449 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 435:118] - node _T_3450 = and(_T_3448, _T_3449) @[lsu_bus_buffer.scala 435:107] - node _T_3451 = mux(_T_3447, ibuf_dual, _T_3450) @[lsu_bus_buffer.scala 435:47] - node _T_3452 = cat(_T_3451, _T_3446) @[Cat.scala 29:58] - node _T_3453 = cat(_T_3452, _T_3441) @[Cat.scala 29:58] - node _T_3454 = cat(_T_3453, _T_3436) @[Cat.scala 29:58] - buf_dualhi_in <= _T_3454 @[lsu_bus_buffer.scala 435:17] - node _T_3455 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 436:65] - node _T_3456 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 436:97] - node _T_3457 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 436:125] - node _T_3458 = and(_T_3456, _T_3457) @[lsu_bus_buffer.scala 436:114] - node _T_3459 = mux(_T_3458, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 436:87] - node _T_3460 = mux(_T_3455, ibuf_dualtag, _T_3459) @[lsu_bus_buffer.scala 436:47] - node _T_3461 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 436:65] - node _T_3462 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 436:97] - node _T_3463 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 436:125] - node _T_3464 = and(_T_3462, _T_3463) @[lsu_bus_buffer.scala 436:114] - node _T_3465 = mux(_T_3464, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 436:87] - node _T_3466 = mux(_T_3461, ibuf_dualtag, _T_3465) @[lsu_bus_buffer.scala 436:47] - node _T_3467 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 436:65] - node _T_3468 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 436:97] - node _T_3469 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 436:125] - node _T_3470 = and(_T_3468, _T_3469) @[lsu_bus_buffer.scala 436:114] - node _T_3471 = mux(_T_3470, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 436:87] - node _T_3472 = mux(_T_3467, ibuf_dualtag, _T_3471) @[lsu_bus_buffer.scala 436:47] - node _T_3473 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 436:65] - node _T_3474 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 436:97] - node _T_3475 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 436:125] - node _T_3476 = and(_T_3474, _T_3475) @[lsu_bus_buffer.scala 436:114] - node _T_3477 = mux(_T_3476, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 436:87] - node _T_3478 = mux(_T_3473, ibuf_dualtag, _T_3477) @[lsu_bus_buffer.scala 436:47] - buf_dualtag_in[0] <= _T_3460 @[lsu_bus_buffer.scala 436:18] - buf_dualtag_in[1] <= _T_3466 @[lsu_bus_buffer.scala 436:18] - buf_dualtag_in[2] <= _T_3472 @[lsu_bus_buffer.scala 436:18] - buf_dualtag_in[3] <= _T_3478 @[lsu_bus_buffer.scala 436:18] - node _T_3479 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 437:69] - node _T_3480 = mux(_T_3479, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 437:51] - node _T_3481 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 437:69] - node _T_3482 = mux(_T_3481, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 437:51] - node _T_3483 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 437:69] - node _T_3484 = mux(_T_3483, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 437:51] - node _T_3485 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 437:69] - node _T_3486 = mux(_T_3485, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 437:51] - node _T_3487 = cat(_T_3486, _T_3484) @[Cat.scala 29:58] - node _T_3488 = cat(_T_3487, _T_3482) @[Cat.scala 29:58] - node _T_3489 = cat(_T_3488, _T_3480) @[Cat.scala 29:58] - buf_sideeffect_in <= _T_3489 @[lsu_bus_buffer.scala 437:21] - node _T_3490 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 438:65] - node _T_3491 = mux(_T_3490, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 438:47] - node _T_3492 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 438:65] - node _T_3493 = mux(_T_3492, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 438:47] - node _T_3494 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 438:65] - node _T_3495 = mux(_T_3494, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 438:47] - node _T_3496 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 438:65] - node _T_3497 = mux(_T_3496, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 438:47] - node _T_3498 = cat(_T_3497, _T_3495) @[Cat.scala 29:58] - node _T_3499 = cat(_T_3498, _T_3493) @[Cat.scala 29:58] - node _T_3500 = cat(_T_3499, _T_3491) @[Cat.scala 29:58] - buf_unsign_in <= _T_3500 @[lsu_bus_buffer.scala 438:17] - node _T_3501 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 439:60] - node _T_3502 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node _T_3503 = mux(_T_3501, ibuf_sz, _T_3502) @[lsu_bus_buffer.scala 439:42] - node _T_3504 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 439:60] - node _T_3505 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node _T_3506 = mux(_T_3504, ibuf_sz, _T_3505) @[lsu_bus_buffer.scala 439:42] - node _T_3507 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 439:60] - node _T_3508 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node _T_3509 = mux(_T_3507, ibuf_sz, _T_3508) @[lsu_bus_buffer.scala 439:42] - node _T_3510 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 439:60] - node _T_3511 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node _T_3512 = mux(_T_3510, ibuf_sz, _T_3511) @[lsu_bus_buffer.scala 439:42] - buf_sz_in[0] <= _T_3503 @[lsu_bus_buffer.scala 439:13] - buf_sz_in[1] <= _T_3506 @[lsu_bus_buffer.scala 439:13] - buf_sz_in[2] <= _T_3509 @[lsu_bus_buffer.scala 439:13] - buf_sz_in[3] <= _T_3512 @[lsu_bus_buffer.scala 439:13] - node _T_3513 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 440:64] - node _T_3514 = mux(_T_3513, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 440:46] - node _T_3515 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 440:64] - node _T_3516 = mux(_T_3515, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 440:46] - node _T_3517 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 440:64] - node _T_3518 = mux(_T_3517, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 440:46] - node _T_3519 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 440:64] - node _T_3520 = mux(_T_3519, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 440:46] - node _T_3521 = cat(_T_3520, _T_3518) @[Cat.scala 29:58] - node _T_3522 = cat(_T_3521, _T_3516) @[Cat.scala 29:58] - node _T_3523 = cat(_T_3522, _T_3514) @[Cat.scala 29:58] - buf_write_in <= _T_3523 @[lsu_bus_buffer.scala 440:16] - node _T_3524 = eq(UInt<3>("h00"), buf_state[0]) @[Conditional.scala 37:30] - when _T_3524 : @[Conditional.scala 40:58] - node _T_3525 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 445:56] - node _T_3526 = mux(_T_3525, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 445:31] - buf_nxtstate[0] <= _T_3526 @[lsu_bus_buffer.scala 445:25] - node _T_3527 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 446:45] - node _T_3528 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 446:77] - node _T_3529 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 446:97] - node _T_3530 = and(_T_3528, _T_3529) @[lsu_bus_buffer.scala 446:95] - node _T_3531 = eq(UInt<1>("h00"), WrPtr0_r) @[lsu_bus_buffer.scala 446:117] - node _T_3532 = and(_T_3530, _T_3531) @[lsu_bus_buffer.scala 446:112] - node _T_3533 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 446:144] - node _T_3534 = eq(UInt<1>("h00"), WrPtr1_r) @[lsu_bus_buffer.scala 446:166] - node _T_3535 = and(_T_3533, _T_3534) @[lsu_bus_buffer.scala 446:161] - node _T_3536 = or(_T_3532, _T_3535) @[lsu_bus_buffer.scala 446:132] - node _T_3537 = and(_T_3527, _T_3536) @[lsu_bus_buffer.scala 446:63] - node _T_3538 = eq(UInt<1>("h00"), ibuf_tag) @[lsu_bus_buffer.scala 446:206] - node _T_3539 = and(ibuf_drain_vld, _T_3538) @[lsu_bus_buffer.scala 446:201] - node _T_3540 = or(_T_3537, _T_3539) @[lsu_bus_buffer.scala 446:183] - buf_state_en[0] <= _T_3540 @[lsu_bus_buffer.scala 446:25] - buf_wr_en[0] <= buf_state_en[0] @[lsu_bus_buffer.scala 447:22] - buf_data_en[0] <= buf_state_en[0] @[lsu_bus_buffer.scala 448:24] - node _T_3541 = eq(UInt<1>("h00"), ibuf_tag) @[lsu_bus_buffer.scala 449:52] - node _T_3542 = and(ibuf_drain_vld, _T_3541) @[lsu_bus_buffer.scala 449:47] - node _T_3543 = bits(_T_3542, 0, 0) @[lsu_bus_buffer.scala 449:73] - node _T_3544 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 449:90] - node _T_3545 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 449:114] - node _T_3546 = mux(_T_3543, _T_3544, _T_3545) @[lsu_bus_buffer.scala 449:30] - buf_data_in[0] <= _T_3546 @[lsu_bus_buffer.scala 449:24] - buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 450:34] + node _T_1992 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_1993 = cat(_T_1992, CmdPtr0Dec) @[Cat.scala 29:58] + node _T_1994 = bits(_T_1993, 4, 4) @[lsu_bus_buffer.scala 389:39] + node _T_1995 = bits(_T_1993, 5, 5) @[lsu_bus_buffer.scala 389:45] + node _T_1996 = or(_T_1994, _T_1995) @[lsu_bus_buffer.scala 389:42] + node _T_1997 = bits(_T_1993, 6, 6) @[lsu_bus_buffer.scala 389:51] + node _T_1998 = or(_T_1996, _T_1997) @[lsu_bus_buffer.scala 389:48] + node _T_1999 = bits(_T_1993, 7, 7) @[lsu_bus_buffer.scala 389:57] + node _T_2000 = or(_T_1998, _T_1999) @[lsu_bus_buffer.scala 389:54] + node _T_2001 = bits(_T_1993, 2, 2) @[lsu_bus_buffer.scala 389:64] + node _T_2002 = bits(_T_1993, 3, 3) @[lsu_bus_buffer.scala 389:70] + node _T_2003 = or(_T_2001, _T_2002) @[lsu_bus_buffer.scala 389:67] + node _T_2004 = bits(_T_1993, 6, 6) @[lsu_bus_buffer.scala 389:76] + node _T_2005 = or(_T_2003, _T_2004) @[lsu_bus_buffer.scala 389:73] + node _T_2006 = bits(_T_1993, 7, 7) @[lsu_bus_buffer.scala 389:82] + node _T_2007 = or(_T_2005, _T_2006) @[lsu_bus_buffer.scala 389:79] + node _T_2008 = bits(_T_1993, 1, 1) @[lsu_bus_buffer.scala 389:89] + node _T_2009 = bits(_T_1993, 3, 3) @[lsu_bus_buffer.scala 389:95] + node _T_2010 = or(_T_2008, _T_2009) @[lsu_bus_buffer.scala 389:92] + node _T_2011 = bits(_T_1993, 5, 5) @[lsu_bus_buffer.scala 389:101] + node _T_2012 = or(_T_2010, _T_2011) @[lsu_bus_buffer.scala 389:98] + node _T_2013 = bits(_T_1993, 7, 7) @[lsu_bus_buffer.scala 389:107] + node _T_2014 = or(_T_2012, _T_2013) @[lsu_bus_buffer.scala 389:104] + node _T_2015 = cat(_T_2000, _T_2007) @[Cat.scala 29:58] + node _T_2016 = cat(_T_2015, _T_2014) @[Cat.scala 29:58] + CmdPtr0 <= _T_2016 @[lsu_bus_buffer.scala 394:11] + node _T_2017 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_2018 = cat(_T_2017, CmdPtr1Dec) @[Cat.scala 29:58] + node _T_2019 = bits(_T_2018, 4, 4) @[lsu_bus_buffer.scala 389:39] + node _T_2020 = bits(_T_2018, 5, 5) @[lsu_bus_buffer.scala 389:45] + node _T_2021 = or(_T_2019, _T_2020) @[lsu_bus_buffer.scala 389:42] + node _T_2022 = bits(_T_2018, 6, 6) @[lsu_bus_buffer.scala 389:51] + node _T_2023 = or(_T_2021, _T_2022) @[lsu_bus_buffer.scala 389:48] + node _T_2024 = bits(_T_2018, 7, 7) @[lsu_bus_buffer.scala 389:57] + node _T_2025 = or(_T_2023, _T_2024) @[lsu_bus_buffer.scala 389:54] + node _T_2026 = bits(_T_2018, 2, 2) @[lsu_bus_buffer.scala 389:64] + node _T_2027 = bits(_T_2018, 3, 3) @[lsu_bus_buffer.scala 389:70] + node _T_2028 = or(_T_2026, _T_2027) @[lsu_bus_buffer.scala 389:67] + node _T_2029 = bits(_T_2018, 6, 6) @[lsu_bus_buffer.scala 389:76] + node _T_2030 = or(_T_2028, _T_2029) @[lsu_bus_buffer.scala 389:73] + node _T_2031 = bits(_T_2018, 7, 7) @[lsu_bus_buffer.scala 389:82] + node _T_2032 = or(_T_2030, _T_2031) @[lsu_bus_buffer.scala 389:79] + node _T_2033 = bits(_T_2018, 1, 1) @[lsu_bus_buffer.scala 389:89] + node _T_2034 = bits(_T_2018, 3, 3) @[lsu_bus_buffer.scala 389:95] + node _T_2035 = or(_T_2033, _T_2034) @[lsu_bus_buffer.scala 389:92] + node _T_2036 = bits(_T_2018, 5, 5) @[lsu_bus_buffer.scala 389:101] + node _T_2037 = or(_T_2035, _T_2036) @[lsu_bus_buffer.scala 389:98] + node _T_2038 = bits(_T_2018, 7, 7) @[lsu_bus_buffer.scala 389:107] + node _T_2039 = or(_T_2037, _T_2038) @[lsu_bus_buffer.scala 389:104] + node _T_2040 = cat(_T_2025, _T_2032) @[Cat.scala 29:58] + node _T_2041 = cat(_T_2040, _T_2039) @[Cat.scala 29:58] + CmdPtr1 <= _T_2041 @[lsu_bus_buffer.scala 396:11] + node _T_2042 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_2043 = cat(_T_2042, RspPtrDec) @[Cat.scala 29:58] + node _T_2044 = bits(_T_2043, 4, 4) @[lsu_bus_buffer.scala 389:39] + node _T_2045 = bits(_T_2043, 5, 5) @[lsu_bus_buffer.scala 389:45] + node _T_2046 = or(_T_2044, _T_2045) @[lsu_bus_buffer.scala 389:42] + node _T_2047 = bits(_T_2043, 6, 6) @[lsu_bus_buffer.scala 389:51] + node _T_2048 = or(_T_2046, _T_2047) @[lsu_bus_buffer.scala 389:48] + node _T_2049 = bits(_T_2043, 7, 7) @[lsu_bus_buffer.scala 389:57] + node _T_2050 = or(_T_2048, _T_2049) @[lsu_bus_buffer.scala 389:54] + node _T_2051 = bits(_T_2043, 2, 2) @[lsu_bus_buffer.scala 389:64] + node _T_2052 = bits(_T_2043, 3, 3) @[lsu_bus_buffer.scala 389:70] + node _T_2053 = or(_T_2051, _T_2052) @[lsu_bus_buffer.scala 389:67] + node _T_2054 = bits(_T_2043, 6, 6) @[lsu_bus_buffer.scala 389:76] + node _T_2055 = or(_T_2053, _T_2054) @[lsu_bus_buffer.scala 389:73] + node _T_2056 = bits(_T_2043, 7, 7) @[lsu_bus_buffer.scala 389:82] + node _T_2057 = or(_T_2055, _T_2056) @[lsu_bus_buffer.scala 389:79] + node _T_2058 = bits(_T_2043, 1, 1) @[lsu_bus_buffer.scala 389:89] + node _T_2059 = bits(_T_2043, 3, 3) @[lsu_bus_buffer.scala 389:95] + node _T_2060 = or(_T_2058, _T_2059) @[lsu_bus_buffer.scala 389:92] + node _T_2061 = bits(_T_2043, 5, 5) @[lsu_bus_buffer.scala 389:101] + node _T_2062 = or(_T_2060, _T_2061) @[lsu_bus_buffer.scala 389:98] + node _T_2063 = bits(_T_2043, 7, 7) @[lsu_bus_buffer.scala 389:107] + node _T_2064 = or(_T_2062, _T_2063) @[lsu_bus_buffer.scala 389:104] + node _T_2065 = cat(_T_2050, _T_2057) @[Cat.scala 29:58] + node _T_2066 = cat(_T_2065, _T_2064) @[Cat.scala 29:58] + RspPtr <= _T_2066 @[lsu_bus_buffer.scala 397:10] + wire buf_state_en : UInt<1>[4] @[lsu_bus_buffer.scala 398:26] + buf_state_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 399:16] + buf_state_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 399:16] + buf_state_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 399:16] + buf_state_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 399:16] + wire buf_rspageQ : UInt<4>[4] @[lsu_bus_buffer.scala 400:25] + buf_rspageQ[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 401:15] + buf_rspageQ[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 401:15] + buf_rspageQ[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 401:15] + buf_rspageQ[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 401:15] + wire buf_rspage_set : UInt<4>[4] @[lsu_bus_buffer.scala 402:28] + buf_rspage_set[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 403:18] + buf_rspage_set[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 403:18] + buf_rspage_set[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 403:18] + buf_rspage_set[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 403:18] + wire buf_rspage_in : UInt<4>[4] @[lsu_bus_buffer.scala 404:27] + buf_rspage_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 405:17] + buf_rspage_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 405:17] + buf_rspage_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 405:17] + buf_rspage_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 405:17] + wire buf_rspage : UInt<4>[4] @[lsu_bus_buffer.scala 406:24] + buf_rspage[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 407:14] + buf_rspage[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 407:14] + buf_rspage[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 407:14] + buf_rspage[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 407:14] + node _T_2067 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2068 = and(_T_2067, buf_state_en[0]) @[lsu_bus_buffer.scala 409:94] + node _T_2069 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2070 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2071 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2072 = and(_T_2070, _T_2071) @[lsu_bus_buffer.scala 410:57] + node _T_2073 = or(_T_2069, _T_2072) @[lsu_bus_buffer.scala 410:31] + node _T_2074 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2075 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2076 = and(_T_2074, _T_2075) @[lsu_bus_buffer.scala 411:41] + node _T_2077 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2078 = and(_T_2076, _T_2077) @[lsu_bus_buffer.scala 411:71] + node _T_2079 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:104] + node _T_2080 = and(_T_2078, _T_2079) @[lsu_bus_buffer.scala 411:92] + node _T_2081 = or(_T_2073, _T_2080) @[lsu_bus_buffer.scala 410:86] + node _T_2082 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2083 = and(_T_2082, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2084 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 412:64] + node _T_2085 = and(_T_2083, _T_2084) @[lsu_bus_buffer.scala 412:52] + node _T_2086 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 412:85] + node _T_2087 = and(_T_2085, _T_2086) @[lsu_bus_buffer.scala 412:73] + node _T_2088 = or(_T_2081, _T_2087) @[lsu_bus_buffer.scala 411:114] + node _T_2089 = and(_T_2068, _T_2088) @[lsu_bus_buffer.scala 409:113] + node _T_2090 = bits(buf_age[0], 0, 0) @[lsu_bus_buffer.scala 412:109] + node _T_2091 = or(_T_2089, _T_2090) @[lsu_bus_buffer.scala 412:97] + node _T_2092 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2093 = and(_T_2092, buf_state_en[0]) @[lsu_bus_buffer.scala 409:94] + node _T_2094 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2095 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2096 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2097 = and(_T_2095, _T_2096) @[lsu_bus_buffer.scala 410:57] + node _T_2098 = or(_T_2094, _T_2097) @[lsu_bus_buffer.scala 410:31] + node _T_2099 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2100 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2101 = and(_T_2099, _T_2100) @[lsu_bus_buffer.scala 411:41] + node _T_2102 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2103 = and(_T_2101, _T_2102) @[lsu_bus_buffer.scala 411:71] + node _T_2104 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:104] + node _T_2105 = and(_T_2103, _T_2104) @[lsu_bus_buffer.scala 411:92] + node _T_2106 = or(_T_2098, _T_2105) @[lsu_bus_buffer.scala 410:86] + node _T_2107 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2108 = and(_T_2107, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2109 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 412:64] + node _T_2110 = and(_T_2108, _T_2109) @[lsu_bus_buffer.scala 412:52] + node _T_2111 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 412:85] + node _T_2112 = and(_T_2110, _T_2111) @[lsu_bus_buffer.scala 412:73] + node _T_2113 = or(_T_2106, _T_2112) @[lsu_bus_buffer.scala 411:114] + node _T_2114 = and(_T_2093, _T_2113) @[lsu_bus_buffer.scala 409:113] + node _T_2115 = bits(buf_age[0], 1, 1) @[lsu_bus_buffer.scala 412:109] + node _T_2116 = or(_T_2114, _T_2115) @[lsu_bus_buffer.scala 412:97] + node _T_2117 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2118 = and(_T_2117, buf_state_en[0]) @[lsu_bus_buffer.scala 409:94] + node _T_2119 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2120 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2121 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2122 = and(_T_2120, _T_2121) @[lsu_bus_buffer.scala 410:57] + node _T_2123 = or(_T_2119, _T_2122) @[lsu_bus_buffer.scala 410:31] + node _T_2124 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2125 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2126 = and(_T_2124, _T_2125) @[lsu_bus_buffer.scala 411:41] + node _T_2127 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2128 = and(_T_2126, _T_2127) @[lsu_bus_buffer.scala 411:71] + node _T_2129 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:104] + node _T_2130 = and(_T_2128, _T_2129) @[lsu_bus_buffer.scala 411:92] + node _T_2131 = or(_T_2123, _T_2130) @[lsu_bus_buffer.scala 410:86] + node _T_2132 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2133 = and(_T_2132, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2134 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 412:64] + node _T_2135 = and(_T_2133, _T_2134) @[lsu_bus_buffer.scala 412:52] + node _T_2136 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 412:85] + node _T_2137 = and(_T_2135, _T_2136) @[lsu_bus_buffer.scala 412:73] + node _T_2138 = or(_T_2131, _T_2137) @[lsu_bus_buffer.scala 411:114] + node _T_2139 = and(_T_2118, _T_2138) @[lsu_bus_buffer.scala 409:113] + node _T_2140 = bits(buf_age[0], 2, 2) @[lsu_bus_buffer.scala 412:109] + node _T_2141 = or(_T_2139, _T_2140) @[lsu_bus_buffer.scala 412:97] + node _T_2142 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2143 = and(_T_2142, buf_state_en[0]) @[lsu_bus_buffer.scala 409:94] + node _T_2144 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2145 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2146 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2147 = and(_T_2145, _T_2146) @[lsu_bus_buffer.scala 410:57] + node _T_2148 = or(_T_2144, _T_2147) @[lsu_bus_buffer.scala 410:31] + node _T_2149 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2150 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2151 = and(_T_2149, _T_2150) @[lsu_bus_buffer.scala 411:41] + node _T_2152 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2153 = and(_T_2151, _T_2152) @[lsu_bus_buffer.scala 411:71] + node _T_2154 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:104] + node _T_2155 = and(_T_2153, _T_2154) @[lsu_bus_buffer.scala 411:92] + node _T_2156 = or(_T_2148, _T_2155) @[lsu_bus_buffer.scala 410:86] + node _T_2157 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2158 = and(_T_2157, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2159 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 412:64] + node _T_2160 = and(_T_2158, _T_2159) @[lsu_bus_buffer.scala 412:52] + node _T_2161 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 412:85] + node _T_2162 = and(_T_2160, _T_2161) @[lsu_bus_buffer.scala 412:73] + node _T_2163 = or(_T_2156, _T_2162) @[lsu_bus_buffer.scala 411:114] + node _T_2164 = and(_T_2143, _T_2163) @[lsu_bus_buffer.scala 409:113] + node _T_2165 = bits(buf_age[0], 3, 3) @[lsu_bus_buffer.scala 412:109] + node _T_2166 = or(_T_2164, _T_2165) @[lsu_bus_buffer.scala 412:97] + node _T_2167 = cat(_T_2166, _T_2141) @[Cat.scala 29:58] + node _T_2168 = cat(_T_2167, _T_2116) @[Cat.scala 29:58] + node buf_age_in_0 = cat(_T_2168, _T_2091) @[Cat.scala 29:58] + node _T_2169 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2170 = and(_T_2169, buf_state_en[1]) @[lsu_bus_buffer.scala 409:94] + node _T_2171 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2172 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2173 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2174 = and(_T_2172, _T_2173) @[lsu_bus_buffer.scala 410:57] + node _T_2175 = or(_T_2171, _T_2174) @[lsu_bus_buffer.scala 410:31] + node _T_2176 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2177 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2178 = and(_T_2176, _T_2177) @[lsu_bus_buffer.scala 411:41] + node _T_2179 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:83] + node _T_2180 = and(_T_2178, _T_2179) @[lsu_bus_buffer.scala 411:71] + node _T_2181 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:104] + node _T_2182 = and(_T_2180, _T_2181) @[lsu_bus_buffer.scala 411:92] + node _T_2183 = or(_T_2175, _T_2182) @[lsu_bus_buffer.scala 410:86] + node _T_2184 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2185 = and(_T_2184, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2186 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 412:64] + node _T_2187 = and(_T_2185, _T_2186) @[lsu_bus_buffer.scala 412:52] + node _T_2188 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 412:85] + node _T_2189 = and(_T_2187, _T_2188) @[lsu_bus_buffer.scala 412:73] + node _T_2190 = or(_T_2183, _T_2189) @[lsu_bus_buffer.scala 411:114] + node _T_2191 = and(_T_2170, _T_2190) @[lsu_bus_buffer.scala 409:113] + node _T_2192 = bits(buf_age[1], 0, 0) @[lsu_bus_buffer.scala 412:109] + node _T_2193 = or(_T_2191, _T_2192) @[lsu_bus_buffer.scala 412:97] + node _T_2194 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2195 = and(_T_2194, buf_state_en[1]) @[lsu_bus_buffer.scala 409:94] + node _T_2196 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2197 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2198 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2199 = and(_T_2197, _T_2198) @[lsu_bus_buffer.scala 410:57] + node _T_2200 = or(_T_2196, _T_2199) @[lsu_bus_buffer.scala 410:31] + node _T_2201 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2202 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2203 = and(_T_2201, _T_2202) @[lsu_bus_buffer.scala 411:41] + node _T_2204 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:83] + node _T_2205 = and(_T_2203, _T_2204) @[lsu_bus_buffer.scala 411:71] + node _T_2206 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:104] + node _T_2207 = and(_T_2205, _T_2206) @[lsu_bus_buffer.scala 411:92] + node _T_2208 = or(_T_2200, _T_2207) @[lsu_bus_buffer.scala 410:86] + node _T_2209 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2210 = and(_T_2209, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2211 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 412:64] + node _T_2212 = and(_T_2210, _T_2211) @[lsu_bus_buffer.scala 412:52] + node _T_2213 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 412:85] + node _T_2214 = and(_T_2212, _T_2213) @[lsu_bus_buffer.scala 412:73] + node _T_2215 = or(_T_2208, _T_2214) @[lsu_bus_buffer.scala 411:114] + node _T_2216 = and(_T_2195, _T_2215) @[lsu_bus_buffer.scala 409:113] + node _T_2217 = bits(buf_age[1], 1, 1) @[lsu_bus_buffer.scala 412:109] + node _T_2218 = or(_T_2216, _T_2217) @[lsu_bus_buffer.scala 412:97] + node _T_2219 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2220 = and(_T_2219, buf_state_en[1]) @[lsu_bus_buffer.scala 409:94] + node _T_2221 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2222 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2223 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2224 = and(_T_2222, _T_2223) @[lsu_bus_buffer.scala 410:57] + node _T_2225 = or(_T_2221, _T_2224) @[lsu_bus_buffer.scala 410:31] + node _T_2226 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2227 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2228 = and(_T_2226, _T_2227) @[lsu_bus_buffer.scala 411:41] + node _T_2229 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:83] + node _T_2230 = and(_T_2228, _T_2229) @[lsu_bus_buffer.scala 411:71] + node _T_2231 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:104] + node _T_2232 = and(_T_2230, _T_2231) @[lsu_bus_buffer.scala 411:92] + node _T_2233 = or(_T_2225, _T_2232) @[lsu_bus_buffer.scala 410:86] + node _T_2234 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2235 = and(_T_2234, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2236 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 412:64] + node _T_2237 = and(_T_2235, _T_2236) @[lsu_bus_buffer.scala 412:52] + node _T_2238 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 412:85] + node _T_2239 = and(_T_2237, _T_2238) @[lsu_bus_buffer.scala 412:73] + node _T_2240 = or(_T_2233, _T_2239) @[lsu_bus_buffer.scala 411:114] + node _T_2241 = and(_T_2220, _T_2240) @[lsu_bus_buffer.scala 409:113] + node _T_2242 = bits(buf_age[1], 2, 2) @[lsu_bus_buffer.scala 412:109] + node _T_2243 = or(_T_2241, _T_2242) @[lsu_bus_buffer.scala 412:97] + node _T_2244 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2245 = and(_T_2244, buf_state_en[1]) @[lsu_bus_buffer.scala 409:94] + node _T_2246 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2247 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2248 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2249 = and(_T_2247, _T_2248) @[lsu_bus_buffer.scala 410:57] + node _T_2250 = or(_T_2246, _T_2249) @[lsu_bus_buffer.scala 410:31] + node _T_2251 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2252 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2253 = and(_T_2251, _T_2252) @[lsu_bus_buffer.scala 411:41] + node _T_2254 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:83] + node _T_2255 = and(_T_2253, _T_2254) @[lsu_bus_buffer.scala 411:71] + node _T_2256 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:104] + node _T_2257 = and(_T_2255, _T_2256) @[lsu_bus_buffer.scala 411:92] + node _T_2258 = or(_T_2250, _T_2257) @[lsu_bus_buffer.scala 410:86] + node _T_2259 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2260 = and(_T_2259, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2261 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 412:64] + node _T_2262 = and(_T_2260, _T_2261) @[lsu_bus_buffer.scala 412:52] + node _T_2263 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 412:85] + node _T_2264 = and(_T_2262, _T_2263) @[lsu_bus_buffer.scala 412:73] + node _T_2265 = or(_T_2258, _T_2264) @[lsu_bus_buffer.scala 411:114] + node _T_2266 = and(_T_2245, _T_2265) @[lsu_bus_buffer.scala 409:113] + node _T_2267 = bits(buf_age[1], 3, 3) @[lsu_bus_buffer.scala 412:109] + node _T_2268 = or(_T_2266, _T_2267) @[lsu_bus_buffer.scala 412:97] + node _T_2269 = cat(_T_2268, _T_2243) @[Cat.scala 29:58] + node _T_2270 = cat(_T_2269, _T_2218) @[Cat.scala 29:58] + node buf_age_in_1 = cat(_T_2270, _T_2193) @[Cat.scala 29:58] + node _T_2271 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2272 = and(_T_2271, buf_state_en[2]) @[lsu_bus_buffer.scala 409:94] + node _T_2273 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2274 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2275 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2276 = and(_T_2274, _T_2275) @[lsu_bus_buffer.scala 410:57] + node _T_2277 = or(_T_2273, _T_2276) @[lsu_bus_buffer.scala 410:31] + node _T_2278 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2279 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2280 = and(_T_2278, _T_2279) @[lsu_bus_buffer.scala 411:41] + node _T_2281 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:83] + node _T_2282 = and(_T_2280, _T_2281) @[lsu_bus_buffer.scala 411:71] + node _T_2283 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:104] + node _T_2284 = and(_T_2282, _T_2283) @[lsu_bus_buffer.scala 411:92] + node _T_2285 = or(_T_2277, _T_2284) @[lsu_bus_buffer.scala 410:86] + node _T_2286 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2287 = and(_T_2286, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2288 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 412:64] + node _T_2289 = and(_T_2287, _T_2288) @[lsu_bus_buffer.scala 412:52] + node _T_2290 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 412:85] + node _T_2291 = and(_T_2289, _T_2290) @[lsu_bus_buffer.scala 412:73] + node _T_2292 = or(_T_2285, _T_2291) @[lsu_bus_buffer.scala 411:114] + node _T_2293 = and(_T_2272, _T_2292) @[lsu_bus_buffer.scala 409:113] + node _T_2294 = bits(buf_age[2], 0, 0) @[lsu_bus_buffer.scala 412:109] + node _T_2295 = or(_T_2293, _T_2294) @[lsu_bus_buffer.scala 412:97] + node _T_2296 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2297 = and(_T_2296, buf_state_en[2]) @[lsu_bus_buffer.scala 409:94] + node _T_2298 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2299 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2300 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2301 = and(_T_2299, _T_2300) @[lsu_bus_buffer.scala 410:57] + node _T_2302 = or(_T_2298, _T_2301) @[lsu_bus_buffer.scala 410:31] + node _T_2303 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2304 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2305 = and(_T_2303, _T_2304) @[lsu_bus_buffer.scala 411:41] + node _T_2306 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:83] + node _T_2307 = and(_T_2305, _T_2306) @[lsu_bus_buffer.scala 411:71] + node _T_2308 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:104] + node _T_2309 = and(_T_2307, _T_2308) @[lsu_bus_buffer.scala 411:92] + node _T_2310 = or(_T_2302, _T_2309) @[lsu_bus_buffer.scala 410:86] + node _T_2311 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2312 = and(_T_2311, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2313 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 412:64] + node _T_2314 = and(_T_2312, _T_2313) @[lsu_bus_buffer.scala 412:52] + node _T_2315 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 412:85] + node _T_2316 = and(_T_2314, _T_2315) @[lsu_bus_buffer.scala 412:73] + node _T_2317 = or(_T_2310, _T_2316) @[lsu_bus_buffer.scala 411:114] + node _T_2318 = and(_T_2297, _T_2317) @[lsu_bus_buffer.scala 409:113] + node _T_2319 = bits(buf_age[2], 1, 1) @[lsu_bus_buffer.scala 412:109] + node _T_2320 = or(_T_2318, _T_2319) @[lsu_bus_buffer.scala 412:97] + node _T_2321 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2322 = and(_T_2321, buf_state_en[2]) @[lsu_bus_buffer.scala 409:94] + node _T_2323 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2324 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2325 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2326 = and(_T_2324, _T_2325) @[lsu_bus_buffer.scala 410:57] + node _T_2327 = or(_T_2323, _T_2326) @[lsu_bus_buffer.scala 410:31] + node _T_2328 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2329 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2330 = and(_T_2328, _T_2329) @[lsu_bus_buffer.scala 411:41] + node _T_2331 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:83] + node _T_2332 = and(_T_2330, _T_2331) @[lsu_bus_buffer.scala 411:71] + node _T_2333 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:104] + node _T_2334 = and(_T_2332, _T_2333) @[lsu_bus_buffer.scala 411:92] + node _T_2335 = or(_T_2327, _T_2334) @[lsu_bus_buffer.scala 410:86] + node _T_2336 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2337 = and(_T_2336, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2338 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 412:64] + node _T_2339 = and(_T_2337, _T_2338) @[lsu_bus_buffer.scala 412:52] + node _T_2340 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 412:85] + node _T_2341 = and(_T_2339, _T_2340) @[lsu_bus_buffer.scala 412:73] + node _T_2342 = or(_T_2335, _T_2341) @[lsu_bus_buffer.scala 411:114] + node _T_2343 = and(_T_2322, _T_2342) @[lsu_bus_buffer.scala 409:113] + node _T_2344 = bits(buf_age[2], 2, 2) @[lsu_bus_buffer.scala 412:109] + node _T_2345 = or(_T_2343, _T_2344) @[lsu_bus_buffer.scala 412:97] + node _T_2346 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2347 = and(_T_2346, buf_state_en[2]) @[lsu_bus_buffer.scala 409:94] + node _T_2348 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2349 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2350 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2351 = and(_T_2349, _T_2350) @[lsu_bus_buffer.scala 410:57] + node _T_2352 = or(_T_2348, _T_2351) @[lsu_bus_buffer.scala 410:31] + node _T_2353 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2354 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2355 = and(_T_2353, _T_2354) @[lsu_bus_buffer.scala 411:41] + node _T_2356 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:83] + node _T_2357 = and(_T_2355, _T_2356) @[lsu_bus_buffer.scala 411:71] + node _T_2358 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:104] + node _T_2359 = and(_T_2357, _T_2358) @[lsu_bus_buffer.scala 411:92] + node _T_2360 = or(_T_2352, _T_2359) @[lsu_bus_buffer.scala 410:86] + node _T_2361 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2362 = and(_T_2361, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2363 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 412:64] + node _T_2364 = and(_T_2362, _T_2363) @[lsu_bus_buffer.scala 412:52] + node _T_2365 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 412:85] + node _T_2366 = and(_T_2364, _T_2365) @[lsu_bus_buffer.scala 412:73] + node _T_2367 = or(_T_2360, _T_2366) @[lsu_bus_buffer.scala 411:114] + node _T_2368 = and(_T_2347, _T_2367) @[lsu_bus_buffer.scala 409:113] + node _T_2369 = bits(buf_age[2], 3, 3) @[lsu_bus_buffer.scala 412:109] + node _T_2370 = or(_T_2368, _T_2369) @[lsu_bus_buffer.scala 412:97] + node _T_2371 = cat(_T_2370, _T_2345) @[Cat.scala 29:58] + node _T_2372 = cat(_T_2371, _T_2320) @[Cat.scala 29:58] + node buf_age_in_2 = cat(_T_2372, _T_2295) @[Cat.scala 29:58] + node _T_2373 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2374 = and(_T_2373, buf_state_en[3]) @[lsu_bus_buffer.scala 409:94] + node _T_2375 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2376 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2377 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2378 = and(_T_2376, _T_2377) @[lsu_bus_buffer.scala 410:57] + node _T_2379 = or(_T_2375, _T_2378) @[lsu_bus_buffer.scala 410:31] + node _T_2380 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2381 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2382 = and(_T_2380, _T_2381) @[lsu_bus_buffer.scala 411:41] + node _T_2383 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:83] + node _T_2384 = and(_T_2382, _T_2383) @[lsu_bus_buffer.scala 411:71] + node _T_2385 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 411:104] + node _T_2386 = and(_T_2384, _T_2385) @[lsu_bus_buffer.scala 411:92] + node _T_2387 = or(_T_2379, _T_2386) @[lsu_bus_buffer.scala 410:86] + node _T_2388 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2389 = and(_T_2388, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2390 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 412:64] + node _T_2391 = and(_T_2389, _T_2390) @[lsu_bus_buffer.scala 412:52] + node _T_2392 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 412:85] + node _T_2393 = and(_T_2391, _T_2392) @[lsu_bus_buffer.scala 412:73] + node _T_2394 = or(_T_2387, _T_2393) @[lsu_bus_buffer.scala 411:114] + node _T_2395 = and(_T_2374, _T_2394) @[lsu_bus_buffer.scala 409:113] + node _T_2396 = bits(buf_age[3], 0, 0) @[lsu_bus_buffer.scala 412:109] + node _T_2397 = or(_T_2395, _T_2396) @[lsu_bus_buffer.scala 412:97] + node _T_2398 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2399 = and(_T_2398, buf_state_en[3]) @[lsu_bus_buffer.scala 409:94] + node _T_2400 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2401 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2402 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2403 = and(_T_2401, _T_2402) @[lsu_bus_buffer.scala 410:57] + node _T_2404 = or(_T_2400, _T_2403) @[lsu_bus_buffer.scala 410:31] + node _T_2405 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2406 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2407 = and(_T_2405, _T_2406) @[lsu_bus_buffer.scala 411:41] + node _T_2408 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:83] + node _T_2409 = and(_T_2407, _T_2408) @[lsu_bus_buffer.scala 411:71] + node _T_2410 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 411:104] + node _T_2411 = and(_T_2409, _T_2410) @[lsu_bus_buffer.scala 411:92] + node _T_2412 = or(_T_2404, _T_2411) @[lsu_bus_buffer.scala 410:86] + node _T_2413 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2414 = and(_T_2413, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2415 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 412:64] + node _T_2416 = and(_T_2414, _T_2415) @[lsu_bus_buffer.scala 412:52] + node _T_2417 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 412:85] + node _T_2418 = and(_T_2416, _T_2417) @[lsu_bus_buffer.scala 412:73] + node _T_2419 = or(_T_2412, _T_2418) @[lsu_bus_buffer.scala 411:114] + node _T_2420 = and(_T_2399, _T_2419) @[lsu_bus_buffer.scala 409:113] + node _T_2421 = bits(buf_age[3], 1, 1) @[lsu_bus_buffer.scala 412:109] + node _T_2422 = or(_T_2420, _T_2421) @[lsu_bus_buffer.scala 412:97] + node _T_2423 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2424 = and(_T_2423, buf_state_en[3]) @[lsu_bus_buffer.scala 409:94] + node _T_2425 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2426 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2427 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2428 = and(_T_2426, _T_2427) @[lsu_bus_buffer.scala 410:57] + node _T_2429 = or(_T_2425, _T_2428) @[lsu_bus_buffer.scala 410:31] + node _T_2430 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2431 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2432 = and(_T_2430, _T_2431) @[lsu_bus_buffer.scala 411:41] + node _T_2433 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:83] + node _T_2434 = and(_T_2432, _T_2433) @[lsu_bus_buffer.scala 411:71] + node _T_2435 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 411:104] + node _T_2436 = and(_T_2434, _T_2435) @[lsu_bus_buffer.scala 411:92] + node _T_2437 = or(_T_2429, _T_2436) @[lsu_bus_buffer.scala 410:86] + node _T_2438 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2439 = and(_T_2438, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2440 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 412:64] + node _T_2441 = and(_T_2439, _T_2440) @[lsu_bus_buffer.scala 412:52] + node _T_2442 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 412:85] + node _T_2443 = and(_T_2441, _T_2442) @[lsu_bus_buffer.scala 412:73] + node _T_2444 = or(_T_2437, _T_2443) @[lsu_bus_buffer.scala 411:114] + node _T_2445 = and(_T_2424, _T_2444) @[lsu_bus_buffer.scala 409:113] + node _T_2446 = bits(buf_age[3], 2, 2) @[lsu_bus_buffer.scala 412:109] + node _T_2447 = or(_T_2445, _T_2446) @[lsu_bus_buffer.scala 412:97] + node _T_2448 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 409:83] + node _T_2449 = and(_T_2448, buf_state_en[3]) @[lsu_bus_buffer.scala 409:94] + node _T_2450 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 410:20] + node _T_2451 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 410:47] + node _T_2452 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 410:59] + node _T_2453 = and(_T_2451, _T_2452) @[lsu_bus_buffer.scala 410:57] + node _T_2454 = or(_T_2450, _T_2453) @[lsu_bus_buffer.scala 410:31] + node _T_2455 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 411:23] + node _T_2456 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 411:53] + node _T_2457 = and(_T_2455, _T_2456) @[lsu_bus_buffer.scala 411:41] + node _T_2458 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:83] + node _T_2459 = and(_T_2457, _T_2458) @[lsu_bus_buffer.scala 411:71] + node _T_2460 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 411:104] + node _T_2461 = and(_T_2459, _T_2460) @[lsu_bus_buffer.scala 411:92] + node _T_2462 = or(_T_2454, _T_2461) @[lsu_bus_buffer.scala 410:86] + node _T_2463 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 412:17] + node _T_2464 = and(_T_2463, io.ldst_dual_r) @[lsu_bus_buffer.scala 412:35] + node _T_2465 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 412:64] + node _T_2466 = and(_T_2464, _T_2465) @[lsu_bus_buffer.scala 412:52] + node _T_2467 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 412:85] + node _T_2468 = and(_T_2466, _T_2467) @[lsu_bus_buffer.scala 412:73] + node _T_2469 = or(_T_2462, _T_2468) @[lsu_bus_buffer.scala 411:114] + node _T_2470 = and(_T_2449, _T_2469) @[lsu_bus_buffer.scala 409:113] + node _T_2471 = bits(buf_age[3], 3, 3) @[lsu_bus_buffer.scala 412:109] + node _T_2472 = or(_T_2470, _T_2471) @[lsu_bus_buffer.scala 412:97] + node _T_2473 = cat(_T_2472, _T_2447) @[Cat.scala 29:58] + node _T_2474 = cat(_T_2473, _T_2422) @[Cat.scala 29:58] + node buf_age_in_3 = cat(_T_2474, _T_2397) @[Cat.scala 29:58] + wire buf_ageQ : UInt<4>[4] @[lsu_bus_buffer.scala 413:22] + buf_ageQ[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 414:12] + buf_ageQ[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 414:12] + buf_ageQ[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 414:12] + buf_ageQ[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 414:12] + node _T_2475 = bits(buf_ageQ[0], 0, 0) @[lsu_bus_buffer.scala 415:72] + node _T_2476 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2477 = and(_T_2476, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 415:103] + node _T_2478 = eq(_T_2477, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2479 = and(_T_2475, _T_2478) @[lsu_bus_buffer.scala 415:76] + node _T_2480 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2481 = and(_T_2479, _T_2480) @[lsu_bus_buffer.scala 415:130] + node _T_2482 = bits(buf_ageQ[0], 1, 1) @[lsu_bus_buffer.scala 415:72] + node _T_2483 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2484 = and(_T_2483, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 415:103] + node _T_2485 = eq(_T_2484, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2486 = and(_T_2482, _T_2485) @[lsu_bus_buffer.scala 415:76] + node _T_2487 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2488 = and(_T_2486, _T_2487) @[lsu_bus_buffer.scala 415:130] + node _T_2489 = bits(buf_ageQ[0], 2, 2) @[lsu_bus_buffer.scala 415:72] + node _T_2490 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2491 = and(_T_2490, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 415:103] + node _T_2492 = eq(_T_2491, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2493 = and(_T_2489, _T_2492) @[lsu_bus_buffer.scala 415:76] + node _T_2494 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2495 = and(_T_2493, _T_2494) @[lsu_bus_buffer.scala 415:130] + node _T_2496 = bits(buf_ageQ[0], 3, 3) @[lsu_bus_buffer.scala 415:72] + node _T_2497 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2498 = and(_T_2497, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 415:103] + node _T_2499 = eq(_T_2498, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2500 = and(_T_2496, _T_2499) @[lsu_bus_buffer.scala 415:76] + node _T_2501 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2502 = and(_T_2500, _T_2501) @[lsu_bus_buffer.scala 415:130] + node _T_2503 = cat(_T_2502, _T_2495) @[Cat.scala 29:58] + node _T_2504 = cat(_T_2503, _T_2488) @[Cat.scala 29:58] + node _T_2505 = cat(_T_2504, _T_2481) @[Cat.scala 29:58] + node _T_2506 = bits(buf_ageQ[1], 0, 0) @[lsu_bus_buffer.scala 415:72] + node _T_2507 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2508 = and(_T_2507, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 415:103] + node _T_2509 = eq(_T_2508, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2510 = and(_T_2506, _T_2509) @[lsu_bus_buffer.scala 415:76] + node _T_2511 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2512 = and(_T_2510, _T_2511) @[lsu_bus_buffer.scala 415:130] + node _T_2513 = bits(buf_ageQ[1], 1, 1) @[lsu_bus_buffer.scala 415:72] + node _T_2514 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2515 = and(_T_2514, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 415:103] + node _T_2516 = eq(_T_2515, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2517 = and(_T_2513, _T_2516) @[lsu_bus_buffer.scala 415:76] + node _T_2518 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2519 = and(_T_2517, _T_2518) @[lsu_bus_buffer.scala 415:130] + node _T_2520 = bits(buf_ageQ[1], 2, 2) @[lsu_bus_buffer.scala 415:72] + node _T_2521 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2522 = and(_T_2521, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 415:103] + node _T_2523 = eq(_T_2522, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2524 = and(_T_2520, _T_2523) @[lsu_bus_buffer.scala 415:76] + node _T_2525 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2526 = and(_T_2524, _T_2525) @[lsu_bus_buffer.scala 415:130] + node _T_2527 = bits(buf_ageQ[1], 3, 3) @[lsu_bus_buffer.scala 415:72] + node _T_2528 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2529 = and(_T_2528, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 415:103] + node _T_2530 = eq(_T_2529, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2531 = and(_T_2527, _T_2530) @[lsu_bus_buffer.scala 415:76] + node _T_2532 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2533 = and(_T_2531, _T_2532) @[lsu_bus_buffer.scala 415:130] + node _T_2534 = cat(_T_2533, _T_2526) @[Cat.scala 29:58] + node _T_2535 = cat(_T_2534, _T_2519) @[Cat.scala 29:58] + node _T_2536 = cat(_T_2535, _T_2512) @[Cat.scala 29:58] + node _T_2537 = bits(buf_ageQ[2], 0, 0) @[lsu_bus_buffer.scala 415:72] + node _T_2538 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2539 = and(_T_2538, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 415:103] + node _T_2540 = eq(_T_2539, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2541 = and(_T_2537, _T_2540) @[lsu_bus_buffer.scala 415:76] + node _T_2542 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2543 = and(_T_2541, _T_2542) @[lsu_bus_buffer.scala 415:130] + node _T_2544 = bits(buf_ageQ[2], 1, 1) @[lsu_bus_buffer.scala 415:72] + node _T_2545 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2546 = and(_T_2545, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 415:103] + node _T_2547 = eq(_T_2546, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2548 = and(_T_2544, _T_2547) @[lsu_bus_buffer.scala 415:76] + node _T_2549 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2550 = and(_T_2548, _T_2549) @[lsu_bus_buffer.scala 415:130] + node _T_2551 = bits(buf_ageQ[2], 2, 2) @[lsu_bus_buffer.scala 415:72] + node _T_2552 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2553 = and(_T_2552, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 415:103] + node _T_2554 = eq(_T_2553, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2555 = and(_T_2551, _T_2554) @[lsu_bus_buffer.scala 415:76] + node _T_2556 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2557 = and(_T_2555, _T_2556) @[lsu_bus_buffer.scala 415:130] + node _T_2558 = bits(buf_ageQ[2], 3, 3) @[lsu_bus_buffer.scala 415:72] + node _T_2559 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2560 = and(_T_2559, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 415:103] + node _T_2561 = eq(_T_2560, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2562 = and(_T_2558, _T_2561) @[lsu_bus_buffer.scala 415:76] + node _T_2563 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2564 = and(_T_2562, _T_2563) @[lsu_bus_buffer.scala 415:130] + node _T_2565 = cat(_T_2564, _T_2557) @[Cat.scala 29:58] + node _T_2566 = cat(_T_2565, _T_2550) @[Cat.scala 29:58] + node _T_2567 = cat(_T_2566, _T_2543) @[Cat.scala 29:58] + node _T_2568 = bits(buf_ageQ[3], 0, 0) @[lsu_bus_buffer.scala 415:72] + node _T_2569 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2570 = and(_T_2569, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 415:103] + node _T_2571 = eq(_T_2570, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2572 = and(_T_2568, _T_2571) @[lsu_bus_buffer.scala 415:76] + node _T_2573 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2574 = and(_T_2572, _T_2573) @[lsu_bus_buffer.scala 415:130] + node _T_2575 = bits(buf_ageQ[3], 1, 1) @[lsu_bus_buffer.scala 415:72] + node _T_2576 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2577 = and(_T_2576, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 415:103] + node _T_2578 = eq(_T_2577, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2579 = and(_T_2575, _T_2578) @[lsu_bus_buffer.scala 415:76] + node _T_2580 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2581 = and(_T_2579, _T_2580) @[lsu_bus_buffer.scala 415:130] + node _T_2582 = bits(buf_ageQ[3], 2, 2) @[lsu_bus_buffer.scala 415:72] + node _T_2583 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2584 = and(_T_2583, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 415:103] + node _T_2585 = eq(_T_2584, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2586 = and(_T_2582, _T_2585) @[lsu_bus_buffer.scala 415:76] + node _T_2587 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2588 = and(_T_2586, _T_2587) @[lsu_bus_buffer.scala 415:130] + node _T_2589 = bits(buf_ageQ[3], 3, 3) @[lsu_bus_buffer.scala 415:72] + node _T_2590 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 415:93] + node _T_2591 = and(_T_2590, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 415:103] + node _T_2592 = eq(_T_2591, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:78] + node _T_2593 = and(_T_2589, _T_2592) @[lsu_bus_buffer.scala 415:76] + node _T_2594 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 415:132] + node _T_2595 = and(_T_2593, _T_2594) @[lsu_bus_buffer.scala 415:130] + node _T_2596 = cat(_T_2595, _T_2588) @[Cat.scala 29:58] + node _T_2597 = cat(_T_2596, _T_2581) @[Cat.scala 29:58] + node _T_2598 = cat(_T_2597, _T_2574) @[Cat.scala 29:58] + buf_age[0] <= _T_2505 @[lsu_bus_buffer.scala 415:11] + buf_age[1] <= _T_2536 @[lsu_bus_buffer.scala 415:11] + buf_age[2] <= _T_2567 @[lsu_bus_buffer.scala 415:11] + buf_age[3] <= _T_2598 @[lsu_bus_buffer.scala 415:11] + node _T_2599 = eq(UInt<1>("h00"), UInt<1>("h00")) @[lsu_bus_buffer.scala 416:76] + node _T_2600 = bits(buf_age[0], 0, 0) @[lsu_bus_buffer.scala 416:100] + node _T_2601 = eq(_T_2600, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2602 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2603 = and(_T_2601, _T_2602) @[lsu_bus_buffer.scala 416:104] + node _T_2604 = mux(_T_2599, UInt<1>("h00"), _T_2603) @[lsu_bus_buffer.scala 416:72] + node _T_2605 = eq(UInt<1>("h00"), UInt<1>("h01")) @[lsu_bus_buffer.scala 416:76] + node _T_2606 = bits(buf_age[0], 1, 1) @[lsu_bus_buffer.scala 416:100] + node _T_2607 = eq(_T_2606, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2608 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2609 = and(_T_2607, _T_2608) @[lsu_bus_buffer.scala 416:104] + node _T_2610 = mux(_T_2605, UInt<1>("h00"), _T_2609) @[lsu_bus_buffer.scala 416:72] + node _T_2611 = eq(UInt<1>("h00"), UInt<2>("h02")) @[lsu_bus_buffer.scala 416:76] + node _T_2612 = bits(buf_age[0], 2, 2) @[lsu_bus_buffer.scala 416:100] + node _T_2613 = eq(_T_2612, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2614 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2615 = and(_T_2613, _T_2614) @[lsu_bus_buffer.scala 416:104] + node _T_2616 = mux(_T_2611, UInt<1>("h00"), _T_2615) @[lsu_bus_buffer.scala 416:72] + node _T_2617 = eq(UInt<1>("h00"), UInt<2>("h03")) @[lsu_bus_buffer.scala 416:76] + node _T_2618 = bits(buf_age[0], 3, 3) @[lsu_bus_buffer.scala 416:100] + node _T_2619 = eq(_T_2618, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2620 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2621 = and(_T_2619, _T_2620) @[lsu_bus_buffer.scala 416:104] + node _T_2622 = mux(_T_2617, UInt<1>("h00"), _T_2621) @[lsu_bus_buffer.scala 416:72] + node _T_2623 = cat(_T_2622, _T_2616) @[Cat.scala 29:58] + node _T_2624 = cat(_T_2623, _T_2610) @[Cat.scala 29:58] + node _T_2625 = cat(_T_2624, _T_2604) @[Cat.scala 29:58] + node _T_2626 = eq(UInt<1>("h01"), UInt<1>("h00")) @[lsu_bus_buffer.scala 416:76] + node _T_2627 = bits(buf_age[1], 0, 0) @[lsu_bus_buffer.scala 416:100] + node _T_2628 = eq(_T_2627, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2629 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2630 = and(_T_2628, _T_2629) @[lsu_bus_buffer.scala 416:104] + node _T_2631 = mux(_T_2626, UInt<1>("h00"), _T_2630) @[lsu_bus_buffer.scala 416:72] + node _T_2632 = eq(UInt<1>("h01"), UInt<1>("h01")) @[lsu_bus_buffer.scala 416:76] + node _T_2633 = bits(buf_age[1], 1, 1) @[lsu_bus_buffer.scala 416:100] + node _T_2634 = eq(_T_2633, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2635 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2636 = and(_T_2634, _T_2635) @[lsu_bus_buffer.scala 416:104] + node _T_2637 = mux(_T_2632, UInt<1>("h00"), _T_2636) @[lsu_bus_buffer.scala 416:72] + node _T_2638 = eq(UInt<1>("h01"), UInt<2>("h02")) @[lsu_bus_buffer.scala 416:76] + node _T_2639 = bits(buf_age[1], 2, 2) @[lsu_bus_buffer.scala 416:100] + node _T_2640 = eq(_T_2639, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2641 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2642 = and(_T_2640, _T_2641) @[lsu_bus_buffer.scala 416:104] + node _T_2643 = mux(_T_2638, UInt<1>("h00"), _T_2642) @[lsu_bus_buffer.scala 416:72] + node _T_2644 = eq(UInt<1>("h01"), UInt<2>("h03")) @[lsu_bus_buffer.scala 416:76] + node _T_2645 = bits(buf_age[1], 3, 3) @[lsu_bus_buffer.scala 416:100] + node _T_2646 = eq(_T_2645, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2647 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2648 = and(_T_2646, _T_2647) @[lsu_bus_buffer.scala 416:104] + node _T_2649 = mux(_T_2644, UInt<1>("h00"), _T_2648) @[lsu_bus_buffer.scala 416:72] + node _T_2650 = cat(_T_2649, _T_2643) @[Cat.scala 29:58] + node _T_2651 = cat(_T_2650, _T_2637) @[Cat.scala 29:58] + node _T_2652 = cat(_T_2651, _T_2631) @[Cat.scala 29:58] + node _T_2653 = eq(UInt<2>("h02"), UInt<1>("h00")) @[lsu_bus_buffer.scala 416:76] + node _T_2654 = bits(buf_age[2], 0, 0) @[lsu_bus_buffer.scala 416:100] + node _T_2655 = eq(_T_2654, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2656 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2657 = and(_T_2655, _T_2656) @[lsu_bus_buffer.scala 416:104] + node _T_2658 = mux(_T_2653, UInt<1>("h00"), _T_2657) @[lsu_bus_buffer.scala 416:72] + node _T_2659 = eq(UInt<2>("h02"), UInt<1>("h01")) @[lsu_bus_buffer.scala 416:76] + node _T_2660 = bits(buf_age[2], 1, 1) @[lsu_bus_buffer.scala 416:100] + node _T_2661 = eq(_T_2660, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2662 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2663 = and(_T_2661, _T_2662) @[lsu_bus_buffer.scala 416:104] + node _T_2664 = mux(_T_2659, UInt<1>("h00"), _T_2663) @[lsu_bus_buffer.scala 416:72] + node _T_2665 = eq(UInt<2>("h02"), UInt<2>("h02")) @[lsu_bus_buffer.scala 416:76] + node _T_2666 = bits(buf_age[2], 2, 2) @[lsu_bus_buffer.scala 416:100] + node _T_2667 = eq(_T_2666, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2668 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2669 = and(_T_2667, _T_2668) @[lsu_bus_buffer.scala 416:104] + node _T_2670 = mux(_T_2665, UInt<1>("h00"), _T_2669) @[lsu_bus_buffer.scala 416:72] + node _T_2671 = eq(UInt<2>("h02"), UInt<2>("h03")) @[lsu_bus_buffer.scala 416:76] + node _T_2672 = bits(buf_age[2], 3, 3) @[lsu_bus_buffer.scala 416:100] + node _T_2673 = eq(_T_2672, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2674 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2675 = and(_T_2673, _T_2674) @[lsu_bus_buffer.scala 416:104] + node _T_2676 = mux(_T_2671, UInt<1>("h00"), _T_2675) @[lsu_bus_buffer.scala 416:72] + node _T_2677 = cat(_T_2676, _T_2670) @[Cat.scala 29:58] + node _T_2678 = cat(_T_2677, _T_2664) @[Cat.scala 29:58] + node _T_2679 = cat(_T_2678, _T_2658) @[Cat.scala 29:58] + node _T_2680 = eq(UInt<2>("h03"), UInt<1>("h00")) @[lsu_bus_buffer.scala 416:76] + node _T_2681 = bits(buf_age[3], 0, 0) @[lsu_bus_buffer.scala 416:100] + node _T_2682 = eq(_T_2681, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2683 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2684 = and(_T_2682, _T_2683) @[lsu_bus_buffer.scala 416:104] + node _T_2685 = mux(_T_2680, UInt<1>("h00"), _T_2684) @[lsu_bus_buffer.scala 416:72] + node _T_2686 = eq(UInt<2>("h03"), UInt<1>("h01")) @[lsu_bus_buffer.scala 416:76] + node _T_2687 = bits(buf_age[3], 1, 1) @[lsu_bus_buffer.scala 416:100] + node _T_2688 = eq(_T_2687, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2689 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2690 = and(_T_2688, _T_2689) @[lsu_bus_buffer.scala 416:104] + node _T_2691 = mux(_T_2686, UInt<1>("h00"), _T_2690) @[lsu_bus_buffer.scala 416:72] + node _T_2692 = eq(UInt<2>("h03"), UInt<2>("h02")) @[lsu_bus_buffer.scala 416:76] + node _T_2693 = bits(buf_age[3], 2, 2) @[lsu_bus_buffer.scala 416:100] + node _T_2694 = eq(_T_2693, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2695 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2696 = and(_T_2694, _T_2695) @[lsu_bus_buffer.scala 416:104] + node _T_2697 = mux(_T_2692, UInt<1>("h00"), _T_2696) @[lsu_bus_buffer.scala 416:72] + node _T_2698 = eq(UInt<2>("h03"), UInt<2>("h03")) @[lsu_bus_buffer.scala 416:76] + node _T_2699 = bits(buf_age[3], 3, 3) @[lsu_bus_buffer.scala 416:100] + node _T_2700 = eq(_T_2699, UInt<1>("h00")) @[lsu_bus_buffer.scala 416:89] + node _T_2701 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 416:119] + node _T_2702 = and(_T_2700, _T_2701) @[lsu_bus_buffer.scala 416:104] + node _T_2703 = mux(_T_2698, UInt<1>("h00"), _T_2702) @[lsu_bus_buffer.scala 416:72] + node _T_2704 = cat(_T_2703, _T_2697) @[Cat.scala 29:58] + node _T_2705 = cat(_T_2704, _T_2691) @[Cat.scala 29:58] + node _T_2706 = cat(_T_2705, _T_2685) @[Cat.scala 29:58] + buf_age_younger[0] <= _T_2625 @[lsu_bus_buffer.scala 416:19] + buf_age_younger[1] <= _T_2652 @[lsu_bus_buffer.scala 416:19] + buf_age_younger[2] <= _T_2679 @[lsu_bus_buffer.scala 416:19] + buf_age_younger[3] <= _T_2706 @[lsu_bus_buffer.scala 416:19] + node _T_2707 = bits(buf_rspageQ[0], 0, 0) @[lsu_bus_buffer.scala 417:83] + node _T_2708 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2709 = and(_T_2707, _T_2708) @[lsu_bus_buffer.scala 417:87] + node _T_2710 = bits(buf_rspageQ[0], 1, 1) @[lsu_bus_buffer.scala 417:83] + node _T_2711 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2712 = and(_T_2710, _T_2711) @[lsu_bus_buffer.scala 417:87] + node _T_2713 = bits(buf_rspageQ[0], 2, 2) @[lsu_bus_buffer.scala 417:83] + node _T_2714 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2715 = and(_T_2713, _T_2714) @[lsu_bus_buffer.scala 417:87] + node _T_2716 = bits(buf_rspageQ[0], 3, 3) @[lsu_bus_buffer.scala 417:83] + node _T_2717 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2718 = and(_T_2716, _T_2717) @[lsu_bus_buffer.scala 417:87] + node _T_2719 = cat(_T_2718, _T_2715) @[Cat.scala 29:58] + node _T_2720 = cat(_T_2719, _T_2712) @[Cat.scala 29:58] + node _T_2721 = cat(_T_2720, _T_2709) @[Cat.scala 29:58] + node _T_2722 = bits(buf_rspageQ[1], 0, 0) @[lsu_bus_buffer.scala 417:83] + node _T_2723 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2724 = and(_T_2722, _T_2723) @[lsu_bus_buffer.scala 417:87] + node _T_2725 = bits(buf_rspageQ[1], 1, 1) @[lsu_bus_buffer.scala 417:83] + node _T_2726 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2727 = and(_T_2725, _T_2726) @[lsu_bus_buffer.scala 417:87] + node _T_2728 = bits(buf_rspageQ[1], 2, 2) @[lsu_bus_buffer.scala 417:83] + node _T_2729 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2730 = and(_T_2728, _T_2729) @[lsu_bus_buffer.scala 417:87] + node _T_2731 = bits(buf_rspageQ[1], 3, 3) @[lsu_bus_buffer.scala 417:83] + node _T_2732 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2733 = and(_T_2731, _T_2732) @[lsu_bus_buffer.scala 417:87] + node _T_2734 = cat(_T_2733, _T_2730) @[Cat.scala 29:58] + node _T_2735 = cat(_T_2734, _T_2727) @[Cat.scala 29:58] + node _T_2736 = cat(_T_2735, _T_2724) @[Cat.scala 29:58] + node _T_2737 = bits(buf_rspageQ[2], 0, 0) @[lsu_bus_buffer.scala 417:83] + node _T_2738 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2739 = and(_T_2737, _T_2738) @[lsu_bus_buffer.scala 417:87] + node _T_2740 = bits(buf_rspageQ[2], 1, 1) @[lsu_bus_buffer.scala 417:83] + node _T_2741 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2742 = and(_T_2740, _T_2741) @[lsu_bus_buffer.scala 417:87] + node _T_2743 = bits(buf_rspageQ[2], 2, 2) @[lsu_bus_buffer.scala 417:83] + node _T_2744 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2745 = and(_T_2743, _T_2744) @[lsu_bus_buffer.scala 417:87] + node _T_2746 = bits(buf_rspageQ[2], 3, 3) @[lsu_bus_buffer.scala 417:83] + node _T_2747 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2748 = and(_T_2746, _T_2747) @[lsu_bus_buffer.scala 417:87] + node _T_2749 = cat(_T_2748, _T_2745) @[Cat.scala 29:58] + node _T_2750 = cat(_T_2749, _T_2742) @[Cat.scala 29:58] + node _T_2751 = cat(_T_2750, _T_2739) @[Cat.scala 29:58] + node _T_2752 = bits(buf_rspageQ[3], 0, 0) @[lsu_bus_buffer.scala 417:83] + node _T_2753 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2754 = and(_T_2752, _T_2753) @[lsu_bus_buffer.scala 417:87] + node _T_2755 = bits(buf_rspageQ[3], 1, 1) @[lsu_bus_buffer.scala 417:83] + node _T_2756 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2757 = and(_T_2755, _T_2756) @[lsu_bus_buffer.scala 417:87] + node _T_2758 = bits(buf_rspageQ[3], 2, 2) @[lsu_bus_buffer.scala 417:83] + node _T_2759 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2760 = and(_T_2758, _T_2759) @[lsu_bus_buffer.scala 417:87] + node _T_2761 = bits(buf_rspageQ[3], 3, 3) @[lsu_bus_buffer.scala 417:83] + node _T_2762 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 417:102] + node _T_2763 = and(_T_2761, _T_2762) @[lsu_bus_buffer.scala 417:87] + node _T_2764 = cat(_T_2763, _T_2760) @[Cat.scala 29:58] + node _T_2765 = cat(_T_2764, _T_2757) @[Cat.scala 29:58] + node _T_2766 = cat(_T_2765, _T_2754) @[Cat.scala 29:58] + buf_rsp_pickage[0] <= _T_2721 @[lsu_bus_buffer.scala 417:19] + buf_rsp_pickage[1] <= _T_2736 @[lsu_bus_buffer.scala 417:19] + buf_rsp_pickage[2] <= _T_2751 @[lsu_bus_buffer.scala 417:19] + buf_rsp_pickage[3] <= _T_2766 @[lsu_bus_buffer.scala 417:19] + node _T_2767 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2768 = and(_T_2767, buf_state_en[0]) @[lsu_bus_buffer.scala 419:93] + node _T_2769 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2770 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2771 = or(_T_2769, _T_2770) @[lsu_bus_buffer.scala 420:32] + node _T_2772 = eq(_T_2771, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2773 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2774 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2775 = and(_T_2773, _T_2774) @[lsu_bus_buffer.scala 421:41] + node _T_2776 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2777 = and(_T_2775, _T_2776) @[lsu_bus_buffer.scala 421:71] + node _T_2778 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:101] + node _T_2779 = and(_T_2777, _T_2778) @[lsu_bus_buffer.scala 421:90] + node _T_2780 = or(_T_2772, _T_2779) @[lsu_bus_buffer.scala 420:59] + node _T_2781 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2782 = and(_T_2781, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2783 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:63] + node _T_2784 = and(_T_2782, _T_2783) @[lsu_bus_buffer.scala 422:52] + node _T_2785 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:82] + node _T_2786 = and(_T_2784, _T_2785) @[lsu_bus_buffer.scala 422:71] + node _T_2787 = or(_T_2780, _T_2786) @[lsu_bus_buffer.scala 421:110] + node _T_2788 = and(_T_2768, _T_2787) @[lsu_bus_buffer.scala 419:112] + node _T_2789 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2790 = and(_T_2789, buf_state_en[0]) @[lsu_bus_buffer.scala 419:93] + node _T_2791 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2792 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2793 = or(_T_2791, _T_2792) @[lsu_bus_buffer.scala 420:32] + node _T_2794 = eq(_T_2793, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2795 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2796 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2797 = and(_T_2795, _T_2796) @[lsu_bus_buffer.scala 421:41] + node _T_2798 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2799 = and(_T_2797, _T_2798) @[lsu_bus_buffer.scala 421:71] + node _T_2800 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:101] + node _T_2801 = and(_T_2799, _T_2800) @[lsu_bus_buffer.scala 421:90] + node _T_2802 = or(_T_2794, _T_2801) @[lsu_bus_buffer.scala 420:59] + node _T_2803 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2804 = and(_T_2803, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2805 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:63] + node _T_2806 = and(_T_2804, _T_2805) @[lsu_bus_buffer.scala 422:52] + node _T_2807 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 422:82] + node _T_2808 = and(_T_2806, _T_2807) @[lsu_bus_buffer.scala 422:71] + node _T_2809 = or(_T_2802, _T_2808) @[lsu_bus_buffer.scala 421:110] + node _T_2810 = and(_T_2790, _T_2809) @[lsu_bus_buffer.scala 419:112] + node _T_2811 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2812 = and(_T_2811, buf_state_en[0]) @[lsu_bus_buffer.scala 419:93] + node _T_2813 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2814 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2815 = or(_T_2813, _T_2814) @[lsu_bus_buffer.scala 420:32] + node _T_2816 = eq(_T_2815, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2817 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2818 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2819 = and(_T_2817, _T_2818) @[lsu_bus_buffer.scala 421:41] + node _T_2820 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2821 = and(_T_2819, _T_2820) @[lsu_bus_buffer.scala 421:71] + node _T_2822 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:101] + node _T_2823 = and(_T_2821, _T_2822) @[lsu_bus_buffer.scala 421:90] + node _T_2824 = or(_T_2816, _T_2823) @[lsu_bus_buffer.scala 420:59] + node _T_2825 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2826 = and(_T_2825, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2827 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:63] + node _T_2828 = and(_T_2826, _T_2827) @[lsu_bus_buffer.scala 422:52] + node _T_2829 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 422:82] + node _T_2830 = and(_T_2828, _T_2829) @[lsu_bus_buffer.scala 422:71] + node _T_2831 = or(_T_2824, _T_2830) @[lsu_bus_buffer.scala 421:110] + node _T_2832 = and(_T_2812, _T_2831) @[lsu_bus_buffer.scala 419:112] + node _T_2833 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2834 = and(_T_2833, buf_state_en[0]) @[lsu_bus_buffer.scala 419:93] + node _T_2835 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2836 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2837 = or(_T_2835, _T_2836) @[lsu_bus_buffer.scala 420:32] + node _T_2838 = eq(_T_2837, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2839 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2840 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2841 = and(_T_2839, _T_2840) @[lsu_bus_buffer.scala 421:41] + node _T_2842 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2843 = and(_T_2841, _T_2842) @[lsu_bus_buffer.scala 421:71] + node _T_2844 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:101] + node _T_2845 = and(_T_2843, _T_2844) @[lsu_bus_buffer.scala 421:90] + node _T_2846 = or(_T_2838, _T_2845) @[lsu_bus_buffer.scala 420:59] + node _T_2847 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2848 = and(_T_2847, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2849 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:63] + node _T_2850 = and(_T_2848, _T_2849) @[lsu_bus_buffer.scala 422:52] + node _T_2851 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 422:82] + node _T_2852 = and(_T_2850, _T_2851) @[lsu_bus_buffer.scala 422:71] + node _T_2853 = or(_T_2846, _T_2852) @[lsu_bus_buffer.scala 421:110] + node _T_2854 = and(_T_2834, _T_2853) @[lsu_bus_buffer.scala 419:112] + node _T_2855 = cat(_T_2854, _T_2832) @[Cat.scala 29:58] + node _T_2856 = cat(_T_2855, _T_2810) @[Cat.scala 29:58] + node _T_2857 = cat(_T_2856, _T_2788) @[Cat.scala 29:58] + node _T_2858 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2859 = and(_T_2858, buf_state_en[1]) @[lsu_bus_buffer.scala 419:93] + node _T_2860 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2861 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2862 = or(_T_2860, _T_2861) @[lsu_bus_buffer.scala 420:32] + node _T_2863 = eq(_T_2862, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2864 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2865 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2866 = and(_T_2864, _T_2865) @[lsu_bus_buffer.scala 421:41] + node _T_2867 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:82] + node _T_2868 = and(_T_2866, _T_2867) @[lsu_bus_buffer.scala 421:71] + node _T_2869 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:101] + node _T_2870 = and(_T_2868, _T_2869) @[lsu_bus_buffer.scala 421:90] + node _T_2871 = or(_T_2863, _T_2870) @[lsu_bus_buffer.scala 420:59] + node _T_2872 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2873 = and(_T_2872, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2874 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 422:63] + node _T_2875 = and(_T_2873, _T_2874) @[lsu_bus_buffer.scala 422:52] + node _T_2876 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:82] + node _T_2877 = and(_T_2875, _T_2876) @[lsu_bus_buffer.scala 422:71] + node _T_2878 = or(_T_2871, _T_2877) @[lsu_bus_buffer.scala 421:110] + node _T_2879 = and(_T_2859, _T_2878) @[lsu_bus_buffer.scala 419:112] + node _T_2880 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2881 = and(_T_2880, buf_state_en[1]) @[lsu_bus_buffer.scala 419:93] + node _T_2882 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2883 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2884 = or(_T_2882, _T_2883) @[lsu_bus_buffer.scala 420:32] + node _T_2885 = eq(_T_2884, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2886 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2887 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2888 = and(_T_2886, _T_2887) @[lsu_bus_buffer.scala 421:41] + node _T_2889 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:82] + node _T_2890 = and(_T_2888, _T_2889) @[lsu_bus_buffer.scala 421:71] + node _T_2891 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:101] + node _T_2892 = and(_T_2890, _T_2891) @[lsu_bus_buffer.scala 421:90] + node _T_2893 = or(_T_2885, _T_2892) @[lsu_bus_buffer.scala 420:59] + node _T_2894 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2895 = and(_T_2894, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2896 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 422:63] + node _T_2897 = and(_T_2895, _T_2896) @[lsu_bus_buffer.scala 422:52] + node _T_2898 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 422:82] + node _T_2899 = and(_T_2897, _T_2898) @[lsu_bus_buffer.scala 422:71] + node _T_2900 = or(_T_2893, _T_2899) @[lsu_bus_buffer.scala 421:110] + node _T_2901 = and(_T_2881, _T_2900) @[lsu_bus_buffer.scala 419:112] + node _T_2902 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2903 = and(_T_2902, buf_state_en[1]) @[lsu_bus_buffer.scala 419:93] + node _T_2904 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2905 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2906 = or(_T_2904, _T_2905) @[lsu_bus_buffer.scala 420:32] + node _T_2907 = eq(_T_2906, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2908 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2909 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2910 = and(_T_2908, _T_2909) @[lsu_bus_buffer.scala 421:41] + node _T_2911 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:82] + node _T_2912 = and(_T_2910, _T_2911) @[lsu_bus_buffer.scala 421:71] + node _T_2913 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:101] + node _T_2914 = and(_T_2912, _T_2913) @[lsu_bus_buffer.scala 421:90] + node _T_2915 = or(_T_2907, _T_2914) @[lsu_bus_buffer.scala 420:59] + node _T_2916 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2917 = and(_T_2916, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2918 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 422:63] + node _T_2919 = and(_T_2917, _T_2918) @[lsu_bus_buffer.scala 422:52] + node _T_2920 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 422:82] + node _T_2921 = and(_T_2919, _T_2920) @[lsu_bus_buffer.scala 422:71] + node _T_2922 = or(_T_2915, _T_2921) @[lsu_bus_buffer.scala 421:110] + node _T_2923 = and(_T_2903, _T_2922) @[lsu_bus_buffer.scala 419:112] + node _T_2924 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2925 = and(_T_2924, buf_state_en[1]) @[lsu_bus_buffer.scala 419:93] + node _T_2926 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2927 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2928 = or(_T_2926, _T_2927) @[lsu_bus_buffer.scala 420:32] + node _T_2929 = eq(_T_2928, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2930 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2931 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2932 = and(_T_2930, _T_2931) @[lsu_bus_buffer.scala 421:41] + node _T_2933 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:82] + node _T_2934 = and(_T_2932, _T_2933) @[lsu_bus_buffer.scala 421:71] + node _T_2935 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:101] + node _T_2936 = and(_T_2934, _T_2935) @[lsu_bus_buffer.scala 421:90] + node _T_2937 = or(_T_2929, _T_2936) @[lsu_bus_buffer.scala 420:59] + node _T_2938 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2939 = and(_T_2938, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2940 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 422:63] + node _T_2941 = and(_T_2939, _T_2940) @[lsu_bus_buffer.scala 422:52] + node _T_2942 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 422:82] + node _T_2943 = and(_T_2941, _T_2942) @[lsu_bus_buffer.scala 422:71] + node _T_2944 = or(_T_2937, _T_2943) @[lsu_bus_buffer.scala 421:110] + node _T_2945 = and(_T_2925, _T_2944) @[lsu_bus_buffer.scala 419:112] + node _T_2946 = cat(_T_2945, _T_2923) @[Cat.scala 29:58] + node _T_2947 = cat(_T_2946, _T_2901) @[Cat.scala 29:58] + node _T_2948 = cat(_T_2947, _T_2879) @[Cat.scala 29:58] + node _T_2949 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2950 = and(_T_2949, buf_state_en[2]) @[lsu_bus_buffer.scala 419:93] + node _T_2951 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2952 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2953 = or(_T_2951, _T_2952) @[lsu_bus_buffer.scala 420:32] + node _T_2954 = eq(_T_2953, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2955 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2956 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2957 = and(_T_2955, _T_2956) @[lsu_bus_buffer.scala 421:41] + node _T_2958 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:82] + node _T_2959 = and(_T_2957, _T_2958) @[lsu_bus_buffer.scala 421:71] + node _T_2960 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:101] + node _T_2961 = and(_T_2959, _T_2960) @[lsu_bus_buffer.scala 421:90] + node _T_2962 = or(_T_2954, _T_2961) @[lsu_bus_buffer.scala 420:59] + node _T_2963 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2964 = and(_T_2963, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2965 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 422:63] + node _T_2966 = and(_T_2964, _T_2965) @[lsu_bus_buffer.scala 422:52] + node _T_2967 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:82] + node _T_2968 = and(_T_2966, _T_2967) @[lsu_bus_buffer.scala 422:71] + node _T_2969 = or(_T_2962, _T_2968) @[lsu_bus_buffer.scala 421:110] + node _T_2970 = and(_T_2950, _T_2969) @[lsu_bus_buffer.scala 419:112] + node _T_2971 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2972 = and(_T_2971, buf_state_en[2]) @[lsu_bus_buffer.scala 419:93] + node _T_2973 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2974 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2975 = or(_T_2973, _T_2974) @[lsu_bus_buffer.scala 420:32] + node _T_2976 = eq(_T_2975, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2977 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_2978 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_2979 = and(_T_2977, _T_2978) @[lsu_bus_buffer.scala 421:41] + node _T_2980 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:82] + node _T_2981 = and(_T_2979, _T_2980) @[lsu_bus_buffer.scala 421:71] + node _T_2982 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:101] + node _T_2983 = and(_T_2981, _T_2982) @[lsu_bus_buffer.scala 421:90] + node _T_2984 = or(_T_2976, _T_2983) @[lsu_bus_buffer.scala 420:59] + node _T_2985 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_2986 = and(_T_2985, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_2987 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 422:63] + node _T_2988 = and(_T_2986, _T_2987) @[lsu_bus_buffer.scala 422:52] + node _T_2989 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 422:82] + node _T_2990 = and(_T_2988, _T_2989) @[lsu_bus_buffer.scala 422:71] + node _T_2991 = or(_T_2984, _T_2990) @[lsu_bus_buffer.scala 421:110] + node _T_2992 = and(_T_2972, _T_2991) @[lsu_bus_buffer.scala 419:112] + node _T_2993 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_2994 = and(_T_2993, buf_state_en[2]) @[lsu_bus_buffer.scala 419:93] + node _T_2995 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_2996 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_2997 = or(_T_2995, _T_2996) @[lsu_bus_buffer.scala 420:32] + node _T_2998 = eq(_T_2997, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_2999 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_3000 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_3001 = and(_T_2999, _T_3000) @[lsu_bus_buffer.scala 421:41] + node _T_3002 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:82] + node _T_3003 = and(_T_3001, _T_3002) @[lsu_bus_buffer.scala 421:71] + node _T_3004 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:101] + node _T_3005 = and(_T_3003, _T_3004) @[lsu_bus_buffer.scala 421:90] + node _T_3006 = or(_T_2998, _T_3005) @[lsu_bus_buffer.scala 420:59] + node _T_3007 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_3008 = and(_T_3007, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_3009 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 422:63] + node _T_3010 = and(_T_3008, _T_3009) @[lsu_bus_buffer.scala 422:52] + node _T_3011 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 422:82] + node _T_3012 = and(_T_3010, _T_3011) @[lsu_bus_buffer.scala 422:71] + node _T_3013 = or(_T_3006, _T_3012) @[lsu_bus_buffer.scala 421:110] + node _T_3014 = and(_T_2994, _T_3013) @[lsu_bus_buffer.scala 419:112] + node _T_3015 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_3016 = and(_T_3015, buf_state_en[2]) @[lsu_bus_buffer.scala 419:93] + node _T_3017 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_3018 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_3019 = or(_T_3017, _T_3018) @[lsu_bus_buffer.scala 420:32] + node _T_3020 = eq(_T_3019, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_3021 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_3022 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_3023 = and(_T_3021, _T_3022) @[lsu_bus_buffer.scala 421:41] + node _T_3024 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:82] + node _T_3025 = and(_T_3023, _T_3024) @[lsu_bus_buffer.scala 421:71] + node _T_3026 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:101] + node _T_3027 = and(_T_3025, _T_3026) @[lsu_bus_buffer.scala 421:90] + node _T_3028 = or(_T_3020, _T_3027) @[lsu_bus_buffer.scala 420:59] + node _T_3029 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_3030 = and(_T_3029, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_3031 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 422:63] + node _T_3032 = and(_T_3030, _T_3031) @[lsu_bus_buffer.scala 422:52] + node _T_3033 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 422:82] + node _T_3034 = and(_T_3032, _T_3033) @[lsu_bus_buffer.scala 422:71] + node _T_3035 = or(_T_3028, _T_3034) @[lsu_bus_buffer.scala 421:110] + node _T_3036 = and(_T_3016, _T_3035) @[lsu_bus_buffer.scala 419:112] + node _T_3037 = cat(_T_3036, _T_3014) @[Cat.scala 29:58] + node _T_3038 = cat(_T_3037, _T_2992) @[Cat.scala 29:58] + node _T_3039 = cat(_T_3038, _T_2970) @[Cat.scala 29:58] + node _T_3040 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_3041 = and(_T_3040, buf_state_en[3]) @[lsu_bus_buffer.scala 419:93] + node _T_3042 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_3043 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_3044 = or(_T_3042, _T_3043) @[lsu_bus_buffer.scala 420:32] + node _T_3045 = eq(_T_3044, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_3046 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_3047 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_3048 = and(_T_3046, _T_3047) @[lsu_bus_buffer.scala 421:41] + node _T_3049 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:82] + node _T_3050 = and(_T_3048, _T_3049) @[lsu_bus_buffer.scala 421:71] + node _T_3051 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 421:101] + node _T_3052 = and(_T_3050, _T_3051) @[lsu_bus_buffer.scala 421:90] + node _T_3053 = or(_T_3045, _T_3052) @[lsu_bus_buffer.scala 420:59] + node _T_3054 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_3055 = and(_T_3054, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_3056 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 422:63] + node _T_3057 = and(_T_3055, _T_3056) @[lsu_bus_buffer.scala 422:52] + node _T_3058 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:82] + node _T_3059 = and(_T_3057, _T_3058) @[lsu_bus_buffer.scala 422:71] + node _T_3060 = or(_T_3053, _T_3059) @[lsu_bus_buffer.scala 421:110] + node _T_3061 = and(_T_3041, _T_3060) @[lsu_bus_buffer.scala 419:112] + node _T_3062 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_3063 = and(_T_3062, buf_state_en[3]) @[lsu_bus_buffer.scala 419:93] + node _T_3064 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_3065 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_3066 = or(_T_3064, _T_3065) @[lsu_bus_buffer.scala 420:32] + node _T_3067 = eq(_T_3066, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_3068 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_3069 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_3070 = and(_T_3068, _T_3069) @[lsu_bus_buffer.scala 421:41] + node _T_3071 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:82] + node _T_3072 = and(_T_3070, _T_3071) @[lsu_bus_buffer.scala 421:71] + node _T_3073 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 421:101] + node _T_3074 = and(_T_3072, _T_3073) @[lsu_bus_buffer.scala 421:90] + node _T_3075 = or(_T_3067, _T_3074) @[lsu_bus_buffer.scala 420:59] + node _T_3076 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_3077 = and(_T_3076, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_3078 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 422:63] + node _T_3079 = and(_T_3077, _T_3078) @[lsu_bus_buffer.scala 422:52] + node _T_3080 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 422:82] + node _T_3081 = and(_T_3079, _T_3080) @[lsu_bus_buffer.scala 422:71] + node _T_3082 = or(_T_3075, _T_3081) @[lsu_bus_buffer.scala 421:110] + node _T_3083 = and(_T_3063, _T_3082) @[lsu_bus_buffer.scala 419:112] + node _T_3084 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_3085 = and(_T_3084, buf_state_en[3]) @[lsu_bus_buffer.scala 419:93] + node _T_3086 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_3087 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_3088 = or(_T_3086, _T_3087) @[lsu_bus_buffer.scala 420:32] + node _T_3089 = eq(_T_3088, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_3090 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_3091 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_3092 = and(_T_3090, _T_3091) @[lsu_bus_buffer.scala 421:41] + node _T_3093 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:82] + node _T_3094 = and(_T_3092, _T_3093) @[lsu_bus_buffer.scala 421:71] + node _T_3095 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 421:101] + node _T_3096 = and(_T_3094, _T_3095) @[lsu_bus_buffer.scala 421:90] + node _T_3097 = or(_T_3089, _T_3096) @[lsu_bus_buffer.scala 420:59] + node _T_3098 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_3099 = and(_T_3098, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_3100 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 422:63] + node _T_3101 = and(_T_3099, _T_3100) @[lsu_bus_buffer.scala 422:52] + node _T_3102 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 422:82] + node _T_3103 = and(_T_3101, _T_3102) @[lsu_bus_buffer.scala 422:71] + node _T_3104 = or(_T_3097, _T_3103) @[lsu_bus_buffer.scala 421:110] + node _T_3105 = and(_T_3085, _T_3104) @[lsu_bus_buffer.scala 419:112] + node _T_3106 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 419:82] + node _T_3107 = and(_T_3106, buf_state_en[3]) @[lsu_bus_buffer.scala 419:93] + node _T_3108 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 420:21] + node _T_3109 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 420:47] + node _T_3110 = or(_T_3108, _T_3109) @[lsu_bus_buffer.scala 420:32] + node _T_3111 = eq(_T_3110, UInt<1>("h00")) @[lsu_bus_buffer.scala 420:6] + node _T_3112 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 421:23] + node _T_3113 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 421:53] + node _T_3114 = and(_T_3112, _T_3113) @[lsu_bus_buffer.scala 421:41] + node _T_3115 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:82] + node _T_3116 = and(_T_3114, _T_3115) @[lsu_bus_buffer.scala 421:71] + node _T_3117 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 421:101] + node _T_3118 = and(_T_3116, _T_3117) @[lsu_bus_buffer.scala 421:90] + node _T_3119 = or(_T_3111, _T_3118) @[lsu_bus_buffer.scala 420:59] + node _T_3120 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 422:17] + node _T_3121 = and(_T_3120, io.ldst_dual_r) @[lsu_bus_buffer.scala 422:35] + node _T_3122 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 422:63] + node _T_3123 = and(_T_3121, _T_3122) @[lsu_bus_buffer.scala 422:52] + node _T_3124 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 422:82] + node _T_3125 = and(_T_3123, _T_3124) @[lsu_bus_buffer.scala 422:71] + node _T_3126 = or(_T_3119, _T_3125) @[lsu_bus_buffer.scala 421:110] + node _T_3127 = and(_T_3107, _T_3126) @[lsu_bus_buffer.scala 419:112] + node _T_3128 = cat(_T_3127, _T_3105) @[Cat.scala 29:58] + node _T_3129 = cat(_T_3128, _T_3083) @[Cat.scala 29:58] + node _T_3130 = cat(_T_3129, _T_3061) @[Cat.scala 29:58] + buf_rspage_set[0] <= _T_2857 @[lsu_bus_buffer.scala 419:18] + buf_rspage_set[1] <= _T_2948 @[lsu_bus_buffer.scala 419:18] + buf_rspage_set[2] <= _T_3039 @[lsu_bus_buffer.scala 419:18] + buf_rspage_set[3] <= _T_3130 @[lsu_bus_buffer.scala 419:18] + node _T_3131 = bits(buf_rspage_set[0], 0, 0) @[lsu_bus_buffer.scala 423:84] + node _T_3132 = bits(buf_rspage[0], 0, 0) @[lsu_bus_buffer.scala 423:103] + node _T_3133 = or(_T_3131, _T_3132) @[lsu_bus_buffer.scala 423:88] + node _T_3134 = bits(buf_rspage_set[0], 1, 1) @[lsu_bus_buffer.scala 423:84] + node _T_3135 = bits(buf_rspage[0], 1, 1) @[lsu_bus_buffer.scala 423:103] + node _T_3136 = or(_T_3134, _T_3135) @[lsu_bus_buffer.scala 423:88] + node _T_3137 = bits(buf_rspage_set[0], 2, 2) @[lsu_bus_buffer.scala 423:84] + node _T_3138 = bits(buf_rspage[0], 2, 2) @[lsu_bus_buffer.scala 423:103] + node _T_3139 = or(_T_3137, _T_3138) @[lsu_bus_buffer.scala 423:88] + node _T_3140 = bits(buf_rspage_set[0], 3, 3) @[lsu_bus_buffer.scala 423:84] + node _T_3141 = bits(buf_rspage[0], 3, 3) @[lsu_bus_buffer.scala 423:103] + node _T_3142 = or(_T_3140, _T_3141) @[lsu_bus_buffer.scala 423:88] + node _T_3143 = cat(_T_3142, _T_3139) @[Cat.scala 29:58] + node _T_3144 = cat(_T_3143, _T_3136) @[Cat.scala 29:58] + node _T_3145 = cat(_T_3144, _T_3133) @[Cat.scala 29:58] + node _T_3146 = bits(buf_rspage_set[1], 0, 0) @[lsu_bus_buffer.scala 423:84] + node _T_3147 = bits(buf_rspage[1], 0, 0) @[lsu_bus_buffer.scala 423:103] + node _T_3148 = or(_T_3146, _T_3147) @[lsu_bus_buffer.scala 423:88] + node _T_3149 = bits(buf_rspage_set[1], 1, 1) @[lsu_bus_buffer.scala 423:84] + node _T_3150 = bits(buf_rspage[1], 1, 1) @[lsu_bus_buffer.scala 423:103] + node _T_3151 = or(_T_3149, _T_3150) @[lsu_bus_buffer.scala 423:88] + node _T_3152 = bits(buf_rspage_set[1], 2, 2) @[lsu_bus_buffer.scala 423:84] + node _T_3153 = bits(buf_rspage[1], 2, 2) @[lsu_bus_buffer.scala 423:103] + node _T_3154 = or(_T_3152, _T_3153) @[lsu_bus_buffer.scala 423:88] + node _T_3155 = bits(buf_rspage_set[1], 3, 3) @[lsu_bus_buffer.scala 423:84] + node _T_3156 = bits(buf_rspage[1], 3, 3) @[lsu_bus_buffer.scala 423:103] + node _T_3157 = or(_T_3155, _T_3156) @[lsu_bus_buffer.scala 423:88] + node _T_3158 = cat(_T_3157, _T_3154) @[Cat.scala 29:58] + node _T_3159 = cat(_T_3158, _T_3151) @[Cat.scala 29:58] + node _T_3160 = cat(_T_3159, _T_3148) @[Cat.scala 29:58] + node _T_3161 = bits(buf_rspage_set[2], 0, 0) @[lsu_bus_buffer.scala 423:84] + node _T_3162 = bits(buf_rspage[2], 0, 0) @[lsu_bus_buffer.scala 423:103] + node _T_3163 = or(_T_3161, _T_3162) @[lsu_bus_buffer.scala 423:88] + node _T_3164 = bits(buf_rspage_set[2], 1, 1) @[lsu_bus_buffer.scala 423:84] + node _T_3165 = bits(buf_rspage[2], 1, 1) @[lsu_bus_buffer.scala 423:103] + node _T_3166 = or(_T_3164, _T_3165) @[lsu_bus_buffer.scala 423:88] + node _T_3167 = bits(buf_rspage_set[2], 2, 2) @[lsu_bus_buffer.scala 423:84] + node _T_3168 = bits(buf_rspage[2], 2, 2) @[lsu_bus_buffer.scala 423:103] + node _T_3169 = or(_T_3167, _T_3168) @[lsu_bus_buffer.scala 423:88] + node _T_3170 = bits(buf_rspage_set[2], 3, 3) @[lsu_bus_buffer.scala 423:84] + node _T_3171 = bits(buf_rspage[2], 3, 3) @[lsu_bus_buffer.scala 423:103] + node _T_3172 = or(_T_3170, _T_3171) @[lsu_bus_buffer.scala 423:88] + node _T_3173 = cat(_T_3172, _T_3169) @[Cat.scala 29:58] + node _T_3174 = cat(_T_3173, _T_3166) @[Cat.scala 29:58] + node _T_3175 = cat(_T_3174, _T_3163) @[Cat.scala 29:58] + node _T_3176 = bits(buf_rspage_set[3], 0, 0) @[lsu_bus_buffer.scala 423:84] + node _T_3177 = bits(buf_rspage[3], 0, 0) @[lsu_bus_buffer.scala 423:103] + node _T_3178 = or(_T_3176, _T_3177) @[lsu_bus_buffer.scala 423:88] + node _T_3179 = bits(buf_rspage_set[3], 1, 1) @[lsu_bus_buffer.scala 423:84] + node _T_3180 = bits(buf_rspage[3], 1, 1) @[lsu_bus_buffer.scala 423:103] + node _T_3181 = or(_T_3179, _T_3180) @[lsu_bus_buffer.scala 423:88] + node _T_3182 = bits(buf_rspage_set[3], 2, 2) @[lsu_bus_buffer.scala 423:84] + node _T_3183 = bits(buf_rspage[3], 2, 2) @[lsu_bus_buffer.scala 423:103] + node _T_3184 = or(_T_3182, _T_3183) @[lsu_bus_buffer.scala 423:88] + node _T_3185 = bits(buf_rspage_set[3], 3, 3) @[lsu_bus_buffer.scala 423:84] + node _T_3186 = bits(buf_rspage[3], 3, 3) @[lsu_bus_buffer.scala 423:103] + node _T_3187 = or(_T_3185, _T_3186) @[lsu_bus_buffer.scala 423:88] + node _T_3188 = cat(_T_3187, _T_3184) @[Cat.scala 29:58] + node _T_3189 = cat(_T_3188, _T_3181) @[Cat.scala 29:58] + node _T_3190 = cat(_T_3189, _T_3178) @[Cat.scala 29:58] + buf_rspage_in[0] <= _T_3145 @[lsu_bus_buffer.scala 423:17] + buf_rspage_in[1] <= _T_3160 @[lsu_bus_buffer.scala 423:17] + buf_rspage_in[2] <= _T_3175 @[lsu_bus_buffer.scala 423:17] + buf_rspage_in[3] <= _T_3190 @[lsu_bus_buffer.scala 423:17] + node _T_3191 = bits(buf_rspageQ[0], 0, 0) @[lsu_bus_buffer.scala 424:78] + node _T_3192 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3193 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3194 = or(_T_3192, _T_3193) @[lsu_bus_buffer.scala 424:110] + node _T_3195 = eq(_T_3194, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3196 = and(_T_3191, _T_3195) @[lsu_bus_buffer.scala 424:82] + node _T_3197 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3198 = and(_T_3196, _T_3197) @[lsu_bus_buffer.scala 424:136] + node _T_3199 = bits(buf_rspageQ[0], 1, 1) @[lsu_bus_buffer.scala 424:78] + node _T_3200 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3201 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3202 = or(_T_3200, _T_3201) @[lsu_bus_buffer.scala 424:110] + node _T_3203 = eq(_T_3202, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3204 = and(_T_3199, _T_3203) @[lsu_bus_buffer.scala 424:82] + node _T_3205 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3206 = and(_T_3204, _T_3205) @[lsu_bus_buffer.scala 424:136] + node _T_3207 = bits(buf_rspageQ[0], 2, 2) @[lsu_bus_buffer.scala 424:78] + node _T_3208 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3209 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3210 = or(_T_3208, _T_3209) @[lsu_bus_buffer.scala 424:110] + node _T_3211 = eq(_T_3210, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3212 = and(_T_3207, _T_3211) @[lsu_bus_buffer.scala 424:82] + node _T_3213 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3214 = and(_T_3212, _T_3213) @[lsu_bus_buffer.scala 424:136] + node _T_3215 = bits(buf_rspageQ[0], 3, 3) @[lsu_bus_buffer.scala 424:78] + node _T_3216 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3217 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3218 = or(_T_3216, _T_3217) @[lsu_bus_buffer.scala 424:110] + node _T_3219 = eq(_T_3218, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3220 = and(_T_3215, _T_3219) @[lsu_bus_buffer.scala 424:82] + node _T_3221 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3222 = and(_T_3220, _T_3221) @[lsu_bus_buffer.scala 424:136] + node _T_3223 = cat(_T_3222, _T_3214) @[Cat.scala 29:58] + node _T_3224 = cat(_T_3223, _T_3206) @[Cat.scala 29:58] + node _T_3225 = cat(_T_3224, _T_3198) @[Cat.scala 29:58] + node _T_3226 = bits(buf_rspageQ[1], 0, 0) @[lsu_bus_buffer.scala 424:78] + node _T_3227 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3228 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3229 = or(_T_3227, _T_3228) @[lsu_bus_buffer.scala 424:110] + node _T_3230 = eq(_T_3229, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3231 = and(_T_3226, _T_3230) @[lsu_bus_buffer.scala 424:82] + node _T_3232 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3233 = and(_T_3231, _T_3232) @[lsu_bus_buffer.scala 424:136] + node _T_3234 = bits(buf_rspageQ[1], 1, 1) @[lsu_bus_buffer.scala 424:78] + node _T_3235 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3236 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3237 = or(_T_3235, _T_3236) @[lsu_bus_buffer.scala 424:110] + node _T_3238 = eq(_T_3237, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3239 = and(_T_3234, _T_3238) @[lsu_bus_buffer.scala 424:82] + node _T_3240 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3241 = and(_T_3239, _T_3240) @[lsu_bus_buffer.scala 424:136] + node _T_3242 = bits(buf_rspageQ[1], 2, 2) @[lsu_bus_buffer.scala 424:78] + node _T_3243 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3244 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3245 = or(_T_3243, _T_3244) @[lsu_bus_buffer.scala 424:110] + node _T_3246 = eq(_T_3245, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3247 = and(_T_3242, _T_3246) @[lsu_bus_buffer.scala 424:82] + node _T_3248 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3249 = and(_T_3247, _T_3248) @[lsu_bus_buffer.scala 424:136] + node _T_3250 = bits(buf_rspageQ[1], 3, 3) @[lsu_bus_buffer.scala 424:78] + node _T_3251 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3252 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3253 = or(_T_3251, _T_3252) @[lsu_bus_buffer.scala 424:110] + node _T_3254 = eq(_T_3253, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3255 = and(_T_3250, _T_3254) @[lsu_bus_buffer.scala 424:82] + node _T_3256 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3257 = and(_T_3255, _T_3256) @[lsu_bus_buffer.scala 424:136] + node _T_3258 = cat(_T_3257, _T_3249) @[Cat.scala 29:58] + node _T_3259 = cat(_T_3258, _T_3241) @[Cat.scala 29:58] + node _T_3260 = cat(_T_3259, _T_3233) @[Cat.scala 29:58] + node _T_3261 = bits(buf_rspageQ[2], 0, 0) @[lsu_bus_buffer.scala 424:78] + node _T_3262 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3263 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3264 = or(_T_3262, _T_3263) @[lsu_bus_buffer.scala 424:110] + node _T_3265 = eq(_T_3264, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3266 = and(_T_3261, _T_3265) @[lsu_bus_buffer.scala 424:82] + node _T_3267 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3268 = and(_T_3266, _T_3267) @[lsu_bus_buffer.scala 424:136] + node _T_3269 = bits(buf_rspageQ[2], 1, 1) @[lsu_bus_buffer.scala 424:78] + node _T_3270 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3271 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3272 = or(_T_3270, _T_3271) @[lsu_bus_buffer.scala 424:110] + node _T_3273 = eq(_T_3272, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3274 = and(_T_3269, _T_3273) @[lsu_bus_buffer.scala 424:82] + node _T_3275 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3276 = and(_T_3274, _T_3275) @[lsu_bus_buffer.scala 424:136] + node _T_3277 = bits(buf_rspageQ[2], 2, 2) @[lsu_bus_buffer.scala 424:78] + node _T_3278 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3279 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3280 = or(_T_3278, _T_3279) @[lsu_bus_buffer.scala 424:110] + node _T_3281 = eq(_T_3280, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3282 = and(_T_3277, _T_3281) @[lsu_bus_buffer.scala 424:82] + node _T_3283 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3284 = and(_T_3282, _T_3283) @[lsu_bus_buffer.scala 424:136] + node _T_3285 = bits(buf_rspageQ[2], 3, 3) @[lsu_bus_buffer.scala 424:78] + node _T_3286 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3287 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3288 = or(_T_3286, _T_3287) @[lsu_bus_buffer.scala 424:110] + node _T_3289 = eq(_T_3288, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3290 = and(_T_3285, _T_3289) @[lsu_bus_buffer.scala 424:82] + node _T_3291 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3292 = and(_T_3290, _T_3291) @[lsu_bus_buffer.scala 424:136] + node _T_3293 = cat(_T_3292, _T_3284) @[Cat.scala 29:58] + node _T_3294 = cat(_T_3293, _T_3276) @[Cat.scala 29:58] + node _T_3295 = cat(_T_3294, _T_3268) @[Cat.scala 29:58] + node _T_3296 = bits(buf_rspageQ[3], 0, 0) @[lsu_bus_buffer.scala 424:78] + node _T_3297 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3298 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3299 = or(_T_3297, _T_3298) @[lsu_bus_buffer.scala 424:110] + node _T_3300 = eq(_T_3299, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3301 = and(_T_3296, _T_3300) @[lsu_bus_buffer.scala 424:82] + node _T_3302 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3303 = and(_T_3301, _T_3302) @[lsu_bus_buffer.scala 424:136] + node _T_3304 = bits(buf_rspageQ[3], 1, 1) @[lsu_bus_buffer.scala 424:78] + node _T_3305 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3306 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3307 = or(_T_3305, _T_3306) @[lsu_bus_buffer.scala 424:110] + node _T_3308 = eq(_T_3307, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3309 = and(_T_3304, _T_3308) @[lsu_bus_buffer.scala 424:82] + node _T_3310 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3311 = and(_T_3309, _T_3310) @[lsu_bus_buffer.scala 424:136] + node _T_3312 = bits(buf_rspageQ[3], 2, 2) @[lsu_bus_buffer.scala 424:78] + node _T_3313 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3314 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3315 = or(_T_3313, _T_3314) @[lsu_bus_buffer.scala 424:110] + node _T_3316 = eq(_T_3315, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3317 = and(_T_3312, _T_3316) @[lsu_bus_buffer.scala 424:82] + node _T_3318 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3319 = and(_T_3317, _T_3318) @[lsu_bus_buffer.scala 424:136] + node _T_3320 = bits(buf_rspageQ[3], 3, 3) @[lsu_bus_buffer.scala 424:78] + node _T_3321 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 424:99] + node _T_3322 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 424:125] + node _T_3323 = or(_T_3321, _T_3322) @[lsu_bus_buffer.scala 424:110] + node _T_3324 = eq(_T_3323, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:84] + node _T_3325 = and(_T_3320, _T_3324) @[lsu_bus_buffer.scala 424:82] + node _T_3326 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:138] + node _T_3327 = and(_T_3325, _T_3326) @[lsu_bus_buffer.scala 424:136] + node _T_3328 = cat(_T_3327, _T_3319) @[Cat.scala 29:58] + node _T_3329 = cat(_T_3328, _T_3311) @[Cat.scala 29:58] + node _T_3330 = cat(_T_3329, _T_3303) @[Cat.scala 29:58] + buf_rspage[0] <= _T_3225 @[lsu_bus_buffer.scala 424:14] + buf_rspage[1] <= _T_3260 @[lsu_bus_buffer.scala 424:14] + buf_rspage[2] <= _T_3295 @[lsu_bus_buffer.scala 424:14] + buf_rspage[3] <= _T_3330 @[lsu_bus_buffer.scala 424:14] + node _T_3331 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 425:75] + node _T_3332 = and(ibuf_drain_vld, _T_3331) @[lsu_bus_buffer.scala 425:63] + node _T_3333 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 425:75] + node _T_3334 = and(ibuf_drain_vld, _T_3333) @[lsu_bus_buffer.scala 425:63] + node _T_3335 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 425:75] + node _T_3336 = and(ibuf_drain_vld, _T_3335) @[lsu_bus_buffer.scala 425:63] + node _T_3337 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 425:75] + node _T_3338 = and(ibuf_drain_vld, _T_3337) @[lsu_bus_buffer.scala 425:63] + node _T_3339 = cat(_T_3338, _T_3336) @[Cat.scala 29:58] + node _T_3340 = cat(_T_3339, _T_3334) @[Cat.scala 29:58] + node _T_3341 = cat(_T_3340, _T_3332) @[Cat.scala 29:58] + ibuf_drainvec_vld <= _T_3341 @[lsu_bus_buffer.scala 425:21] + node _T_3342 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 426:64] + node _T_3343 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 426:84] + node _T_3344 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 427:18] + node _T_3345 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 427:46] + node _T_3346 = and(_T_3344, _T_3345) @[lsu_bus_buffer.scala 427:35] + node _T_3347 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 427:71] + node _T_3348 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 427:94] + node _T_3349 = mux(_T_3346, _T_3347, _T_3348) @[lsu_bus_buffer.scala 427:8] + node _T_3350 = mux(_T_3342, _T_3343, _T_3349) @[lsu_bus_buffer.scala 426:46] + node _T_3351 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 426:64] + node _T_3352 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 426:84] + node _T_3353 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 427:18] + node _T_3354 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 427:46] + node _T_3355 = and(_T_3353, _T_3354) @[lsu_bus_buffer.scala 427:35] + node _T_3356 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 427:71] + node _T_3357 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 427:94] + node _T_3358 = mux(_T_3355, _T_3356, _T_3357) @[lsu_bus_buffer.scala 427:8] + node _T_3359 = mux(_T_3351, _T_3352, _T_3358) @[lsu_bus_buffer.scala 426:46] + node _T_3360 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 426:64] + node _T_3361 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 426:84] + node _T_3362 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 427:18] + node _T_3363 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 427:46] + node _T_3364 = and(_T_3362, _T_3363) @[lsu_bus_buffer.scala 427:35] + node _T_3365 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 427:71] + node _T_3366 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 427:94] + node _T_3367 = mux(_T_3364, _T_3365, _T_3366) @[lsu_bus_buffer.scala 427:8] + node _T_3368 = mux(_T_3360, _T_3361, _T_3367) @[lsu_bus_buffer.scala 426:46] + node _T_3369 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 426:64] + node _T_3370 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 426:84] + node _T_3371 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 427:18] + node _T_3372 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 427:46] + node _T_3373 = and(_T_3371, _T_3372) @[lsu_bus_buffer.scala 427:35] + node _T_3374 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 427:71] + node _T_3375 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 427:94] + node _T_3376 = mux(_T_3373, _T_3374, _T_3375) @[lsu_bus_buffer.scala 427:8] + node _T_3377 = mux(_T_3369, _T_3370, _T_3376) @[lsu_bus_buffer.scala 426:46] + buf_byteen_in[0] <= _T_3350 @[lsu_bus_buffer.scala 426:17] + buf_byteen_in[1] <= _T_3359 @[lsu_bus_buffer.scala 426:17] + buf_byteen_in[2] <= _T_3368 @[lsu_bus_buffer.scala 426:17] + buf_byteen_in[3] <= _T_3377 @[lsu_bus_buffer.scala 426:17] + node _T_3378 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 428:62] + node _T_3379 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 428:91] + node _T_3380 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 428:119] + node _T_3381 = and(_T_3379, _T_3380) @[lsu_bus_buffer.scala 428:108] + node _T_3382 = mux(_T_3381, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 428:81] + node _T_3383 = mux(_T_3378, ibuf_addr, _T_3382) @[lsu_bus_buffer.scala 428:44] + node _T_3384 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 428:62] + node _T_3385 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 428:91] + node _T_3386 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 428:119] + node _T_3387 = and(_T_3385, _T_3386) @[lsu_bus_buffer.scala 428:108] + node _T_3388 = mux(_T_3387, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 428:81] + node _T_3389 = mux(_T_3384, ibuf_addr, _T_3388) @[lsu_bus_buffer.scala 428:44] + node _T_3390 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 428:62] + node _T_3391 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 428:91] + node _T_3392 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 428:119] + node _T_3393 = and(_T_3391, _T_3392) @[lsu_bus_buffer.scala 428:108] + node _T_3394 = mux(_T_3393, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 428:81] + node _T_3395 = mux(_T_3390, ibuf_addr, _T_3394) @[lsu_bus_buffer.scala 428:44] + node _T_3396 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 428:62] + node _T_3397 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 428:91] + node _T_3398 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 428:119] + node _T_3399 = and(_T_3397, _T_3398) @[lsu_bus_buffer.scala 428:108] + node _T_3400 = mux(_T_3399, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 428:81] + node _T_3401 = mux(_T_3396, ibuf_addr, _T_3400) @[lsu_bus_buffer.scala 428:44] + buf_addr_in[0] <= _T_3383 @[lsu_bus_buffer.scala 428:15] + buf_addr_in[1] <= _T_3389 @[lsu_bus_buffer.scala 428:15] + buf_addr_in[2] <= _T_3395 @[lsu_bus_buffer.scala 428:15] + buf_addr_in[3] <= _T_3401 @[lsu_bus_buffer.scala 428:15] + node _T_3402 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 429:63] + node _T_3403 = mux(_T_3402, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 429:45] + node _T_3404 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 429:63] + node _T_3405 = mux(_T_3404, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 429:45] + node _T_3406 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 429:63] + node _T_3407 = mux(_T_3406, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 429:45] + node _T_3408 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 429:63] + node _T_3409 = mux(_T_3408, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 429:45] + node _T_3410 = cat(_T_3409, _T_3407) @[Cat.scala 29:58] + node _T_3411 = cat(_T_3410, _T_3405) @[Cat.scala 29:58] + node _T_3412 = cat(_T_3411, _T_3403) @[Cat.scala 29:58] + buf_dual_in <= _T_3412 @[lsu_bus_buffer.scala 429:15] + node _T_3413 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 430:65] + node _T_3414 = mux(_T_3413, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 430:47] + node _T_3415 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 430:65] + node _T_3416 = mux(_T_3415, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 430:47] + node _T_3417 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 430:65] + node _T_3418 = mux(_T_3417, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 430:47] + node _T_3419 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 430:65] + node _T_3420 = mux(_T_3419, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 430:47] + node _T_3421 = cat(_T_3420, _T_3418) @[Cat.scala 29:58] + node _T_3422 = cat(_T_3421, _T_3416) @[Cat.scala 29:58] + node _T_3423 = cat(_T_3422, _T_3414) @[Cat.scala 29:58] + buf_samedw_in <= _T_3423 @[lsu_bus_buffer.scala 430:17] + node _T_3424 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 431:66] + node _T_3425 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 431:84] + node _T_3426 = mux(_T_3424, _T_3425, io.no_dword_merge_r) @[lsu_bus_buffer.scala 431:48] + node _T_3427 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 431:66] + node _T_3428 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 431:84] + node _T_3429 = mux(_T_3427, _T_3428, io.no_dword_merge_r) @[lsu_bus_buffer.scala 431:48] + node _T_3430 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 431:66] + node _T_3431 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 431:84] + node _T_3432 = mux(_T_3430, _T_3431, io.no_dword_merge_r) @[lsu_bus_buffer.scala 431:48] + node _T_3433 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 431:66] + node _T_3434 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 431:84] + node _T_3435 = mux(_T_3433, _T_3434, io.no_dword_merge_r) @[lsu_bus_buffer.scala 431:48] + node _T_3436 = cat(_T_3435, _T_3432) @[Cat.scala 29:58] + node _T_3437 = cat(_T_3436, _T_3429) @[Cat.scala 29:58] + node _T_3438 = cat(_T_3437, _T_3426) @[Cat.scala 29:58] + buf_nomerge_in <= _T_3438 @[lsu_bus_buffer.scala 431:18] + node _T_3439 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 432:65] + node _T_3440 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 432:90] + node _T_3441 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 432:118] + node _T_3442 = and(_T_3440, _T_3441) @[lsu_bus_buffer.scala 432:107] + node _T_3443 = mux(_T_3439, ibuf_dual, _T_3442) @[lsu_bus_buffer.scala 432:47] + node _T_3444 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 432:65] + node _T_3445 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 432:90] + node _T_3446 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 432:118] + node _T_3447 = and(_T_3445, _T_3446) @[lsu_bus_buffer.scala 432:107] + node _T_3448 = mux(_T_3444, ibuf_dual, _T_3447) @[lsu_bus_buffer.scala 432:47] + node _T_3449 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 432:65] + node _T_3450 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 432:90] + node _T_3451 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 432:118] + node _T_3452 = and(_T_3450, _T_3451) @[lsu_bus_buffer.scala 432:107] + node _T_3453 = mux(_T_3449, ibuf_dual, _T_3452) @[lsu_bus_buffer.scala 432:47] + node _T_3454 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 432:65] + node _T_3455 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 432:90] + node _T_3456 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 432:118] + node _T_3457 = and(_T_3455, _T_3456) @[lsu_bus_buffer.scala 432:107] + node _T_3458 = mux(_T_3454, ibuf_dual, _T_3457) @[lsu_bus_buffer.scala 432:47] + node _T_3459 = cat(_T_3458, _T_3453) @[Cat.scala 29:58] + node _T_3460 = cat(_T_3459, _T_3448) @[Cat.scala 29:58] + node _T_3461 = cat(_T_3460, _T_3443) @[Cat.scala 29:58] + buf_dualhi_in <= _T_3461 @[lsu_bus_buffer.scala 432:17] + node _T_3462 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 433:65] + node _T_3463 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 433:97] + node _T_3464 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 433:125] + node _T_3465 = and(_T_3463, _T_3464) @[lsu_bus_buffer.scala 433:114] + node _T_3466 = mux(_T_3465, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 433:87] + node _T_3467 = mux(_T_3462, ibuf_dualtag, _T_3466) @[lsu_bus_buffer.scala 433:47] + node _T_3468 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 433:65] + node _T_3469 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 433:97] + node _T_3470 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 433:125] + node _T_3471 = and(_T_3469, _T_3470) @[lsu_bus_buffer.scala 433:114] + node _T_3472 = mux(_T_3471, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 433:87] + node _T_3473 = mux(_T_3468, ibuf_dualtag, _T_3472) @[lsu_bus_buffer.scala 433:47] + node _T_3474 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 433:65] + node _T_3475 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 433:97] + node _T_3476 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 433:125] + node _T_3477 = and(_T_3475, _T_3476) @[lsu_bus_buffer.scala 433:114] + node _T_3478 = mux(_T_3477, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 433:87] + node _T_3479 = mux(_T_3474, ibuf_dualtag, _T_3478) @[lsu_bus_buffer.scala 433:47] + node _T_3480 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 433:65] + node _T_3481 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 433:97] + node _T_3482 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 433:125] + node _T_3483 = and(_T_3481, _T_3482) @[lsu_bus_buffer.scala 433:114] + node _T_3484 = mux(_T_3483, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 433:87] + node _T_3485 = mux(_T_3480, ibuf_dualtag, _T_3484) @[lsu_bus_buffer.scala 433:47] + buf_dualtag_in[0] <= _T_3467 @[lsu_bus_buffer.scala 433:18] + buf_dualtag_in[1] <= _T_3473 @[lsu_bus_buffer.scala 433:18] + buf_dualtag_in[2] <= _T_3479 @[lsu_bus_buffer.scala 433:18] + buf_dualtag_in[3] <= _T_3485 @[lsu_bus_buffer.scala 433:18] + node _T_3486 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 434:69] + node _T_3487 = mux(_T_3486, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 434:51] + node _T_3488 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 434:69] + node _T_3489 = mux(_T_3488, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 434:51] + node _T_3490 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 434:69] + node _T_3491 = mux(_T_3490, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 434:51] + node _T_3492 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 434:69] + node _T_3493 = mux(_T_3492, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 434:51] + node _T_3494 = cat(_T_3493, _T_3491) @[Cat.scala 29:58] + node _T_3495 = cat(_T_3494, _T_3489) @[Cat.scala 29:58] + node _T_3496 = cat(_T_3495, _T_3487) @[Cat.scala 29:58] + buf_sideeffect_in <= _T_3496 @[lsu_bus_buffer.scala 434:21] + node _T_3497 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 435:65] + node _T_3498 = mux(_T_3497, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 435:47] + node _T_3499 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 435:65] + node _T_3500 = mux(_T_3499, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 435:47] + node _T_3501 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 435:65] + node _T_3502 = mux(_T_3501, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 435:47] + node _T_3503 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 435:65] + node _T_3504 = mux(_T_3503, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 435:47] + node _T_3505 = cat(_T_3504, _T_3502) @[Cat.scala 29:58] + node _T_3506 = cat(_T_3505, _T_3500) @[Cat.scala 29:58] + node _T_3507 = cat(_T_3506, _T_3498) @[Cat.scala 29:58] + buf_unsign_in <= _T_3507 @[lsu_bus_buffer.scala 435:17] + node _T_3508 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 436:60] + node _T_3509 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node _T_3510 = mux(_T_3508, ibuf_sz, _T_3509) @[lsu_bus_buffer.scala 436:42] + node _T_3511 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 436:60] + node _T_3512 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node _T_3513 = mux(_T_3511, ibuf_sz, _T_3512) @[lsu_bus_buffer.scala 436:42] + node _T_3514 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 436:60] + node _T_3515 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node _T_3516 = mux(_T_3514, ibuf_sz, _T_3515) @[lsu_bus_buffer.scala 436:42] + node _T_3517 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 436:60] + node _T_3518 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node _T_3519 = mux(_T_3517, ibuf_sz, _T_3518) @[lsu_bus_buffer.scala 436:42] + buf_sz_in[0] <= _T_3510 @[lsu_bus_buffer.scala 436:13] + buf_sz_in[1] <= _T_3513 @[lsu_bus_buffer.scala 436:13] + buf_sz_in[2] <= _T_3516 @[lsu_bus_buffer.scala 436:13] + buf_sz_in[3] <= _T_3519 @[lsu_bus_buffer.scala 436:13] + node _T_3520 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 437:64] + node _T_3521 = mux(_T_3520, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 437:46] + node _T_3522 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 437:64] + node _T_3523 = mux(_T_3522, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 437:46] + node _T_3524 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 437:64] + node _T_3525 = mux(_T_3524, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 437:46] + node _T_3526 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 437:64] + node _T_3527 = mux(_T_3526, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 437:46] + node _T_3528 = cat(_T_3527, _T_3525) @[Cat.scala 29:58] + node _T_3529 = cat(_T_3528, _T_3523) @[Cat.scala 29:58] + node _T_3530 = cat(_T_3529, _T_3521) @[Cat.scala 29:58] + buf_write_in <= _T_3530 @[lsu_bus_buffer.scala 437:16] + node _T_3531 = eq(UInt<3>("h00"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3531 : @[Conditional.scala 40:58] + node _T_3532 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 442:56] + node _T_3533 = mux(_T_3532, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 442:31] + buf_nxtstate[0] <= _T_3533 @[lsu_bus_buffer.scala 442:25] + node _T_3534 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 443:45] + node _T_3535 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 443:77] + node _T_3536 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 443:97] + node _T_3537 = and(_T_3535, _T_3536) @[lsu_bus_buffer.scala 443:95] + node _T_3538 = eq(UInt<1>("h00"), WrPtr0_r) @[lsu_bus_buffer.scala 443:117] + node _T_3539 = and(_T_3537, _T_3538) @[lsu_bus_buffer.scala 443:112] + node _T_3540 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 443:144] + node _T_3541 = eq(UInt<1>("h00"), WrPtr1_r) @[lsu_bus_buffer.scala 443:166] + node _T_3542 = and(_T_3540, _T_3541) @[lsu_bus_buffer.scala 443:161] + node _T_3543 = or(_T_3539, _T_3542) @[lsu_bus_buffer.scala 443:132] + node _T_3544 = and(_T_3534, _T_3543) @[lsu_bus_buffer.scala 443:63] + node _T_3545 = eq(UInt<1>("h00"), ibuf_tag) @[lsu_bus_buffer.scala 443:206] + node _T_3546 = and(ibuf_drain_vld, _T_3545) @[lsu_bus_buffer.scala 443:201] + node _T_3547 = or(_T_3544, _T_3546) @[lsu_bus_buffer.scala 443:183] + buf_state_en[0] <= _T_3547 @[lsu_bus_buffer.scala 443:25] + buf_wr_en[0] <= buf_state_en[0] @[lsu_bus_buffer.scala 444:22] + buf_data_en[0] <= buf_state_en[0] @[lsu_bus_buffer.scala 445:24] + node _T_3548 = eq(UInt<1>("h00"), ibuf_tag) @[lsu_bus_buffer.scala 446:52] + node _T_3549 = and(ibuf_drain_vld, _T_3548) @[lsu_bus_buffer.scala 446:47] + node _T_3550 = bits(_T_3549, 0, 0) @[lsu_bus_buffer.scala 446:73] + node _T_3551 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 446:90] + node _T_3552 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 446:114] + node _T_3553 = mux(_T_3550, _T_3551, _T_3552) @[lsu_bus_buffer.scala 446:30] + buf_data_in[0] <= _T_3553 @[lsu_bus_buffer.scala 446:24] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 447:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 448:21] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] - node _T_3547 = eq(UInt<3>("h01"), buf_state[0]) @[Conditional.scala 37:30] - when _T_3547 : @[Conditional.scala 39:67] - node _T_3548 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 453:60] - node _T_3549 = mux(_T_3548, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 453:31] - buf_nxtstate[0] <= _T_3549 @[lsu_bus_buffer.scala 453:25] - node _T_3550 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 454:46] - buf_state_en[0] <= _T_3550 @[lsu_bus_buffer.scala 454:25] - buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 455:34] + node _T_3554 = eq(UInt<3>("h01"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3554 : @[Conditional.scala 39:67] + node _T_3555 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 451:60] + node _T_3556 = mux(_T_3555, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 451:31] + buf_nxtstate[0] <= _T_3556 @[lsu_bus_buffer.scala 451:25] + node _T_3557 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 452:46] + buf_state_en[0] <= _T_3557 @[lsu_bus_buffer.scala 452:25] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 453:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 454:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3551 = eq(UInt<3>("h02"), buf_state[0]) @[Conditional.scala 37:30] - when _T_3551 : @[Conditional.scala 39:67] - node _T_3552 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 458:60] - node _T_3553 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 458:89] - node _T_3554 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 458:124] - node _T_3555 = and(_T_3553, _T_3554) @[lsu_bus_buffer.scala 458:104] - node _T_3556 = mux(_T_3555, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 458:75] - node _T_3557 = mux(_T_3552, UInt<3>("h00"), _T_3556) @[lsu_bus_buffer.scala 458:31] - buf_nxtstate[0] <= _T_3557 @[lsu_bus_buffer.scala 458:25] - node _T_3558 = eq(obuf_tag0, UInt<3>("h00")) @[lsu_bus_buffer.scala 459:48] - node _T_3559 = eq(obuf_tag1, UInt<3>("h00")) @[lsu_bus_buffer.scala 459:104] - node _T_3560 = and(obuf_merge, _T_3559) @[lsu_bus_buffer.scala 459:91] - node _T_3561 = or(_T_3558, _T_3560) @[lsu_bus_buffer.scala 459:77] - node _T_3562 = and(_T_3561, obuf_valid) @[lsu_bus_buffer.scala 459:135] - node _T_3563 = and(_T_3562, obuf_wr_enQ) @[lsu_bus_buffer.scala 459:148] - buf_cmd_state_bus_en[0] <= _T_3563 @[lsu_bus_buffer.scala 459:33] - buf_state_bus_en[0] <= buf_cmd_state_bus_en[0] @[lsu_bus_buffer.scala 460:29] - node _T_3564 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 461:49] - node _T_3565 = or(_T_3564, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 461:70] - buf_state_en[0] <= _T_3565 @[lsu_bus_buffer.scala 461:25] - buf_ldfwd_in[0] <= UInt<1>("h01") @[lsu_bus_buffer.scala 462:25] - node _T_3566 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 463:56] - node _T_3567 = eq(_T_3566, UInt<1>("h00")) @[lsu_bus_buffer.scala 463:46] - node _T_3568 = and(buf_state_en[0], _T_3567) @[lsu_bus_buffer.scala 463:44] - node _T_3569 = and(_T_3568, obuf_nosend) @[lsu_bus_buffer.scala 463:60] - node _T_3570 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 463:76] - node _T_3571 = and(_T_3569, _T_3570) @[lsu_bus_buffer.scala 463:74] - buf_ldfwd_en[0] <= _T_3571 @[lsu_bus_buffer.scala 463:25] - node _T_3572 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 464:46] - buf_ldfwdtag_in[0] <= _T_3572 @[lsu_bus_buffer.scala 464:28] - node _T_3573 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 465:47] - node _T_3574 = and(_T_3573, obuf_nosend) @[lsu_bus_buffer.scala 465:67] - node _T_3575 = and(_T_3574, bus_rsp_read) @[lsu_bus_buffer.scala 465:81] - buf_data_en[0] <= _T_3575 @[lsu_bus_buffer.scala 465:24] - node _T_3576 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 466:48] - node _T_3577 = and(_T_3576, obuf_nosend) @[lsu_bus_buffer.scala 466:68] - node _T_3578 = and(_T_3577, bus_rsp_read_error) @[lsu_bus_buffer.scala 466:82] - buf_error_en[0] <= _T_3578 @[lsu_bus_buffer.scala 466:25] - node _T_3579 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 467:61] - node _T_3580 = bits(buf_addr[0], 2, 2) @[lsu_bus_buffer.scala 467:85] - node _T_3581 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 467:103] - node _T_3582 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 467:126] - node _T_3583 = mux(_T_3580, _T_3581, _T_3582) @[lsu_bus_buffer.scala 467:73] - node _T_3584 = mux(buf_error_en[0], _T_3579, _T_3583) @[lsu_bus_buffer.scala 467:30] - buf_data_in[0] <= _T_3584 @[lsu_bus_buffer.scala 467:24] + node _T_3558 = eq(UInt<3>("h02"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3558 : @[Conditional.scala 39:67] + node _T_3559 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 457:60] + node _T_3560 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 457:89] + node _T_3561 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 457:124] + node _T_3562 = and(_T_3560, _T_3561) @[lsu_bus_buffer.scala 457:104] + node _T_3563 = mux(_T_3562, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 457:75] + node _T_3564 = mux(_T_3559, UInt<3>("h00"), _T_3563) @[lsu_bus_buffer.scala 457:31] + buf_nxtstate[0] <= _T_3564 @[lsu_bus_buffer.scala 457:25] + node _T_3565 = eq(obuf_tag0, UInt<3>("h00")) @[lsu_bus_buffer.scala 458:48] + node _T_3566 = eq(obuf_tag1, UInt<3>("h00")) @[lsu_bus_buffer.scala 458:104] + node _T_3567 = and(obuf_merge, _T_3566) @[lsu_bus_buffer.scala 458:91] + node _T_3568 = or(_T_3565, _T_3567) @[lsu_bus_buffer.scala 458:77] + node _T_3569 = and(_T_3568, obuf_valid) @[lsu_bus_buffer.scala 458:135] + node _T_3570 = and(_T_3569, obuf_wr_enQ) @[lsu_bus_buffer.scala 458:148] + buf_cmd_state_bus_en[0] <= _T_3570 @[lsu_bus_buffer.scala 458:33] + buf_state_bus_en[0] <= buf_cmd_state_bus_en[0] @[lsu_bus_buffer.scala 459:29] + node _T_3571 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 460:49] + node _T_3572 = or(_T_3571, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 460:70] + buf_state_en[0] <= _T_3572 @[lsu_bus_buffer.scala 460:25] + buf_ldfwd_in[0] <= UInt<1>("h01") @[lsu_bus_buffer.scala 461:25] + node _T_3573 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 462:56] + node _T_3574 = eq(_T_3573, UInt<1>("h00")) @[lsu_bus_buffer.scala 462:46] + node _T_3575 = and(buf_state_en[0], _T_3574) @[lsu_bus_buffer.scala 462:44] + node _T_3576 = and(_T_3575, obuf_nosend) @[lsu_bus_buffer.scala 462:60] + node _T_3577 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 462:76] + node _T_3578 = and(_T_3576, _T_3577) @[lsu_bus_buffer.scala 462:74] + buf_ldfwd_en[0] <= _T_3578 @[lsu_bus_buffer.scala 462:25] + node _T_3579 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 463:46] + buf_ldfwdtag_in[0] <= _T_3579 @[lsu_bus_buffer.scala 463:28] + node _T_3580 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 464:47] + node _T_3581 = and(_T_3580, obuf_nosend) @[lsu_bus_buffer.scala 464:67] + node _T_3582 = and(_T_3581, bus_rsp_read) @[lsu_bus_buffer.scala 464:81] + buf_data_en[0] <= _T_3582 @[lsu_bus_buffer.scala 464:24] + node _T_3583 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 465:48] + node _T_3584 = and(_T_3583, obuf_nosend) @[lsu_bus_buffer.scala 465:68] + node _T_3585 = and(_T_3584, bus_rsp_read_error) @[lsu_bus_buffer.scala 465:82] + buf_error_en[0] <= _T_3585 @[lsu_bus_buffer.scala 465:25] + node _T_3586 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 466:61] + node _T_3587 = bits(buf_addr[0], 2, 2) @[lsu_bus_buffer.scala 466:85] + node _T_3588 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 466:103] + node _T_3589 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 466:126] + node _T_3590 = mux(_T_3587, _T_3588, _T_3589) @[lsu_bus_buffer.scala 466:73] + node _T_3591 = mux(buf_error_en[0], _T_3586, _T_3590) @[lsu_bus_buffer.scala 466:30] + buf_data_in[0] <= _T_3591 @[lsu_bus_buffer.scala 466:24] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 467:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3585 = eq(UInt<3>("h03"), buf_state[0]) @[Conditional.scala 37:30] - when _T_3585 : @[Conditional.scala 39:67] - node _T_3586 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 470:67] - node _T_3587 = and(_T_3586, bus_rsp_write_error) @[lsu_bus_buffer.scala 470:71] - node _T_3588 = or(io.dec_tlu_force_halt, _T_3587) @[lsu_bus_buffer.scala 470:55] - node _T_3589 = bits(_T_3588, 0, 0) @[lsu_bus_buffer.scala 470:101] - node _T_3590 = eq(buf_samedw[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 471:30] - node _T_3591 = and(buf_dual[0], _T_3590) @[lsu_bus_buffer.scala 471:28] - node _T_3592 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 471:57] - node _T_3593 = eq(_T_3592, UInt<1>("h00")) @[lsu_bus_buffer.scala 471:47] - node _T_3594 = and(_T_3591, _T_3593) @[lsu_bus_buffer.scala 471:45] - node _T_3595 = neq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[lsu_bus_buffer.scala 471:90] - node _T_3596 = and(_T_3594, _T_3595) @[lsu_bus_buffer.scala 471:61] - node _T_3597 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 472:27] - node _T_3598 = or(_T_3597, any_done_wait_state) @[lsu_bus_buffer.scala 472:31] - node _T_3599 = eq(buf_samedw[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 472:70] - node _T_3600 = and(buf_dual[0], _T_3599) @[lsu_bus_buffer.scala 472:68] - node _T_3601 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 472:97] - node _T_3602 = eq(_T_3601, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:87] - node _T_3603 = and(_T_3600, _T_3602) @[lsu_bus_buffer.scala 472:85] - node _T_3604 = eq(buf_dualtag[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] - node _T_3605 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 60:129] - node _T_3606 = eq(buf_dualtag[0], UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] - node _T_3607 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 60:129] - node _T_3608 = eq(buf_dualtag[0], UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] - node _T_3609 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 60:129] - node _T_3610 = eq(buf_dualtag[0], UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] - node _T_3611 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 60:129] - node _T_3612 = mux(_T_3604, _T_3605, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3613 = mux(_T_3606, _T_3607, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3614 = mux(_T_3608, _T_3609, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3615 = mux(_T_3610, _T_3611, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3616 = or(_T_3612, _T_3613) @[Mux.scala 27:72] - node _T_3617 = or(_T_3616, _T_3614) @[Mux.scala 27:72] - node _T_3618 = or(_T_3617, _T_3615) @[Mux.scala 27:72] - wire _T_3619 : UInt<1> @[Mux.scala 27:72] - _T_3619 <= _T_3618 @[Mux.scala 27:72] - node _T_3620 = and(_T_3603, _T_3619) @[lsu_bus_buffer.scala 472:101] - node _T_3621 = eq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[lsu_bus_buffer.scala 472:167] - node _T_3622 = and(_T_3620, _T_3621) @[lsu_bus_buffer.scala 472:138] - node _T_3623 = and(_T_3622, any_done_wait_state) @[lsu_bus_buffer.scala 472:187] - node _T_3624 = or(_T_3598, _T_3623) @[lsu_bus_buffer.scala 472:53] - node _T_3625 = mux(_T_3624, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 472:16] - node _T_3626 = mux(_T_3596, UInt<3>("h04"), _T_3625) @[lsu_bus_buffer.scala 471:14] - node _T_3627 = mux(_T_3589, UInt<3>("h00"), _T_3626) @[lsu_bus_buffer.scala 470:31] - buf_nxtstate[0] <= _T_3627 @[lsu_bus_buffer.scala 470:25] - node _T_3628 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 473:73] - node _T_3629 = and(bus_rsp_write, _T_3628) @[lsu_bus_buffer.scala 473:52] - node _T_3630 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 474:46] - node _T_3631 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 475:23] - node _T_3632 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[lsu_bus_buffer.scala 475:47] - node _T_3633 = and(_T_3631, _T_3632) @[lsu_bus_buffer.scala 475:27] - node _T_3634 = or(_T_3630, _T_3633) @[lsu_bus_buffer.scala 474:77] - node _T_3635 = and(buf_dual[0], buf_dualhi[0]) @[lsu_bus_buffer.scala 476:26] - node _T_3636 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 476:54] - node _T_3637 = not(_T_3636) @[lsu_bus_buffer.scala 476:44] - node _T_3638 = and(_T_3635, _T_3637) @[lsu_bus_buffer.scala 476:42] - node _T_3639 = and(_T_3638, buf_samedw[0]) @[lsu_bus_buffer.scala 476:58] - node _T_3640 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[lsu_bus_buffer.scala 476:94] - node _T_3641 = and(_T_3639, _T_3640) @[lsu_bus_buffer.scala 476:74] - node _T_3642 = or(_T_3634, _T_3641) @[lsu_bus_buffer.scala 475:71] - node _T_3643 = and(bus_rsp_read, _T_3642) @[lsu_bus_buffer.scala 474:25] - node _T_3644 = or(_T_3629, _T_3643) @[lsu_bus_buffer.scala 473:105] - buf_resp_state_bus_en[0] <= _T_3644 @[lsu_bus_buffer.scala 473:34] + node _T_3592 = eq(UInt<3>("h03"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3592 : @[Conditional.scala 39:67] + node _T_3593 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 470:69] + node _T_3594 = eq(bus_rsp_write_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 470:75] + node _T_3595 = and(_T_3593, _T_3594) @[lsu_bus_buffer.scala 470:73] + node _T_3596 = or(io.dec_tlu_force_halt, _T_3595) @[lsu_bus_buffer.scala 470:57] + node _T_3597 = bits(_T_3596, 0, 0) @[lsu_bus_buffer.scala 470:104] + node _T_3598 = eq(buf_samedw[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 471:30] + node _T_3599 = and(buf_dual[0], _T_3598) @[lsu_bus_buffer.scala 471:28] + node _T_3600 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 471:57] + node _T_3601 = eq(_T_3600, UInt<1>("h00")) @[lsu_bus_buffer.scala 471:47] + node _T_3602 = and(_T_3599, _T_3601) @[lsu_bus_buffer.scala 471:45] + node _T_3603 = neq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[lsu_bus_buffer.scala 471:90] + node _T_3604 = and(_T_3602, _T_3603) @[lsu_bus_buffer.scala 471:61] + node _T_3605 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 472:27] + node _T_3606 = or(_T_3605, any_done_wait_state) @[lsu_bus_buffer.scala 472:31] + node _T_3607 = eq(buf_samedw[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 472:70] + node _T_3608 = and(buf_dual[0], _T_3607) @[lsu_bus_buffer.scala 472:68] + node _T_3609 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 472:97] + node _T_3610 = eq(_T_3609, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:87] + node _T_3611 = and(_T_3608, _T_3610) @[lsu_bus_buffer.scala 472:85] + node _T_3612 = eq(buf_dualtag[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] + node _T_3613 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 60:129] + node _T_3614 = eq(buf_dualtag[0], UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] + node _T_3615 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 60:129] + node _T_3616 = eq(buf_dualtag[0], UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] + node _T_3617 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 60:129] + node _T_3618 = eq(buf_dualtag[0], UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] + node _T_3619 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 60:129] + node _T_3620 = mux(_T_3612, _T_3613, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3621 = mux(_T_3614, _T_3615, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3622 = mux(_T_3616, _T_3617, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3623 = mux(_T_3618, _T_3619, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3624 = or(_T_3620, _T_3621) @[Mux.scala 27:72] + node _T_3625 = or(_T_3624, _T_3622) @[Mux.scala 27:72] + node _T_3626 = or(_T_3625, _T_3623) @[Mux.scala 27:72] + wire _T_3627 : UInt<1> @[Mux.scala 27:72] + _T_3627 <= _T_3626 @[Mux.scala 27:72] + node _T_3628 = and(_T_3611, _T_3627) @[lsu_bus_buffer.scala 472:101] + node _T_3629 = eq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[lsu_bus_buffer.scala 472:167] + node _T_3630 = and(_T_3628, _T_3629) @[lsu_bus_buffer.scala 472:138] + node _T_3631 = and(_T_3630, any_done_wait_state) @[lsu_bus_buffer.scala 472:187] + node _T_3632 = or(_T_3606, _T_3631) @[lsu_bus_buffer.scala 472:53] + node _T_3633 = mux(_T_3632, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 472:16] + node _T_3634 = mux(_T_3604, UInt<3>("h04"), _T_3633) @[lsu_bus_buffer.scala 471:14] + node _T_3635 = mux(_T_3597, UInt<3>("h00"), _T_3634) @[lsu_bus_buffer.scala 470:33] + buf_nxtstate[0] <= _T_3635 @[lsu_bus_buffer.scala 470:27] + node _T_3636 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 473:73] + node _T_3637 = and(bus_rsp_write, _T_3636) @[lsu_bus_buffer.scala 473:52] + node _T_3638 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 474:46] + node _T_3639 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 475:23] + node _T_3640 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[lsu_bus_buffer.scala 475:47] + node _T_3641 = and(_T_3639, _T_3640) @[lsu_bus_buffer.scala 475:27] + node _T_3642 = or(_T_3638, _T_3641) @[lsu_bus_buffer.scala 474:77] + node _T_3643 = and(buf_dual[0], buf_dualhi[0]) @[lsu_bus_buffer.scala 476:26] + node _T_3644 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 476:54] + node _T_3645 = not(_T_3644) @[lsu_bus_buffer.scala 476:44] + node _T_3646 = and(_T_3643, _T_3645) @[lsu_bus_buffer.scala 476:42] + node _T_3647 = and(_T_3646, buf_samedw[0]) @[lsu_bus_buffer.scala 476:58] + node _T_3648 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[lsu_bus_buffer.scala 476:94] + node _T_3649 = and(_T_3647, _T_3648) @[lsu_bus_buffer.scala 476:74] + node _T_3650 = or(_T_3642, _T_3649) @[lsu_bus_buffer.scala 475:71] + node _T_3651 = and(bus_rsp_read, _T_3650) @[lsu_bus_buffer.scala 474:25] + node _T_3652 = or(_T_3637, _T_3651) @[lsu_bus_buffer.scala 473:105] + buf_resp_state_bus_en[0] <= _T_3652 @[lsu_bus_buffer.scala 473:34] buf_state_bus_en[0] <= buf_resp_state_bus_en[0] @[lsu_bus_buffer.scala 477:29] - node _T_3645 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 478:49] - node _T_3646 = or(_T_3645, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 478:70] - buf_state_en[0] <= _T_3646 @[lsu_bus_buffer.scala 478:25] - node _T_3647 = and(buf_state_bus_en[0], bus_rsp_read) @[lsu_bus_buffer.scala 479:47] - node _T_3648 = and(_T_3647, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 479:62] - buf_data_en[0] <= _T_3648 @[lsu_bus_buffer.scala 479:24] - node _T_3649 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:48] - node _T_3650 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 480:111] - node _T_3651 = and(bus_rsp_read_error, _T_3650) @[lsu_bus_buffer.scala 480:91] - node _T_3652 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 481:42] - node _T_3653 = and(bus_rsp_read_error, _T_3652) @[lsu_bus_buffer.scala 481:31] - node _T_3654 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[lsu_bus_buffer.scala 481:66] - node _T_3655 = and(_T_3653, _T_3654) @[lsu_bus_buffer.scala 481:46] - node _T_3656 = or(_T_3651, _T_3655) @[lsu_bus_buffer.scala 480:143] - node _T_3657 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 482:54] - node _T_3658 = and(bus_rsp_write_error, _T_3657) @[lsu_bus_buffer.scala 482:33] - node _T_3659 = or(_T_3656, _T_3658) @[lsu_bus_buffer.scala 481:88] - node _T_3660 = and(_T_3649, _T_3659) @[lsu_bus_buffer.scala 480:68] - buf_error_en[0] <= _T_3660 @[lsu_bus_buffer.scala 480:25] - node _T_3661 = eq(buf_error_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 483:50] - node _T_3662 = and(buf_state_en[0], _T_3661) @[lsu_bus_buffer.scala 483:48] - node _T_3663 = bits(buf_addr[0], 2, 2) @[lsu_bus_buffer.scala 483:84] - node _T_3664 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 483:102] - node _T_3665 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:125] - node _T_3666 = mux(_T_3663, _T_3664, _T_3665) @[lsu_bus_buffer.scala 483:72] - node _T_3667 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:148] - node _T_3668 = mux(_T_3662, _T_3666, _T_3667) @[lsu_bus_buffer.scala 483:30] - buf_data_in[0] <= _T_3668 @[lsu_bus_buffer.scala 483:24] + node _T_3653 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 478:49] + node _T_3654 = or(_T_3653, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 478:70] + buf_state_en[0] <= _T_3654 @[lsu_bus_buffer.scala 478:25] + node _T_3655 = and(buf_state_bus_en[0], bus_rsp_read) @[lsu_bus_buffer.scala 479:47] + node _T_3656 = and(_T_3655, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 479:62] + buf_data_en[0] <= _T_3656 @[lsu_bus_buffer.scala 479:24] + node _T_3657 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:48] + node _T_3658 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 480:111] + node _T_3659 = and(bus_rsp_read_error, _T_3658) @[lsu_bus_buffer.scala 480:91] + node _T_3660 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 481:42] + node _T_3661 = and(bus_rsp_read_error, _T_3660) @[lsu_bus_buffer.scala 481:31] + node _T_3662 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[lsu_bus_buffer.scala 481:66] + node _T_3663 = and(_T_3661, _T_3662) @[lsu_bus_buffer.scala 481:46] + node _T_3664 = or(_T_3659, _T_3663) @[lsu_bus_buffer.scala 480:143] + node _T_3665 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 482:54] + node _T_3666 = and(bus_rsp_write_error, _T_3665) @[lsu_bus_buffer.scala 482:33] + node _T_3667 = or(_T_3664, _T_3666) @[lsu_bus_buffer.scala 481:88] + node _T_3668 = and(_T_3657, _T_3667) @[lsu_bus_buffer.scala 480:68] + buf_error_en[0] <= _T_3668 @[lsu_bus_buffer.scala 480:25] + node _T_3669 = eq(buf_error_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 483:50] + node _T_3670 = and(buf_state_en[0], _T_3669) @[lsu_bus_buffer.scala 483:48] + node _T_3671 = bits(buf_addr[0], 2, 2) @[lsu_bus_buffer.scala 483:84] + node _T_3672 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 483:102] + node _T_3673 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:125] + node _T_3674 = mux(_T_3671, _T_3672, _T_3673) @[lsu_bus_buffer.scala 483:72] + node _T_3675 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:148] + node _T_3676 = mux(_T_3670, _T_3674, _T_3675) @[lsu_bus_buffer.scala 483:30] + buf_data_in[0] <= _T_3676 @[lsu_bus_buffer.scala 483:24] buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 484:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 485:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3669 = eq(UInt<3>("h04"), buf_state[0]) @[Conditional.scala 37:30] - when _T_3669 : @[Conditional.scala 39:67] - node _T_3670 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 487:60] - node _T_3671 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 487:86] - node _T_3672 = dshr(buf_ldfwd, buf_dualtag[0]) @[lsu_bus_buffer.scala 487:101] - node _T_3673 = bits(_T_3672, 0, 0) @[lsu_bus_buffer.scala 487:101] - node _T_3674 = or(_T_3671, _T_3673) @[lsu_bus_buffer.scala 487:90] - node _T_3675 = or(_T_3674, any_done_wait_state) @[lsu_bus_buffer.scala 487:118] - node _T_3676 = mux(_T_3675, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 487:75] - node _T_3677 = mux(_T_3670, UInt<3>("h00"), _T_3676) @[lsu_bus_buffer.scala 487:31] - buf_nxtstate[0] <= _T_3677 @[lsu_bus_buffer.scala 487:25] - node _T_3678 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[lsu_bus_buffer.scala 488:66] - node _T_3679 = dshr(buf_ldfwd, buf_dualtag[0]) @[lsu_bus_buffer.scala 489:21] - node _T_3680 = bits(_T_3679, 0, 0) @[lsu_bus_buffer.scala 489:21] - node _T_3681 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[0]]) @[lsu_bus_buffer.scala 489:58] - node _T_3682 = and(_T_3680, _T_3681) @[lsu_bus_buffer.scala 489:38] - node _T_3683 = or(_T_3678, _T_3682) @[lsu_bus_buffer.scala 488:95] - node _T_3684 = and(bus_rsp_read, _T_3683) @[lsu_bus_buffer.scala 488:45] - buf_state_bus_en[0] <= _T_3684 @[lsu_bus_buffer.scala 488:29] - node _T_3685 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 490:49] - node _T_3686 = or(_T_3685, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 490:70] - buf_state_en[0] <= _T_3686 @[lsu_bus_buffer.scala 490:25] - buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 491:34] + node _T_3677 = eq(UInt<3>("h04"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3677 : @[Conditional.scala 39:67] + node _T_3678 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 488:60] + node _T_3679 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 488:86] + node _T_3680 = dshr(buf_ldfwd, buf_dualtag[0]) @[lsu_bus_buffer.scala 488:101] + node _T_3681 = bits(_T_3680, 0, 0) @[lsu_bus_buffer.scala 488:101] + node _T_3682 = or(_T_3679, _T_3681) @[lsu_bus_buffer.scala 488:90] + node _T_3683 = or(_T_3682, any_done_wait_state) @[lsu_bus_buffer.scala 488:118] + node _T_3684 = mux(_T_3683, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 488:75] + node _T_3685 = mux(_T_3678, UInt<3>("h00"), _T_3684) @[lsu_bus_buffer.scala 488:31] + buf_nxtstate[0] <= _T_3685 @[lsu_bus_buffer.scala 488:25] + node _T_3686 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[lsu_bus_buffer.scala 489:66] + node _T_3687 = dshr(buf_ldfwd, buf_dualtag[0]) @[lsu_bus_buffer.scala 490:21] + node _T_3688 = bits(_T_3687, 0, 0) @[lsu_bus_buffer.scala 490:21] + node _T_3689 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[0]]) @[lsu_bus_buffer.scala 490:58] + node _T_3690 = and(_T_3688, _T_3689) @[lsu_bus_buffer.scala 490:38] + node _T_3691 = or(_T_3686, _T_3690) @[lsu_bus_buffer.scala 489:95] + node _T_3692 = and(bus_rsp_read, _T_3691) @[lsu_bus_buffer.scala 489:45] + buf_state_bus_en[0] <= _T_3692 @[lsu_bus_buffer.scala 489:29] + node _T_3693 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 491:49] + node _T_3694 = or(_T_3693, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 491:70] + buf_state_en[0] <= _T_3694 @[lsu_bus_buffer.scala 491:25] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 492:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 493:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3687 = eq(UInt<3>("h05"), buf_state[0]) @[Conditional.scala 37:30] - when _T_3687 : @[Conditional.scala 39:67] - node _T_3688 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 494:60] - node _T_3689 = mux(_T_3688, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 494:31] - buf_nxtstate[0] <= _T_3689 @[lsu_bus_buffer.scala 494:25] - node _T_3690 = eq(RspPtr, UInt<2>("h00")) @[lsu_bus_buffer.scala 495:37] - node _T_3691 = eq(buf_dualtag[0], RspPtr) @[lsu_bus_buffer.scala 495:98] - node _T_3692 = and(buf_dual[0], _T_3691) @[lsu_bus_buffer.scala 495:80] - node _T_3693 = or(_T_3690, _T_3692) @[lsu_bus_buffer.scala 495:65] - node _T_3694 = or(_T_3693, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 495:112] - buf_state_en[0] <= _T_3694 @[lsu_bus_buffer.scala 495:25] - buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 496:34] + node _T_3695 = eq(UInt<3>("h05"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3695 : @[Conditional.scala 39:67] + node _T_3696 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 496:60] + node _T_3697 = mux(_T_3696, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 496:31] + buf_nxtstate[0] <= _T_3697 @[lsu_bus_buffer.scala 496:25] + node _T_3698 = eq(RspPtr, UInt<2>("h00")) @[lsu_bus_buffer.scala 497:37] + node _T_3699 = eq(buf_dualtag[0], RspPtr) @[lsu_bus_buffer.scala 497:98] + node _T_3700 = and(buf_dual[0], _T_3699) @[lsu_bus_buffer.scala 497:80] + node _T_3701 = or(_T_3698, _T_3700) @[lsu_bus_buffer.scala 497:65] + node _T_3702 = or(_T_3701, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 497:112] + buf_state_en[0] <= _T_3702 @[lsu_bus_buffer.scala 497:25] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 498:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 499:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3695 = eq(UInt<3>("h06"), buf_state[0]) @[Conditional.scala 37:30] - when _T_3695 : @[Conditional.scala 39:67] - buf_nxtstate[0] <= UInt<3>("h00") @[lsu_bus_buffer.scala 499:25] - buf_rst[0] <= UInt<1>("h01") @[lsu_bus_buffer.scala 500:20] - buf_state_en[0] <= UInt<1>("h01") @[lsu_bus_buffer.scala 501:25] - buf_ldfwd_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 502:25] - buf_ldfwd_en[0] <= buf_state_en[0] @[lsu_bus_buffer.scala 503:25] - buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 504:34] + node _T_3703 = eq(UInt<3>("h06"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3703 : @[Conditional.scala 39:67] + buf_nxtstate[0] <= UInt<3>("h00") @[lsu_bus_buffer.scala 502:25] + buf_rst[0] <= UInt<1>("h01") @[lsu_bus_buffer.scala 503:20] + buf_state_en[0] <= UInt<1>("h01") @[lsu_bus_buffer.scala 504:25] + buf_ldfwd_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 505:25] + buf_ldfwd_en[0] <= buf_state_en[0] @[lsu_bus_buffer.scala 506:25] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 507:34] skip @[Conditional.scala 39:67] - node _T_3696 = bits(buf_state_en[0], 0, 0) @[lsu_bus_buffer.scala 507:108] - reg _T_3697 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3696 : @[Reg.scala 28:19] - _T_3697 <= buf_nxtstate[0] @[Reg.scala 28:23] + node _T_3704 = bits(buf_state_en[0], 0, 0) @[lsu_bus_buffer.scala 510:108] + reg _T_3705 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3704 : @[Reg.scala 28:19] + _T_3705 <= buf_nxtstate[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_state[0] <= _T_3697 @[lsu_bus_buffer.scala 507:18] - reg _T_3698 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 508:60] - _T_3698 <= buf_age_in_0 @[lsu_bus_buffer.scala 508:60] - buf_ageQ[0] <= _T_3698 @[lsu_bus_buffer.scala 508:17] - reg _T_3699 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 509:63] - _T_3699 <= buf_rspage_in[0] @[lsu_bus_buffer.scala 509:63] - buf_rspageQ[0] <= _T_3699 @[lsu_bus_buffer.scala 509:20] - node _T_3700 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 510:109] - reg _T_3701 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3700 : @[Reg.scala 28:19] - _T_3701 <= buf_dualtag_in[0] @[Reg.scala 28:23] + buf_state[0] <= _T_3705 @[lsu_bus_buffer.scala 510:18] + reg _T_3706 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 511:60] + _T_3706 <= buf_age_in_0 @[lsu_bus_buffer.scala 511:60] + buf_ageQ[0] <= _T_3706 @[lsu_bus_buffer.scala 511:17] + reg _T_3707 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 512:63] + _T_3707 <= buf_rspage_in[0] @[lsu_bus_buffer.scala 512:63] + buf_rspageQ[0] <= _T_3707 @[lsu_bus_buffer.scala 512:20] + node _T_3708 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 513:109] + reg _T_3709 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3708 : @[Reg.scala 28:19] + _T_3709 <= buf_dualtag_in[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualtag[0] <= _T_3701 @[lsu_bus_buffer.scala 510:20] - node _T_3702 = bits(buf_dual_in, 0, 0) @[lsu_bus_buffer.scala 511:74] - node _T_3703 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 511:107] - reg _T_3704 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3703 : @[Reg.scala 28:19] - _T_3704 <= _T_3702 @[Reg.scala 28:23] + buf_dualtag[0] <= _T_3709 @[lsu_bus_buffer.scala 513:20] + node _T_3710 = bits(buf_dual_in, 0, 0) @[lsu_bus_buffer.scala 514:74] + node _T_3711 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 514:107] + reg _T_3712 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3711 : @[Reg.scala 28:19] + _T_3712 <= _T_3710 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dual[0] <= _T_3704 @[lsu_bus_buffer.scala 511:17] - node _T_3705 = bits(buf_samedw_in, 0, 0) @[lsu_bus_buffer.scala 512:78] - node _T_3706 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 512:111] - reg _T_3707 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3706 : @[Reg.scala 28:19] - _T_3707 <= _T_3705 @[Reg.scala 28:23] + buf_dual[0] <= _T_3712 @[lsu_bus_buffer.scala 514:17] + node _T_3713 = bits(buf_samedw_in, 0, 0) @[lsu_bus_buffer.scala 515:78] + node _T_3714 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 515:111] + reg _T_3715 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3714 : @[Reg.scala 28:19] + _T_3715 <= _T_3713 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_samedw[0] <= _T_3707 @[lsu_bus_buffer.scala 512:19] - node _T_3708 = bits(buf_nomerge_in, 0, 0) @[lsu_bus_buffer.scala 513:80] - node _T_3709 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 513:113] - reg _T_3710 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3709 : @[Reg.scala 28:19] - _T_3710 <= _T_3708 @[Reg.scala 28:23] + buf_samedw[0] <= _T_3715 @[lsu_bus_buffer.scala 515:19] + node _T_3716 = bits(buf_nomerge_in, 0, 0) @[lsu_bus_buffer.scala 516:80] + node _T_3717 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 516:113] + reg _T_3718 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3717 : @[Reg.scala 28:19] + _T_3718 <= _T_3716 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_nomerge[0] <= _T_3710 @[lsu_bus_buffer.scala 513:20] - node _T_3711 = bits(buf_dualhi_in, 0, 0) @[lsu_bus_buffer.scala 514:78] - node _T_3712 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 514:111] - reg _T_3713 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3712 : @[Reg.scala 28:19] - _T_3713 <= _T_3711 @[Reg.scala 28:23] + buf_nomerge[0] <= _T_3718 @[lsu_bus_buffer.scala 516:20] + node _T_3719 = bits(buf_dualhi_in, 0, 0) @[lsu_bus_buffer.scala 517:78] + node _T_3720 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 517:111] + reg _T_3721 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3720 : @[Reg.scala 28:19] + _T_3721 <= _T_3719 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualhi[0] <= _T_3713 @[lsu_bus_buffer.scala 514:19] - node _T_3714 = eq(UInt<3>("h00"), buf_state[1]) @[Conditional.scala 37:30] - when _T_3714 : @[Conditional.scala 40:58] - node _T_3715 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 445:56] - node _T_3716 = mux(_T_3715, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 445:31] - buf_nxtstate[1] <= _T_3716 @[lsu_bus_buffer.scala 445:25] - node _T_3717 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 446:45] - node _T_3718 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 446:77] - node _T_3719 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 446:97] - node _T_3720 = and(_T_3718, _T_3719) @[lsu_bus_buffer.scala 446:95] - node _T_3721 = eq(UInt<1>("h01"), WrPtr0_r) @[lsu_bus_buffer.scala 446:117] - node _T_3722 = and(_T_3720, _T_3721) @[lsu_bus_buffer.scala 446:112] - node _T_3723 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 446:144] - node _T_3724 = eq(UInt<1>("h01"), WrPtr1_r) @[lsu_bus_buffer.scala 446:166] - node _T_3725 = and(_T_3723, _T_3724) @[lsu_bus_buffer.scala 446:161] - node _T_3726 = or(_T_3722, _T_3725) @[lsu_bus_buffer.scala 446:132] - node _T_3727 = and(_T_3717, _T_3726) @[lsu_bus_buffer.scala 446:63] - node _T_3728 = eq(UInt<1>("h01"), ibuf_tag) @[lsu_bus_buffer.scala 446:206] - node _T_3729 = and(ibuf_drain_vld, _T_3728) @[lsu_bus_buffer.scala 446:201] - node _T_3730 = or(_T_3727, _T_3729) @[lsu_bus_buffer.scala 446:183] - buf_state_en[1] <= _T_3730 @[lsu_bus_buffer.scala 446:25] - buf_wr_en[1] <= buf_state_en[1] @[lsu_bus_buffer.scala 447:22] - buf_data_en[1] <= buf_state_en[1] @[lsu_bus_buffer.scala 448:24] - node _T_3731 = eq(UInt<1>("h01"), ibuf_tag) @[lsu_bus_buffer.scala 449:52] - node _T_3732 = and(ibuf_drain_vld, _T_3731) @[lsu_bus_buffer.scala 449:47] - node _T_3733 = bits(_T_3732, 0, 0) @[lsu_bus_buffer.scala 449:73] - node _T_3734 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 449:90] - node _T_3735 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 449:114] - node _T_3736 = mux(_T_3733, _T_3734, _T_3735) @[lsu_bus_buffer.scala 449:30] - buf_data_in[1] <= _T_3736 @[lsu_bus_buffer.scala 449:24] - buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 450:34] + buf_dualhi[0] <= _T_3721 @[lsu_bus_buffer.scala 517:19] + node _T_3722 = eq(UInt<3>("h00"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3722 : @[Conditional.scala 40:58] + node _T_3723 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 442:56] + node _T_3724 = mux(_T_3723, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 442:31] + buf_nxtstate[1] <= _T_3724 @[lsu_bus_buffer.scala 442:25] + node _T_3725 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 443:45] + node _T_3726 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 443:77] + node _T_3727 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 443:97] + node _T_3728 = and(_T_3726, _T_3727) @[lsu_bus_buffer.scala 443:95] + node _T_3729 = eq(UInt<1>("h01"), WrPtr0_r) @[lsu_bus_buffer.scala 443:117] + node _T_3730 = and(_T_3728, _T_3729) @[lsu_bus_buffer.scala 443:112] + node _T_3731 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 443:144] + node _T_3732 = eq(UInt<1>("h01"), WrPtr1_r) @[lsu_bus_buffer.scala 443:166] + node _T_3733 = and(_T_3731, _T_3732) @[lsu_bus_buffer.scala 443:161] + node _T_3734 = or(_T_3730, _T_3733) @[lsu_bus_buffer.scala 443:132] + node _T_3735 = and(_T_3725, _T_3734) @[lsu_bus_buffer.scala 443:63] + node _T_3736 = eq(UInt<1>("h01"), ibuf_tag) @[lsu_bus_buffer.scala 443:206] + node _T_3737 = and(ibuf_drain_vld, _T_3736) @[lsu_bus_buffer.scala 443:201] + node _T_3738 = or(_T_3735, _T_3737) @[lsu_bus_buffer.scala 443:183] + buf_state_en[1] <= _T_3738 @[lsu_bus_buffer.scala 443:25] + buf_wr_en[1] <= buf_state_en[1] @[lsu_bus_buffer.scala 444:22] + buf_data_en[1] <= buf_state_en[1] @[lsu_bus_buffer.scala 445:24] + node _T_3739 = eq(UInt<1>("h01"), ibuf_tag) @[lsu_bus_buffer.scala 446:52] + node _T_3740 = and(ibuf_drain_vld, _T_3739) @[lsu_bus_buffer.scala 446:47] + node _T_3741 = bits(_T_3740, 0, 0) @[lsu_bus_buffer.scala 446:73] + node _T_3742 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 446:90] + node _T_3743 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 446:114] + node _T_3744 = mux(_T_3741, _T_3742, _T_3743) @[lsu_bus_buffer.scala 446:30] + buf_data_in[1] <= _T_3744 @[lsu_bus_buffer.scala 446:24] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 447:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 448:21] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] - node _T_3737 = eq(UInt<3>("h01"), buf_state[1]) @[Conditional.scala 37:30] - when _T_3737 : @[Conditional.scala 39:67] - node _T_3738 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 453:60] - node _T_3739 = mux(_T_3738, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 453:31] - buf_nxtstate[1] <= _T_3739 @[lsu_bus_buffer.scala 453:25] - node _T_3740 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 454:46] - buf_state_en[1] <= _T_3740 @[lsu_bus_buffer.scala 454:25] - buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 455:34] + node _T_3745 = eq(UInt<3>("h01"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3745 : @[Conditional.scala 39:67] + node _T_3746 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 451:60] + node _T_3747 = mux(_T_3746, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 451:31] + buf_nxtstate[1] <= _T_3747 @[lsu_bus_buffer.scala 451:25] + node _T_3748 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 452:46] + buf_state_en[1] <= _T_3748 @[lsu_bus_buffer.scala 452:25] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 453:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 454:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3741 = eq(UInt<3>("h02"), buf_state[1]) @[Conditional.scala 37:30] - when _T_3741 : @[Conditional.scala 39:67] - node _T_3742 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 458:60] - node _T_3743 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 458:89] - node _T_3744 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 458:124] - node _T_3745 = and(_T_3743, _T_3744) @[lsu_bus_buffer.scala 458:104] - node _T_3746 = mux(_T_3745, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 458:75] - node _T_3747 = mux(_T_3742, UInt<3>("h00"), _T_3746) @[lsu_bus_buffer.scala 458:31] - buf_nxtstate[1] <= _T_3747 @[lsu_bus_buffer.scala 458:25] - node _T_3748 = eq(obuf_tag0, UInt<3>("h01")) @[lsu_bus_buffer.scala 459:48] - node _T_3749 = eq(obuf_tag1, UInt<3>("h01")) @[lsu_bus_buffer.scala 459:104] - node _T_3750 = and(obuf_merge, _T_3749) @[lsu_bus_buffer.scala 459:91] - node _T_3751 = or(_T_3748, _T_3750) @[lsu_bus_buffer.scala 459:77] - node _T_3752 = and(_T_3751, obuf_valid) @[lsu_bus_buffer.scala 459:135] - node _T_3753 = and(_T_3752, obuf_wr_enQ) @[lsu_bus_buffer.scala 459:148] - buf_cmd_state_bus_en[1] <= _T_3753 @[lsu_bus_buffer.scala 459:33] - buf_state_bus_en[1] <= buf_cmd_state_bus_en[1] @[lsu_bus_buffer.scala 460:29] - node _T_3754 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 461:49] - node _T_3755 = or(_T_3754, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 461:70] - buf_state_en[1] <= _T_3755 @[lsu_bus_buffer.scala 461:25] - buf_ldfwd_in[1] <= UInt<1>("h01") @[lsu_bus_buffer.scala 462:25] - node _T_3756 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 463:56] - node _T_3757 = eq(_T_3756, UInt<1>("h00")) @[lsu_bus_buffer.scala 463:46] - node _T_3758 = and(buf_state_en[1], _T_3757) @[lsu_bus_buffer.scala 463:44] - node _T_3759 = and(_T_3758, obuf_nosend) @[lsu_bus_buffer.scala 463:60] - node _T_3760 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 463:76] - node _T_3761 = and(_T_3759, _T_3760) @[lsu_bus_buffer.scala 463:74] - buf_ldfwd_en[1] <= _T_3761 @[lsu_bus_buffer.scala 463:25] - node _T_3762 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 464:46] - buf_ldfwdtag_in[1] <= _T_3762 @[lsu_bus_buffer.scala 464:28] - node _T_3763 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 465:47] - node _T_3764 = and(_T_3763, obuf_nosend) @[lsu_bus_buffer.scala 465:67] - node _T_3765 = and(_T_3764, bus_rsp_read) @[lsu_bus_buffer.scala 465:81] - buf_data_en[1] <= _T_3765 @[lsu_bus_buffer.scala 465:24] - node _T_3766 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 466:48] - node _T_3767 = and(_T_3766, obuf_nosend) @[lsu_bus_buffer.scala 466:68] - node _T_3768 = and(_T_3767, bus_rsp_read_error) @[lsu_bus_buffer.scala 466:82] - buf_error_en[1] <= _T_3768 @[lsu_bus_buffer.scala 466:25] - node _T_3769 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 467:61] - node _T_3770 = bits(buf_addr[1], 2, 2) @[lsu_bus_buffer.scala 467:85] - node _T_3771 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 467:103] - node _T_3772 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 467:126] - node _T_3773 = mux(_T_3770, _T_3771, _T_3772) @[lsu_bus_buffer.scala 467:73] - node _T_3774 = mux(buf_error_en[1], _T_3769, _T_3773) @[lsu_bus_buffer.scala 467:30] - buf_data_in[1] <= _T_3774 @[lsu_bus_buffer.scala 467:24] + node _T_3749 = eq(UInt<3>("h02"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3749 : @[Conditional.scala 39:67] + node _T_3750 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 457:60] + node _T_3751 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 457:89] + node _T_3752 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 457:124] + node _T_3753 = and(_T_3751, _T_3752) @[lsu_bus_buffer.scala 457:104] + node _T_3754 = mux(_T_3753, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 457:75] + node _T_3755 = mux(_T_3750, UInt<3>("h00"), _T_3754) @[lsu_bus_buffer.scala 457:31] + buf_nxtstate[1] <= _T_3755 @[lsu_bus_buffer.scala 457:25] + node _T_3756 = eq(obuf_tag0, UInt<3>("h01")) @[lsu_bus_buffer.scala 458:48] + node _T_3757 = eq(obuf_tag1, UInt<3>("h01")) @[lsu_bus_buffer.scala 458:104] + node _T_3758 = and(obuf_merge, _T_3757) @[lsu_bus_buffer.scala 458:91] + node _T_3759 = or(_T_3756, _T_3758) @[lsu_bus_buffer.scala 458:77] + node _T_3760 = and(_T_3759, obuf_valid) @[lsu_bus_buffer.scala 458:135] + node _T_3761 = and(_T_3760, obuf_wr_enQ) @[lsu_bus_buffer.scala 458:148] + buf_cmd_state_bus_en[1] <= _T_3761 @[lsu_bus_buffer.scala 458:33] + buf_state_bus_en[1] <= buf_cmd_state_bus_en[1] @[lsu_bus_buffer.scala 459:29] + node _T_3762 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 460:49] + node _T_3763 = or(_T_3762, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 460:70] + buf_state_en[1] <= _T_3763 @[lsu_bus_buffer.scala 460:25] + buf_ldfwd_in[1] <= UInt<1>("h01") @[lsu_bus_buffer.scala 461:25] + node _T_3764 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 462:56] + node _T_3765 = eq(_T_3764, UInt<1>("h00")) @[lsu_bus_buffer.scala 462:46] + node _T_3766 = and(buf_state_en[1], _T_3765) @[lsu_bus_buffer.scala 462:44] + node _T_3767 = and(_T_3766, obuf_nosend) @[lsu_bus_buffer.scala 462:60] + node _T_3768 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 462:76] + node _T_3769 = and(_T_3767, _T_3768) @[lsu_bus_buffer.scala 462:74] + buf_ldfwd_en[1] <= _T_3769 @[lsu_bus_buffer.scala 462:25] + node _T_3770 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 463:46] + buf_ldfwdtag_in[1] <= _T_3770 @[lsu_bus_buffer.scala 463:28] + node _T_3771 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 464:47] + node _T_3772 = and(_T_3771, obuf_nosend) @[lsu_bus_buffer.scala 464:67] + node _T_3773 = and(_T_3772, bus_rsp_read) @[lsu_bus_buffer.scala 464:81] + buf_data_en[1] <= _T_3773 @[lsu_bus_buffer.scala 464:24] + node _T_3774 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 465:48] + node _T_3775 = and(_T_3774, obuf_nosend) @[lsu_bus_buffer.scala 465:68] + node _T_3776 = and(_T_3775, bus_rsp_read_error) @[lsu_bus_buffer.scala 465:82] + buf_error_en[1] <= _T_3776 @[lsu_bus_buffer.scala 465:25] + node _T_3777 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 466:61] + node _T_3778 = bits(buf_addr[1], 2, 2) @[lsu_bus_buffer.scala 466:85] + node _T_3779 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 466:103] + node _T_3780 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 466:126] + node _T_3781 = mux(_T_3778, _T_3779, _T_3780) @[lsu_bus_buffer.scala 466:73] + node _T_3782 = mux(buf_error_en[1], _T_3777, _T_3781) @[lsu_bus_buffer.scala 466:30] + buf_data_in[1] <= _T_3782 @[lsu_bus_buffer.scala 466:24] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 467:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3775 = eq(UInt<3>("h03"), buf_state[1]) @[Conditional.scala 37:30] - when _T_3775 : @[Conditional.scala 39:67] - node _T_3776 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 470:67] - node _T_3777 = and(_T_3776, bus_rsp_write_error) @[lsu_bus_buffer.scala 470:71] - node _T_3778 = or(io.dec_tlu_force_halt, _T_3777) @[lsu_bus_buffer.scala 470:55] - node _T_3779 = bits(_T_3778, 0, 0) @[lsu_bus_buffer.scala 470:101] - node _T_3780 = eq(buf_samedw[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 471:30] - node _T_3781 = and(buf_dual[1], _T_3780) @[lsu_bus_buffer.scala 471:28] - node _T_3782 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 471:57] - node _T_3783 = eq(_T_3782, UInt<1>("h00")) @[lsu_bus_buffer.scala 471:47] - node _T_3784 = and(_T_3781, _T_3783) @[lsu_bus_buffer.scala 471:45] - node _T_3785 = neq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[lsu_bus_buffer.scala 471:90] - node _T_3786 = and(_T_3784, _T_3785) @[lsu_bus_buffer.scala 471:61] - node _T_3787 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 472:27] - node _T_3788 = or(_T_3787, any_done_wait_state) @[lsu_bus_buffer.scala 472:31] - node _T_3789 = eq(buf_samedw[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 472:70] - node _T_3790 = and(buf_dual[1], _T_3789) @[lsu_bus_buffer.scala 472:68] - node _T_3791 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 472:97] - node _T_3792 = eq(_T_3791, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:87] - node _T_3793 = and(_T_3790, _T_3792) @[lsu_bus_buffer.scala 472:85] - node _T_3794 = eq(buf_dualtag[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] - node _T_3795 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 60:129] - node _T_3796 = eq(buf_dualtag[1], UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] - node _T_3797 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 60:129] - node _T_3798 = eq(buf_dualtag[1], UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] - node _T_3799 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 60:129] - node _T_3800 = eq(buf_dualtag[1], UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] - node _T_3801 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 60:129] - node _T_3802 = mux(_T_3794, _T_3795, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3803 = mux(_T_3796, _T_3797, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3804 = mux(_T_3798, _T_3799, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3805 = mux(_T_3800, _T_3801, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3806 = or(_T_3802, _T_3803) @[Mux.scala 27:72] - node _T_3807 = or(_T_3806, _T_3804) @[Mux.scala 27:72] - node _T_3808 = or(_T_3807, _T_3805) @[Mux.scala 27:72] - wire _T_3809 : UInt<1> @[Mux.scala 27:72] - _T_3809 <= _T_3808 @[Mux.scala 27:72] - node _T_3810 = and(_T_3793, _T_3809) @[lsu_bus_buffer.scala 472:101] - node _T_3811 = eq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[lsu_bus_buffer.scala 472:167] - node _T_3812 = and(_T_3810, _T_3811) @[lsu_bus_buffer.scala 472:138] - node _T_3813 = and(_T_3812, any_done_wait_state) @[lsu_bus_buffer.scala 472:187] - node _T_3814 = or(_T_3788, _T_3813) @[lsu_bus_buffer.scala 472:53] - node _T_3815 = mux(_T_3814, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 472:16] - node _T_3816 = mux(_T_3786, UInt<3>("h04"), _T_3815) @[lsu_bus_buffer.scala 471:14] - node _T_3817 = mux(_T_3779, UInt<3>("h00"), _T_3816) @[lsu_bus_buffer.scala 470:31] - buf_nxtstate[1] <= _T_3817 @[lsu_bus_buffer.scala 470:25] - node _T_3818 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 473:73] - node _T_3819 = and(bus_rsp_write, _T_3818) @[lsu_bus_buffer.scala 473:52] - node _T_3820 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 474:46] - node _T_3821 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 475:23] - node _T_3822 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[lsu_bus_buffer.scala 475:47] - node _T_3823 = and(_T_3821, _T_3822) @[lsu_bus_buffer.scala 475:27] - node _T_3824 = or(_T_3820, _T_3823) @[lsu_bus_buffer.scala 474:77] - node _T_3825 = and(buf_dual[1], buf_dualhi[1]) @[lsu_bus_buffer.scala 476:26] - node _T_3826 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 476:54] - node _T_3827 = not(_T_3826) @[lsu_bus_buffer.scala 476:44] - node _T_3828 = and(_T_3825, _T_3827) @[lsu_bus_buffer.scala 476:42] - node _T_3829 = and(_T_3828, buf_samedw[1]) @[lsu_bus_buffer.scala 476:58] - node _T_3830 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[lsu_bus_buffer.scala 476:94] - node _T_3831 = and(_T_3829, _T_3830) @[lsu_bus_buffer.scala 476:74] - node _T_3832 = or(_T_3824, _T_3831) @[lsu_bus_buffer.scala 475:71] - node _T_3833 = and(bus_rsp_read, _T_3832) @[lsu_bus_buffer.scala 474:25] - node _T_3834 = or(_T_3819, _T_3833) @[lsu_bus_buffer.scala 473:105] - buf_resp_state_bus_en[1] <= _T_3834 @[lsu_bus_buffer.scala 473:34] + node _T_3783 = eq(UInt<3>("h03"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3783 : @[Conditional.scala 39:67] + node _T_3784 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 470:69] + node _T_3785 = eq(bus_rsp_write_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 470:75] + node _T_3786 = and(_T_3784, _T_3785) @[lsu_bus_buffer.scala 470:73] + node _T_3787 = or(io.dec_tlu_force_halt, _T_3786) @[lsu_bus_buffer.scala 470:57] + node _T_3788 = bits(_T_3787, 0, 0) @[lsu_bus_buffer.scala 470:104] + node _T_3789 = eq(buf_samedw[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 471:30] + node _T_3790 = and(buf_dual[1], _T_3789) @[lsu_bus_buffer.scala 471:28] + node _T_3791 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 471:57] + node _T_3792 = eq(_T_3791, UInt<1>("h00")) @[lsu_bus_buffer.scala 471:47] + node _T_3793 = and(_T_3790, _T_3792) @[lsu_bus_buffer.scala 471:45] + node _T_3794 = neq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[lsu_bus_buffer.scala 471:90] + node _T_3795 = and(_T_3793, _T_3794) @[lsu_bus_buffer.scala 471:61] + node _T_3796 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 472:27] + node _T_3797 = or(_T_3796, any_done_wait_state) @[lsu_bus_buffer.scala 472:31] + node _T_3798 = eq(buf_samedw[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 472:70] + node _T_3799 = and(buf_dual[1], _T_3798) @[lsu_bus_buffer.scala 472:68] + node _T_3800 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 472:97] + node _T_3801 = eq(_T_3800, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:87] + node _T_3802 = and(_T_3799, _T_3801) @[lsu_bus_buffer.scala 472:85] + node _T_3803 = eq(buf_dualtag[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] + node _T_3804 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 60:129] + node _T_3805 = eq(buf_dualtag[1], UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] + node _T_3806 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 60:129] + node _T_3807 = eq(buf_dualtag[1], UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] + node _T_3808 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 60:129] + node _T_3809 = eq(buf_dualtag[1], UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] + node _T_3810 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 60:129] + node _T_3811 = mux(_T_3803, _T_3804, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3812 = mux(_T_3805, _T_3806, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3813 = mux(_T_3807, _T_3808, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3814 = mux(_T_3809, _T_3810, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3815 = or(_T_3811, _T_3812) @[Mux.scala 27:72] + node _T_3816 = or(_T_3815, _T_3813) @[Mux.scala 27:72] + node _T_3817 = or(_T_3816, _T_3814) @[Mux.scala 27:72] + wire _T_3818 : UInt<1> @[Mux.scala 27:72] + _T_3818 <= _T_3817 @[Mux.scala 27:72] + node _T_3819 = and(_T_3802, _T_3818) @[lsu_bus_buffer.scala 472:101] + node _T_3820 = eq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[lsu_bus_buffer.scala 472:167] + node _T_3821 = and(_T_3819, _T_3820) @[lsu_bus_buffer.scala 472:138] + node _T_3822 = and(_T_3821, any_done_wait_state) @[lsu_bus_buffer.scala 472:187] + node _T_3823 = or(_T_3797, _T_3822) @[lsu_bus_buffer.scala 472:53] + node _T_3824 = mux(_T_3823, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 472:16] + node _T_3825 = mux(_T_3795, UInt<3>("h04"), _T_3824) @[lsu_bus_buffer.scala 471:14] + node _T_3826 = mux(_T_3788, UInt<3>("h00"), _T_3825) @[lsu_bus_buffer.scala 470:33] + buf_nxtstate[1] <= _T_3826 @[lsu_bus_buffer.scala 470:27] + node _T_3827 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 473:73] + node _T_3828 = and(bus_rsp_write, _T_3827) @[lsu_bus_buffer.scala 473:52] + node _T_3829 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 474:46] + node _T_3830 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 475:23] + node _T_3831 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[lsu_bus_buffer.scala 475:47] + node _T_3832 = and(_T_3830, _T_3831) @[lsu_bus_buffer.scala 475:27] + node _T_3833 = or(_T_3829, _T_3832) @[lsu_bus_buffer.scala 474:77] + node _T_3834 = and(buf_dual[1], buf_dualhi[1]) @[lsu_bus_buffer.scala 476:26] + node _T_3835 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 476:54] + node _T_3836 = not(_T_3835) @[lsu_bus_buffer.scala 476:44] + node _T_3837 = and(_T_3834, _T_3836) @[lsu_bus_buffer.scala 476:42] + node _T_3838 = and(_T_3837, buf_samedw[1]) @[lsu_bus_buffer.scala 476:58] + node _T_3839 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[lsu_bus_buffer.scala 476:94] + node _T_3840 = and(_T_3838, _T_3839) @[lsu_bus_buffer.scala 476:74] + node _T_3841 = or(_T_3833, _T_3840) @[lsu_bus_buffer.scala 475:71] + node _T_3842 = and(bus_rsp_read, _T_3841) @[lsu_bus_buffer.scala 474:25] + node _T_3843 = or(_T_3828, _T_3842) @[lsu_bus_buffer.scala 473:105] + buf_resp_state_bus_en[1] <= _T_3843 @[lsu_bus_buffer.scala 473:34] buf_state_bus_en[1] <= buf_resp_state_bus_en[1] @[lsu_bus_buffer.scala 477:29] - node _T_3835 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 478:49] - node _T_3836 = or(_T_3835, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 478:70] - buf_state_en[1] <= _T_3836 @[lsu_bus_buffer.scala 478:25] - node _T_3837 = and(buf_state_bus_en[1], bus_rsp_read) @[lsu_bus_buffer.scala 479:47] - node _T_3838 = and(_T_3837, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 479:62] - buf_data_en[1] <= _T_3838 @[lsu_bus_buffer.scala 479:24] - node _T_3839 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:48] - node _T_3840 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 480:111] - node _T_3841 = and(bus_rsp_read_error, _T_3840) @[lsu_bus_buffer.scala 480:91] - node _T_3842 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 481:42] - node _T_3843 = and(bus_rsp_read_error, _T_3842) @[lsu_bus_buffer.scala 481:31] - node _T_3844 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[lsu_bus_buffer.scala 481:66] - node _T_3845 = and(_T_3843, _T_3844) @[lsu_bus_buffer.scala 481:46] - node _T_3846 = or(_T_3841, _T_3845) @[lsu_bus_buffer.scala 480:143] - node _T_3847 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 482:54] - node _T_3848 = and(bus_rsp_write_error, _T_3847) @[lsu_bus_buffer.scala 482:33] - node _T_3849 = or(_T_3846, _T_3848) @[lsu_bus_buffer.scala 481:88] - node _T_3850 = and(_T_3839, _T_3849) @[lsu_bus_buffer.scala 480:68] - buf_error_en[1] <= _T_3850 @[lsu_bus_buffer.scala 480:25] - node _T_3851 = eq(buf_error_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 483:50] - node _T_3852 = and(buf_state_en[1], _T_3851) @[lsu_bus_buffer.scala 483:48] - node _T_3853 = bits(buf_addr[1], 2, 2) @[lsu_bus_buffer.scala 483:84] - node _T_3854 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 483:102] - node _T_3855 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:125] - node _T_3856 = mux(_T_3853, _T_3854, _T_3855) @[lsu_bus_buffer.scala 483:72] - node _T_3857 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:148] - node _T_3858 = mux(_T_3852, _T_3856, _T_3857) @[lsu_bus_buffer.scala 483:30] - buf_data_in[1] <= _T_3858 @[lsu_bus_buffer.scala 483:24] + node _T_3844 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 478:49] + node _T_3845 = or(_T_3844, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 478:70] + buf_state_en[1] <= _T_3845 @[lsu_bus_buffer.scala 478:25] + node _T_3846 = and(buf_state_bus_en[1], bus_rsp_read) @[lsu_bus_buffer.scala 479:47] + node _T_3847 = and(_T_3846, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 479:62] + buf_data_en[1] <= _T_3847 @[lsu_bus_buffer.scala 479:24] + node _T_3848 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:48] + node _T_3849 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 480:111] + node _T_3850 = and(bus_rsp_read_error, _T_3849) @[lsu_bus_buffer.scala 480:91] + node _T_3851 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 481:42] + node _T_3852 = and(bus_rsp_read_error, _T_3851) @[lsu_bus_buffer.scala 481:31] + node _T_3853 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[lsu_bus_buffer.scala 481:66] + node _T_3854 = and(_T_3852, _T_3853) @[lsu_bus_buffer.scala 481:46] + node _T_3855 = or(_T_3850, _T_3854) @[lsu_bus_buffer.scala 480:143] + node _T_3856 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 482:54] + node _T_3857 = and(bus_rsp_write_error, _T_3856) @[lsu_bus_buffer.scala 482:33] + node _T_3858 = or(_T_3855, _T_3857) @[lsu_bus_buffer.scala 481:88] + node _T_3859 = and(_T_3848, _T_3858) @[lsu_bus_buffer.scala 480:68] + buf_error_en[1] <= _T_3859 @[lsu_bus_buffer.scala 480:25] + node _T_3860 = eq(buf_error_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 483:50] + node _T_3861 = and(buf_state_en[1], _T_3860) @[lsu_bus_buffer.scala 483:48] + node _T_3862 = bits(buf_addr[1], 2, 2) @[lsu_bus_buffer.scala 483:84] + node _T_3863 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 483:102] + node _T_3864 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:125] + node _T_3865 = mux(_T_3862, _T_3863, _T_3864) @[lsu_bus_buffer.scala 483:72] + node _T_3866 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:148] + node _T_3867 = mux(_T_3861, _T_3865, _T_3866) @[lsu_bus_buffer.scala 483:30] + buf_data_in[1] <= _T_3867 @[lsu_bus_buffer.scala 483:24] buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 484:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 485:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3859 = eq(UInt<3>("h04"), buf_state[1]) @[Conditional.scala 37:30] - when _T_3859 : @[Conditional.scala 39:67] - node _T_3860 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 487:60] - node _T_3861 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 487:86] - node _T_3862 = dshr(buf_ldfwd, buf_dualtag[1]) @[lsu_bus_buffer.scala 487:101] - node _T_3863 = bits(_T_3862, 0, 0) @[lsu_bus_buffer.scala 487:101] - node _T_3864 = or(_T_3861, _T_3863) @[lsu_bus_buffer.scala 487:90] - node _T_3865 = or(_T_3864, any_done_wait_state) @[lsu_bus_buffer.scala 487:118] - node _T_3866 = mux(_T_3865, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 487:75] - node _T_3867 = mux(_T_3860, UInt<3>("h00"), _T_3866) @[lsu_bus_buffer.scala 487:31] - buf_nxtstate[1] <= _T_3867 @[lsu_bus_buffer.scala 487:25] - node _T_3868 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[lsu_bus_buffer.scala 488:66] - node _T_3869 = dshr(buf_ldfwd, buf_dualtag[1]) @[lsu_bus_buffer.scala 489:21] - node _T_3870 = bits(_T_3869, 0, 0) @[lsu_bus_buffer.scala 489:21] - node _T_3871 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[1]]) @[lsu_bus_buffer.scala 489:58] - node _T_3872 = and(_T_3870, _T_3871) @[lsu_bus_buffer.scala 489:38] - node _T_3873 = or(_T_3868, _T_3872) @[lsu_bus_buffer.scala 488:95] - node _T_3874 = and(bus_rsp_read, _T_3873) @[lsu_bus_buffer.scala 488:45] - buf_state_bus_en[1] <= _T_3874 @[lsu_bus_buffer.scala 488:29] - node _T_3875 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 490:49] - node _T_3876 = or(_T_3875, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 490:70] - buf_state_en[1] <= _T_3876 @[lsu_bus_buffer.scala 490:25] - buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 491:34] + node _T_3868 = eq(UInt<3>("h04"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3868 : @[Conditional.scala 39:67] + node _T_3869 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 488:60] + node _T_3870 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 488:86] + node _T_3871 = dshr(buf_ldfwd, buf_dualtag[1]) @[lsu_bus_buffer.scala 488:101] + node _T_3872 = bits(_T_3871, 0, 0) @[lsu_bus_buffer.scala 488:101] + node _T_3873 = or(_T_3870, _T_3872) @[lsu_bus_buffer.scala 488:90] + node _T_3874 = or(_T_3873, any_done_wait_state) @[lsu_bus_buffer.scala 488:118] + node _T_3875 = mux(_T_3874, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 488:75] + node _T_3876 = mux(_T_3869, UInt<3>("h00"), _T_3875) @[lsu_bus_buffer.scala 488:31] + buf_nxtstate[1] <= _T_3876 @[lsu_bus_buffer.scala 488:25] + node _T_3877 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[lsu_bus_buffer.scala 489:66] + node _T_3878 = dshr(buf_ldfwd, buf_dualtag[1]) @[lsu_bus_buffer.scala 490:21] + node _T_3879 = bits(_T_3878, 0, 0) @[lsu_bus_buffer.scala 490:21] + node _T_3880 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[1]]) @[lsu_bus_buffer.scala 490:58] + node _T_3881 = and(_T_3879, _T_3880) @[lsu_bus_buffer.scala 490:38] + node _T_3882 = or(_T_3877, _T_3881) @[lsu_bus_buffer.scala 489:95] + node _T_3883 = and(bus_rsp_read, _T_3882) @[lsu_bus_buffer.scala 489:45] + buf_state_bus_en[1] <= _T_3883 @[lsu_bus_buffer.scala 489:29] + node _T_3884 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 491:49] + node _T_3885 = or(_T_3884, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 491:70] + buf_state_en[1] <= _T_3885 @[lsu_bus_buffer.scala 491:25] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 492:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 493:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3877 = eq(UInt<3>("h05"), buf_state[1]) @[Conditional.scala 37:30] - when _T_3877 : @[Conditional.scala 39:67] - node _T_3878 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 494:60] - node _T_3879 = mux(_T_3878, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 494:31] - buf_nxtstate[1] <= _T_3879 @[lsu_bus_buffer.scala 494:25] - node _T_3880 = eq(RspPtr, UInt<2>("h01")) @[lsu_bus_buffer.scala 495:37] - node _T_3881 = eq(buf_dualtag[1], RspPtr) @[lsu_bus_buffer.scala 495:98] - node _T_3882 = and(buf_dual[1], _T_3881) @[lsu_bus_buffer.scala 495:80] - node _T_3883 = or(_T_3880, _T_3882) @[lsu_bus_buffer.scala 495:65] - node _T_3884 = or(_T_3883, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 495:112] - buf_state_en[1] <= _T_3884 @[lsu_bus_buffer.scala 495:25] - buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 496:34] + node _T_3886 = eq(UInt<3>("h05"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3886 : @[Conditional.scala 39:67] + node _T_3887 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 496:60] + node _T_3888 = mux(_T_3887, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 496:31] + buf_nxtstate[1] <= _T_3888 @[lsu_bus_buffer.scala 496:25] + node _T_3889 = eq(RspPtr, UInt<2>("h01")) @[lsu_bus_buffer.scala 497:37] + node _T_3890 = eq(buf_dualtag[1], RspPtr) @[lsu_bus_buffer.scala 497:98] + node _T_3891 = and(buf_dual[1], _T_3890) @[lsu_bus_buffer.scala 497:80] + node _T_3892 = or(_T_3889, _T_3891) @[lsu_bus_buffer.scala 497:65] + node _T_3893 = or(_T_3892, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 497:112] + buf_state_en[1] <= _T_3893 @[lsu_bus_buffer.scala 497:25] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 498:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 499:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3885 = eq(UInt<3>("h06"), buf_state[1]) @[Conditional.scala 37:30] - when _T_3885 : @[Conditional.scala 39:67] - buf_nxtstate[1] <= UInt<3>("h00") @[lsu_bus_buffer.scala 499:25] - buf_rst[1] <= UInt<1>("h01") @[lsu_bus_buffer.scala 500:20] - buf_state_en[1] <= UInt<1>("h01") @[lsu_bus_buffer.scala 501:25] - buf_ldfwd_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 502:25] - buf_ldfwd_en[1] <= buf_state_en[1] @[lsu_bus_buffer.scala 503:25] - buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 504:34] + node _T_3894 = eq(UInt<3>("h06"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3894 : @[Conditional.scala 39:67] + buf_nxtstate[1] <= UInt<3>("h00") @[lsu_bus_buffer.scala 502:25] + buf_rst[1] <= UInt<1>("h01") @[lsu_bus_buffer.scala 503:20] + buf_state_en[1] <= UInt<1>("h01") @[lsu_bus_buffer.scala 504:25] + buf_ldfwd_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 505:25] + buf_ldfwd_en[1] <= buf_state_en[1] @[lsu_bus_buffer.scala 506:25] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 507:34] skip @[Conditional.scala 39:67] - node _T_3886 = bits(buf_state_en[1], 0, 0) @[lsu_bus_buffer.scala 507:108] - reg _T_3887 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3886 : @[Reg.scala 28:19] - _T_3887 <= buf_nxtstate[1] @[Reg.scala 28:23] + node _T_3895 = bits(buf_state_en[1], 0, 0) @[lsu_bus_buffer.scala 510:108] + reg _T_3896 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3895 : @[Reg.scala 28:19] + _T_3896 <= buf_nxtstate[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_state[1] <= _T_3887 @[lsu_bus_buffer.scala 507:18] - reg _T_3888 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 508:60] - _T_3888 <= buf_age_in_1 @[lsu_bus_buffer.scala 508:60] - buf_ageQ[1] <= _T_3888 @[lsu_bus_buffer.scala 508:17] - reg _T_3889 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 509:63] - _T_3889 <= buf_rspage_in[1] @[lsu_bus_buffer.scala 509:63] - buf_rspageQ[1] <= _T_3889 @[lsu_bus_buffer.scala 509:20] - node _T_3890 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 510:109] - reg _T_3891 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3890 : @[Reg.scala 28:19] - _T_3891 <= buf_dualtag_in[1] @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_dualtag[1] <= _T_3891 @[lsu_bus_buffer.scala 510:20] - node _T_3892 = bits(buf_dual_in, 1, 1) @[lsu_bus_buffer.scala 511:74] - node _T_3893 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 511:107] - reg _T_3894 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3893 : @[Reg.scala 28:19] - _T_3894 <= _T_3892 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_dual[1] <= _T_3894 @[lsu_bus_buffer.scala 511:17] - node _T_3895 = bits(buf_samedw_in, 1, 1) @[lsu_bus_buffer.scala 512:78] - node _T_3896 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 512:111] - reg _T_3897 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3896 : @[Reg.scala 28:19] - _T_3897 <= _T_3895 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_samedw[1] <= _T_3897 @[lsu_bus_buffer.scala 512:19] - node _T_3898 = bits(buf_nomerge_in, 1, 1) @[lsu_bus_buffer.scala 513:80] - node _T_3899 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 513:113] - reg _T_3900 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + buf_state[1] <= _T_3896 @[lsu_bus_buffer.scala 510:18] + reg _T_3897 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 511:60] + _T_3897 <= buf_age_in_1 @[lsu_bus_buffer.scala 511:60] + buf_ageQ[1] <= _T_3897 @[lsu_bus_buffer.scala 511:17] + reg _T_3898 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 512:63] + _T_3898 <= buf_rspage_in[1] @[lsu_bus_buffer.scala 512:63] + buf_rspageQ[1] <= _T_3898 @[lsu_bus_buffer.scala 512:20] + node _T_3899 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 513:109] + reg _T_3900 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3899 : @[Reg.scala 28:19] - _T_3900 <= _T_3898 @[Reg.scala 28:23] + _T_3900 <= buf_dualtag_in[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_nomerge[1] <= _T_3900 @[lsu_bus_buffer.scala 513:20] - node _T_3901 = bits(buf_dualhi_in, 1, 1) @[lsu_bus_buffer.scala 514:78] - node _T_3902 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 514:111] + buf_dualtag[1] <= _T_3900 @[lsu_bus_buffer.scala 513:20] + node _T_3901 = bits(buf_dual_in, 1, 1) @[lsu_bus_buffer.scala 514:74] + node _T_3902 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 514:107] reg _T_3903 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3902 : @[Reg.scala 28:19] _T_3903 <= _T_3901 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualhi[1] <= _T_3903 @[lsu_bus_buffer.scala 514:19] - node _T_3904 = eq(UInt<3>("h00"), buf_state[2]) @[Conditional.scala 37:30] - when _T_3904 : @[Conditional.scala 40:58] - node _T_3905 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 445:56] - node _T_3906 = mux(_T_3905, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 445:31] - buf_nxtstate[2] <= _T_3906 @[lsu_bus_buffer.scala 445:25] - node _T_3907 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 446:45] - node _T_3908 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 446:77] - node _T_3909 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 446:97] - node _T_3910 = and(_T_3908, _T_3909) @[lsu_bus_buffer.scala 446:95] - node _T_3911 = eq(UInt<2>("h02"), WrPtr0_r) @[lsu_bus_buffer.scala 446:117] - node _T_3912 = and(_T_3910, _T_3911) @[lsu_bus_buffer.scala 446:112] - node _T_3913 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 446:144] - node _T_3914 = eq(UInt<2>("h02"), WrPtr1_r) @[lsu_bus_buffer.scala 446:166] - node _T_3915 = and(_T_3913, _T_3914) @[lsu_bus_buffer.scala 446:161] - node _T_3916 = or(_T_3912, _T_3915) @[lsu_bus_buffer.scala 446:132] - node _T_3917 = and(_T_3907, _T_3916) @[lsu_bus_buffer.scala 446:63] - node _T_3918 = eq(UInt<2>("h02"), ibuf_tag) @[lsu_bus_buffer.scala 446:206] - node _T_3919 = and(ibuf_drain_vld, _T_3918) @[lsu_bus_buffer.scala 446:201] - node _T_3920 = or(_T_3917, _T_3919) @[lsu_bus_buffer.scala 446:183] - buf_state_en[2] <= _T_3920 @[lsu_bus_buffer.scala 446:25] - buf_wr_en[2] <= buf_state_en[2] @[lsu_bus_buffer.scala 447:22] - buf_data_en[2] <= buf_state_en[2] @[lsu_bus_buffer.scala 448:24] - node _T_3921 = eq(UInt<2>("h02"), ibuf_tag) @[lsu_bus_buffer.scala 449:52] - node _T_3922 = and(ibuf_drain_vld, _T_3921) @[lsu_bus_buffer.scala 449:47] - node _T_3923 = bits(_T_3922, 0, 0) @[lsu_bus_buffer.scala 449:73] - node _T_3924 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 449:90] - node _T_3925 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 449:114] - node _T_3926 = mux(_T_3923, _T_3924, _T_3925) @[lsu_bus_buffer.scala 449:30] - buf_data_in[2] <= _T_3926 @[lsu_bus_buffer.scala 449:24] - buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 450:34] + buf_dual[1] <= _T_3903 @[lsu_bus_buffer.scala 514:17] + node _T_3904 = bits(buf_samedw_in, 1, 1) @[lsu_bus_buffer.scala 515:78] + node _T_3905 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 515:111] + reg _T_3906 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3905 : @[Reg.scala 28:19] + _T_3906 <= _T_3904 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_samedw[1] <= _T_3906 @[lsu_bus_buffer.scala 515:19] + node _T_3907 = bits(buf_nomerge_in, 1, 1) @[lsu_bus_buffer.scala 516:80] + node _T_3908 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 516:113] + reg _T_3909 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3908 : @[Reg.scala 28:19] + _T_3909 <= _T_3907 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_nomerge[1] <= _T_3909 @[lsu_bus_buffer.scala 516:20] + node _T_3910 = bits(buf_dualhi_in, 1, 1) @[lsu_bus_buffer.scala 517:78] + node _T_3911 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 517:111] + reg _T_3912 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3911 : @[Reg.scala 28:19] + _T_3912 <= _T_3910 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualhi[1] <= _T_3912 @[lsu_bus_buffer.scala 517:19] + node _T_3913 = eq(UInt<3>("h00"), buf_state[2]) @[Conditional.scala 37:30] + when _T_3913 : @[Conditional.scala 40:58] + node _T_3914 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 442:56] + node _T_3915 = mux(_T_3914, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 442:31] + buf_nxtstate[2] <= _T_3915 @[lsu_bus_buffer.scala 442:25] + node _T_3916 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 443:45] + node _T_3917 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 443:77] + node _T_3918 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 443:97] + node _T_3919 = and(_T_3917, _T_3918) @[lsu_bus_buffer.scala 443:95] + node _T_3920 = eq(UInt<2>("h02"), WrPtr0_r) @[lsu_bus_buffer.scala 443:117] + node _T_3921 = and(_T_3919, _T_3920) @[lsu_bus_buffer.scala 443:112] + node _T_3922 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 443:144] + node _T_3923 = eq(UInt<2>("h02"), WrPtr1_r) @[lsu_bus_buffer.scala 443:166] + node _T_3924 = and(_T_3922, _T_3923) @[lsu_bus_buffer.scala 443:161] + node _T_3925 = or(_T_3921, _T_3924) @[lsu_bus_buffer.scala 443:132] + node _T_3926 = and(_T_3916, _T_3925) @[lsu_bus_buffer.scala 443:63] + node _T_3927 = eq(UInt<2>("h02"), ibuf_tag) @[lsu_bus_buffer.scala 443:206] + node _T_3928 = and(ibuf_drain_vld, _T_3927) @[lsu_bus_buffer.scala 443:201] + node _T_3929 = or(_T_3926, _T_3928) @[lsu_bus_buffer.scala 443:183] + buf_state_en[2] <= _T_3929 @[lsu_bus_buffer.scala 443:25] + buf_wr_en[2] <= buf_state_en[2] @[lsu_bus_buffer.scala 444:22] + buf_data_en[2] <= buf_state_en[2] @[lsu_bus_buffer.scala 445:24] + node _T_3930 = eq(UInt<2>("h02"), ibuf_tag) @[lsu_bus_buffer.scala 446:52] + node _T_3931 = and(ibuf_drain_vld, _T_3930) @[lsu_bus_buffer.scala 446:47] + node _T_3932 = bits(_T_3931, 0, 0) @[lsu_bus_buffer.scala 446:73] + node _T_3933 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 446:90] + node _T_3934 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 446:114] + node _T_3935 = mux(_T_3932, _T_3933, _T_3934) @[lsu_bus_buffer.scala 446:30] + buf_data_in[2] <= _T_3935 @[lsu_bus_buffer.scala 446:24] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 447:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 448:21] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] - node _T_3927 = eq(UInt<3>("h01"), buf_state[2]) @[Conditional.scala 37:30] - when _T_3927 : @[Conditional.scala 39:67] - node _T_3928 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 453:60] - node _T_3929 = mux(_T_3928, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 453:31] - buf_nxtstate[2] <= _T_3929 @[lsu_bus_buffer.scala 453:25] - node _T_3930 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 454:46] - buf_state_en[2] <= _T_3930 @[lsu_bus_buffer.scala 454:25] - buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 455:34] + node _T_3936 = eq(UInt<3>("h01"), buf_state[2]) @[Conditional.scala 37:30] + when _T_3936 : @[Conditional.scala 39:67] + node _T_3937 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 451:60] + node _T_3938 = mux(_T_3937, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 451:31] + buf_nxtstate[2] <= _T_3938 @[lsu_bus_buffer.scala 451:25] + node _T_3939 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 452:46] + buf_state_en[2] <= _T_3939 @[lsu_bus_buffer.scala 452:25] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 453:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 454:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3931 = eq(UInt<3>("h02"), buf_state[2]) @[Conditional.scala 37:30] - when _T_3931 : @[Conditional.scala 39:67] - node _T_3932 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 458:60] - node _T_3933 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 458:89] - node _T_3934 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 458:124] - node _T_3935 = and(_T_3933, _T_3934) @[lsu_bus_buffer.scala 458:104] - node _T_3936 = mux(_T_3935, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 458:75] - node _T_3937 = mux(_T_3932, UInt<3>("h00"), _T_3936) @[lsu_bus_buffer.scala 458:31] - buf_nxtstate[2] <= _T_3937 @[lsu_bus_buffer.scala 458:25] - node _T_3938 = eq(obuf_tag0, UInt<3>("h02")) @[lsu_bus_buffer.scala 459:48] - node _T_3939 = eq(obuf_tag1, UInt<3>("h02")) @[lsu_bus_buffer.scala 459:104] - node _T_3940 = and(obuf_merge, _T_3939) @[lsu_bus_buffer.scala 459:91] - node _T_3941 = or(_T_3938, _T_3940) @[lsu_bus_buffer.scala 459:77] - node _T_3942 = and(_T_3941, obuf_valid) @[lsu_bus_buffer.scala 459:135] - node _T_3943 = and(_T_3942, obuf_wr_enQ) @[lsu_bus_buffer.scala 459:148] - buf_cmd_state_bus_en[2] <= _T_3943 @[lsu_bus_buffer.scala 459:33] - buf_state_bus_en[2] <= buf_cmd_state_bus_en[2] @[lsu_bus_buffer.scala 460:29] - node _T_3944 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 461:49] - node _T_3945 = or(_T_3944, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 461:70] - buf_state_en[2] <= _T_3945 @[lsu_bus_buffer.scala 461:25] - buf_ldfwd_in[2] <= UInt<1>("h01") @[lsu_bus_buffer.scala 462:25] - node _T_3946 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 463:56] - node _T_3947 = eq(_T_3946, UInt<1>("h00")) @[lsu_bus_buffer.scala 463:46] - node _T_3948 = and(buf_state_en[2], _T_3947) @[lsu_bus_buffer.scala 463:44] - node _T_3949 = and(_T_3948, obuf_nosend) @[lsu_bus_buffer.scala 463:60] - node _T_3950 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 463:76] - node _T_3951 = and(_T_3949, _T_3950) @[lsu_bus_buffer.scala 463:74] - buf_ldfwd_en[2] <= _T_3951 @[lsu_bus_buffer.scala 463:25] - node _T_3952 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 464:46] - buf_ldfwdtag_in[2] <= _T_3952 @[lsu_bus_buffer.scala 464:28] - node _T_3953 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 465:47] - node _T_3954 = and(_T_3953, obuf_nosend) @[lsu_bus_buffer.scala 465:67] - node _T_3955 = and(_T_3954, bus_rsp_read) @[lsu_bus_buffer.scala 465:81] - buf_data_en[2] <= _T_3955 @[lsu_bus_buffer.scala 465:24] - node _T_3956 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 466:48] - node _T_3957 = and(_T_3956, obuf_nosend) @[lsu_bus_buffer.scala 466:68] - node _T_3958 = and(_T_3957, bus_rsp_read_error) @[lsu_bus_buffer.scala 466:82] - buf_error_en[2] <= _T_3958 @[lsu_bus_buffer.scala 466:25] - node _T_3959 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 467:61] - node _T_3960 = bits(buf_addr[2], 2, 2) @[lsu_bus_buffer.scala 467:85] - node _T_3961 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 467:103] - node _T_3962 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 467:126] - node _T_3963 = mux(_T_3960, _T_3961, _T_3962) @[lsu_bus_buffer.scala 467:73] - node _T_3964 = mux(buf_error_en[2], _T_3959, _T_3963) @[lsu_bus_buffer.scala 467:30] - buf_data_in[2] <= _T_3964 @[lsu_bus_buffer.scala 467:24] + node _T_3940 = eq(UInt<3>("h02"), buf_state[2]) @[Conditional.scala 37:30] + when _T_3940 : @[Conditional.scala 39:67] + node _T_3941 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 457:60] + node _T_3942 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 457:89] + node _T_3943 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 457:124] + node _T_3944 = and(_T_3942, _T_3943) @[lsu_bus_buffer.scala 457:104] + node _T_3945 = mux(_T_3944, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 457:75] + node _T_3946 = mux(_T_3941, UInt<3>("h00"), _T_3945) @[lsu_bus_buffer.scala 457:31] + buf_nxtstate[2] <= _T_3946 @[lsu_bus_buffer.scala 457:25] + node _T_3947 = eq(obuf_tag0, UInt<3>("h02")) @[lsu_bus_buffer.scala 458:48] + node _T_3948 = eq(obuf_tag1, UInt<3>("h02")) @[lsu_bus_buffer.scala 458:104] + node _T_3949 = and(obuf_merge, _T_3948) @[lsu_bus_buffer.scala 458:91] + node _T_3950 = or(_T_3947, _T_3949) @[lsu_bus_buffer.scala 458:77] + node _T_3951 = and(_T_3950, obuf_valid) @[lsu_bus_buffer.scala 458:135] + node _T_3952 = and(_T_3951, obuf_wr_enQ) @[lsu_bus_buffer.scala 458:148] + buf_cmd_state_bus_en[2] <= _T_3952 @[lsu_bus_buffer.scala 458:33] + buf_state_bus_en[2] <= buf_cmd_state_bus_en[2] @[lsu_bus_buffer.scala 459:29] + node _T_3953 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 460:49] + node _T_3954 = or(_T_3953, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 460:70] + buf_state_en[2] <= _T_3954 @[lsu_bus_buffer.scala 460:25] + buf_ldfwd_in[2] <= UInt<1>("h01") @[lsu_bus_buffer.scala 461:25] + node _T_3955 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 462:56] + node _T_3956 = eq(_T_3955, UInt<1>("h00")) @[lsu_bus_buffer.scala 462:46] + node _T_3957 = and(buf_state_en[2], _T_3956) @[lsu_bus_buffer.scala 462:44] + node _T_3958 = and(_T_3957, obuf_nosend) @[lsu_bus_buffer.scala 462:60] + node _T_3959 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 462:76] + node _T_3960 = and(_T_3958, _T_3959) @[lsu_bus_buffer.scala 462:74] + buf_ldfwd_en[2] <= _T_3960 @[lsu_bus_buffer.scala 462:25] + node _T_3961 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 463:46] + buf_ldfwdtag_in[2] <= _T_3961 @[lsu_bus_buffer.scala 463:28] + node _T_3962 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 464:47] + node _T_3963 = and(_T_3962, obuf_nosend) @[lsu_bus_buffer.scala 464:67] + node _T_3964 = and(_T_3963, bus_rsp_read) @[lsu_bus_buffer.scala 464:81] + buf_data_en[2] <= _T_3964 @[lsu_bus_buffer.scala 464:24] + node _T_3965 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 465:48] + node _T_3966 = and(_T_3965, obuf_nosend) @[lsu_bus_buffer.scala 465:68] + node _T_3967 = and(_T_3966, bus_rsp_read_error) @[lsu_bus_buffer.scala 465:82] + buf_error_en[2] <= _T_3967 @[lsu_bus_buffer.scala 465:25] + node _T_3968 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 466:61] + node _T_3969 = bits(buf_addr[2], 2, 2) @[lsu_bus_buffer.scala 466:85] + node _T_3970 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 466:103] + node _T_3971 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 466:126] + node _T_3972 = mux(_T_3969, _T_3970, _T_3971) @[lsu_bus_buffer.scala 466:73] + node _T_3973 = mux(buf_error_en[2], _T_3968, _T_3972) @[lsu_bus_buffer.scala 466:30] + buf_data_in[2] <= _T_3973 @[lsu_bus_buffer.scala 466:24] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 467:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_3965 = eq(UInt<3>("h03"), buf_state[2]) @[Conditional.scala 37:30] - when _T_3965 : @[Conditional.scala 39:67] - node _T_3966 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 470:67] - node _T_3967 = and(_T_3966, bus_rsp_write_error) @[lsu_bus_buffer.scala 470:71] - node _T_3968 = or(io.dec_tlu_force_halt, _T_3967) @[lsu_bus_buffer.scala 470:55] - node _T_3969 = bits(_T_3968, 0, 0) @[lsu_bus_buffer.scala 470:101] - node _T_3970 = eq(buf_samedw[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 471:30] - node _T_3971 = and(buf_dual[2], _T_3970) @[lsu_bus_buffer.scala 471:28] - node _T_3972 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 471:57] - node _T_3973 = eq(_T_3972, UInt<1>("h00")) @[lsu_bus_buffer.scala 471:47] - node _T_3974 = and(_T_3971, _T_3973) @[lsu_bus_buffer.scala 471:45] - node _T_3975 = neq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[lsu_bus_buffer.scala 471:90] - node _T_3976 = and(_T_3974, _T_3975) @[lsu_bus_buffer.scala 471:61] - node _T_3977 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 472:27] - node _T_3978 = or(_T_3977, any_done_wait_state) @[lsu_bus_buffer.scala 472:31] - node _T_3979 = eq(buf_samedw[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 472:70] - node _T_3980 = and(buf_dual[2], _T_3979) @[lsu_bus_buffer.scala 472:68] - node _T_3981 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 472:97] - node _T_3982 = eq(_T_3981, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:87] - node _T_3983 = and(_T_3980, _T_3982) @[lsu_bus_buffer.scala 472:85] - node _T_3984 = eq(buf_dualtag[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] - node _T_3985 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 60:129] - node _T_3986 = eq(buf_dualtag[2], UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] - node _T_3987 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 60:129] - node _T_3988 = eq(buf_dualtag[2], UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] - node _T_3989 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 60:129] - node _T_3990 = eq(buf_dualtag[2], UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] - node _T_3991 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 60:129] - node _T_3992 = mux(_T_3984, _T_3985, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3993 = mux(_T_3986, _T_3987, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3994 = mux(_T_3988, _T_3989, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3995 = mux(_T_3990, _T_3991, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3996 = or(_T_3992, _T_3993) @[Mux.scala 27:72] - node _T_3997 = or(_T_3996, _T_3994) @[Mux.scala 27:72] - node _T_3998 = or(_T_3997, _T_3995) @[Mux.scala 27:72] - wire _T_3999 : UInt<1> @[Mux.scala 27:72] - _T_3999 <= _T_3998 @[Mux.scala 27:72] - node _T_4000 = and(_T_3983, _T_3999) @[lsu_bus_buffer.scala 472:101] - node _T_4001 = eq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[lsu_bus_buffer.scala 472:167] - node _T_4002 = and(_T_4000, _T_4001) @[lsu_bus_buffer.scala 472:138] - node _T_4003 = and(_T_4002, any_done_wait_state) @[lsu_bus_buffer.scala 472:187] - node _T_4004 = or(_T_3978, _T_4003) @[lsu_bus_buffer.scala 472:53] - node _T_4005 = mux(_T_4004, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 472:16] - node _T_4006 = mux(_T_3976, UInt<3>("h04"), _T_4005) @[lsu_bus_buffer.scala 471:14] - node _T_4007 = mux(_T_3969, UInt<3>("h00"), _T_4006) @[lsu_bus_buffer.scala 470:31] - buf_nxtstate[2] <= _T_4007 @[lsu_bus_buffer.scala 470:25] - node _T_4008 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 473:73] - node _T_4009 = and(bus_rsp_write, _T_4008) @[lsu_bus_buffer.scala 473:52] - node _T_4010 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 474:46] - node _T_4011 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 475:23] - node _T_4012 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[lsu_bus_buffer.scala 475:47] - node _T_4013 = and(_T_4011, _T_4012) @[lsu_bus_buffer.scala 475:27] - node _T_4014 = or(_T_4010, _T_4013) @[lsu_bus_buffer.scala 474:77] - node _T_4015 = and(buf_dual[2], buf_dualhi[2]) @[lsu_bus_buffer.scala 476:26] - node _T_4016 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 476:54] - node _T_4017 = not(_T_4016) @[lsu_bus_buffer.scala 476:44] - node _T_4018 = and(_T_4015, _T_4017) @[lsu_bus_buffer.scala 476:42] - node _T_4019 = and(_T_4018, buf_samedw[2]) @[lsu_bus_buffer.scala 476:58] - node _T_4020 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[lsu_bus_buffer.scala 476:94] - node _T_4021 = and(_T_4019, _T_4020) @[lsu_bus_buffer.scala 476:74] - node _T_4022 = or(_T_4014, _T_4021) @[lsu_bus_buffer.scala 475:71] - node _T_4023 = and(bus_rsp_read, _T_4022) @[lsu_bus_buffer.scala 474:25] - node _T_4024 = or(_T_4009, _T_4023) @[lsu_bus_buffer.scala 473:105] - buf_resp_state_bus_en[2] <= _T_4024 @[lsu_bus_buffer.scala 473:34] + node _T_3974 = eq(UInt<3>("h03"), buf_state[2]) @[Conditional.scala 37:30] + when _T_3974 : @[Conditional.scala 39:67] + node _T_3975 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 470:69] + node _T_3976 = eq(bus_rsp_write_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 470:75] + node _T_3977 = and(_T_3975, _T_3976) @[lsu_bus_buffer.scala 470:73] + node _T_3978 = or(io.dec_tlu_force_halt, _T_3977) @[lsu_bus_buffer.scala 470:57] + node _T_3979 = bits(_T_3978, 0, 0) @[lsu_bus_buffer.scala 470:104] + node _T_3980 = eq(buf_samedw[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 471:30] + node _T_3981 = and(buf_dual[2], _T_3980) @[lsu_bus_buffer.scala 471:28] + node _T_3982 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 471:57] + node _T_3983 = eq(_T_3982, UInt<1>("h00")) @[lsu_bus_buffer.scala 471:47] + node _T_3984 = and(_T_3981, _T_3983) @[lsu_bus_buffer.scala 471:45] + node _T_3985 = neq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[lsu_bus_buffer.scala 471:90] + node _T_3986 = and(_T_3984, _T_3985) @[lsu_bus_buffer.scala 471:61] + node _T_3987 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 472:27] + node _T_3988 = or(_T_3987, any_done_wait_state) @[lsu_bus_buffer.scala 472:31] + node _T_3989 = eq(buf_samedw[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 472:70] + node _T_3990 = and(buf_dual[2], _T_3989) @[lsu_bus_buffer.scala 472:68] + node _T_3991 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 472:97] + node _T_3992 = eq(_T_3991, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:87] + node _T_3993 = and(_T_3990, _T_3992) @[lsu_bus_buffer.scala 472:85] + node _T_3994 = eq(buf_dualtag[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] + node _T_3995 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 60:129] + node _T_3996 = eq(buf_dualtag[2], UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] + node _T_3997 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 60:129] + node _T_3998 = eq(buf_dualtag[2], UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] + node _T_3999 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 60:129] + node _T_4000 = eq(buf_dualtag[2], UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] + node _T_4001 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 60:129] + node _T_4002 = mux(_T_3994, _T_3995, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4003 = mux(_T_3996, _T_3997, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4004 = mux(_T_3998, _T_3999, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4005 = mux(_T_4000, _T_4001, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4006 = or(_T_4002, _T_4003) @[Mux.scala 27:72] + node _T_4007 = or(_T_4006, _T_4004) @[Mux.scala 27:72] + node _T_4008 = or(_T_4007, _T_4005) @[Mux.scala 27:72] + wire _T_4009 : UInt<1> @[Mux.scala 27:72] + _T_4009 <= _T_4008 @[Mux.scala 27:72] + node _T_4010 = and(_T_3993, _T_4009) @[lsu_bus_buffer.scala 472:101] + node _T_4011 = eq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[lsu_bus_buffer.scala 472:167] + node _T_4012 = and(_T_4010, _T_4011) @[lsu_bus_buffer.scala 472:138] + node _T_4013 = and(_T_4012, any_done_wait_state) @[lsu_bus_buffer.scala 472:187] + node _T_4014 = or(_T_3988, _T_4013) @[lsu_bus_buffer.scala 472:53] + node _T_4015 = mux(_T_4014, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 472:16] + node _T_4016 = mux(_T_3986, UInt<3>("h04"), _T_4015) @[lsu_bus_buffer.scala 471:14] + node _T_4017 = mux(_T_3979, UInt<3>("h00"), _T_4016) @[lsu_bus_buffer.scala 470:33] + buf_nxtstate[2] <= _T_4017 @[lsu_bus_buffer.scala 470:27] + node _T_4018 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 473:73] + node _T_4019 = and(bus_rsp_write, _T_4018) @[lsu_bus_buffer.scala 473:52] + node _T_4020 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 474:46] + node _T_4021 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 475:23] + node _T_4022 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[lsu_bus_buffer.scala 475:47] + node _T_4023 = and(_T_4021, _T_4022) @[lsu_bus_buffer.scala 475:27] + node _T_4024 = or(_T_4020, _T_4023) @[lsu_bus_buffer.scala 474:77] + node _T_4025 = and(buf_dual[2], buf_dualhi[2]) @[lsu_bus_buffer.scala 476:26] + node _T_4026 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 476:54] + node _T_4027 = not(_T_4026) @[lsu_bus_buffer.scala 476:44] + node _T_4028 = and(_T_4025, _T_4027) @[lsu_bus_buffer.scala 476:42] + node _T_4029 = and(_T_4028, buf_samedw[2]) @[lsu_bus_buffer.scala 476:58] + node _T_4030 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[lsu_bus_buffer.scala 476:94] + node _T_4031 = and(_T_4029, _T_4030) @[lsu_bus_buffer.scala 476:74] + node _T_4032 = or(_T_4024, _T_4031) @[lsu_bus_buffer.scala 475:71] + node _T_4033 = and(bus_rsp_read, _T_4032) @[lsu_bus_buffer.scala 474:25] + node _T_4034 = or(_T_4019, _T_4033) @[lsu_bus_buffer.scala 473:105] + buf_resp_state_bus_en[2] <= _T_4034 @[lsu_bus_buffer.scala 473:34] buf_state_bus_en[2] <= buf_resp_state_bus_en[2] @[lsu_bus_buffer.scala 477:29] - node _T_4025 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 478:49] - node _T_4026 = or(_T_4025, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 478:70] - buf_state_en[2] <= _T_4026 @[lsu_bus_buffer.scala 478:25] - node _T_4027 = and(buf_state_bus_en[2], bus_rsp_read) @[lsu_bus_buffer.scala 479:47] - node _T_4028 = and(_T_4027, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 479:62] - buf_data_en[2] <= _T_4028 @[lsu_bus_buffer.scala 479:24] - node _T_4029 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:48] - node _T_4030 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 480:111] - node _T_4031 = and(bus_rsp_read_error, _T_4030) @[lsu_bus_buffer.scala 480:91] - node _T_4032 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 481:42] - node _T_4033 = and(bus_rsp_read_error, _T_4032) @[lsu_bus_buffer.scala 481:31] - node _T_4034 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[lsu_bus_buffer.scala 481:66] - node _T_4035 = and(_T_4033, _T_4034) @[lsu_bus_buffer.scala 481:46] - node _T_4036 = or(_T_4031, _T_4035) @[lsu_bus_buffer.scala 480:143] - node _T_4037 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 482:54] - node _T_4038 = and(bus_rsp_write_error, _T_4037) @[lsu_bus_buffer.scala 482:33] - node _T_4039 = or(_T_4036, _T_4038) @[lsu_bus_buffer.scala 481:88] - node _T_4040 = and(_T_4029, _T_4039) @[lsu_bus_buffer.scala 480:68] - buf_error_en[2] <= _T_4040 @[lsu_bus_buffer.scala 480:25] - node _T_4041 = eq(buf_error_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 483:50] - node _T_4042 = and(buf_state_en[2], _T_4041) @[lsu_bus_buffer.scala 483:48] - node _T_4043 = bits(buf_addr[2], 2, 2) @[lsu_bus_buffer.scala 483:84] - node _T_4044 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 483:102] - node _T_4045 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:125] - node _T_4046 = mux(_T_4043, _T_4044, _T_4045) @[lsu_bus_buffer.scala 483:72] - node _T_4047 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:148] - node _T_4048 = mux(_T_4042, _T_4046, _T_4047) @[lsu_bus_buffer.scala 483:30] - buf_data_in[2] <= _T_4048 @[lsu_bus_buffer.scala 483:24] + node _T_4035 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 478:49] + node _T_4036 = or(_T_4035, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 478:70] + buf_state_en[2] <= _T_4036 @[lsu_bus_buffer.scala 478:25] + node _T_4037 = and(buf_state_bus_en[2], bus_rsp_read) @[lsu_bus_buffer.scala 479:47] + node _T_4038 = and(_T_4037, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 479:62] + buf_data_en[2] <= _T_4038 @[lsu_bus_buffer.scala 479:24] + node _T_4039 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:48] + node _T_4040 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 480:111] + node _T_4041 = and(bus_rsp_read_error, _T_4040) @[lsu_bus_buffer.scala 480:91] + node _T_4042 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 481:42] + node _T_4043 = and(bus_rsp_read_error, _T_4042) @[lsu_bus_buffer.scala 481:31] + node _T_4044 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[lsu_bus_buffer.scala 481:66] + node _T_4045 = and(_T_4043, _T_4044) @[lsu_bus_buffer.scala 481:46] + node _T_4046 = or(_T_4041, _T_4045) @[lsu_bus_buffer.scala 480:143] + node _T_4047 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 482:54] + node _T_4048 = and(bus_rsp_write_error, _T_4047) @[lsu_bus_buffer.scala 482:33] + node _T_4049 = or(_T_4046, _T_4048) @[lsu_bus_buffer.scala 481:88] + node _T_4050 = and(_T_4039, _T_4049) @[lsu_bus_buffer.scala 480:68] + buf_error_en[2] <= _T_4050 @[lsu_bus_buffer.scala 480:25] + node _T_4051 = eq(buf_error_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 483:50] + node _T_4052 = and(buf_state_en[2], _T_4051) @[lsu_bus_buffer.scala 483:48] + node _T_4053 = bits(buf_addr[2], 2, 2) @[lsu_bus_buffer.scala 483:84] + node _T_4054 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 483:102] + node _T_4055 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:125] + node _T_4056 = mux(_T_4053, _T_4054, _T_4055) @[lsu_bus_buffer.scala 483:72] + node _T_4057 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:148] + node _T_4058 = mux(_T_4052, _T_4056, _T_4057) @[lsu_bus_buffer.scala 483:30] + buf_data_in[2] <= _T_4058 @[lsu_bus_buffer.scala 483:24] buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 484:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 485:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_4049 = eq(UInt<3>("h04"), buf_state[2]) @[Conditional.scala 37:30] - when _T_4049 : @[Conditional.scala 39:67] - node _T_4050 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 487:60] - node _T_4051 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 487:86] - node _T_4052 = dshr(buf_ldfwd, buf_dualtag[2]) @[lsu_bus_buffer.scala 487:101] - node _T_4053 = bits(_T_4052, 0, 0) @[lsu_bus_buffer.scala 487:101] - node _T_4054 = or(_T_4051, _T_4053) @[lsu_bus_buffer.scala 487:90] - node _T_4055 = or(_T_4054, any_done_wait_state) @[lsu_bus_buffer.scala 487:118] - node _T_4056 = mux(_T_4055, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 487:75] - node _T_4057 = mux(_T_4050, UInt<3>("h00"), _T_4056) @[lsu_bus_buffer.scala 487:31] - buf_nxtstate[2] <= _T_4057 @[lsu_bus_buffer.scala 487:25] - node _T_4058 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[lsu_bus_buffer.scala 488:66] - node _T_4059 = dshr(buf_ldfwd, buf_dualtag[2]) @[lsu_bus_buffer.scala 489:21] - node _T_4060 = bits(_T_4059, 0, 0) @[lsu_bus_buffer.scala 489:21] - node _T_4061 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[2]]) @[lsu_bus_buffer.scala 489:58] - node _T_4062 = and(_T_4060, _T_4061) @[lsu_bus_buffer.scala 489:38] - node _T_4063 = or(_T_4058, _T_4062) @[lsu_bus_buffer.scala 488:95] - node _T_4064 = and(bus_rsp_read, _T_4063) @[lsu_bus_buffer.scala 488:45] - buf_state_bus_en[2] <= _T_4064 @[lsu_bus_buffer.scala 488:29] - node _T_4065 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 490:49] - node _T_4066 = or(_T_4065, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 490:70] - buf_state_en[2] <= _T_4066 @[lsu_bus_buffer.scala 490:25] - buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 491:34] + node _T_4059 = eq(UInt<3>("h04"), buf_state[2]) @[Conditional.scala 37:30] + when _T_4059 : @[Conditional.scala 39:67] + node _T_4060 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 488:60] + node _T_4061 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 488:86] + node _T_4062 = dshr(buf_ldfwd, buf_dualtag[2]) @[lsu_bus_buffer.scala 488:101] + node _T_4063 = bits(_T_4062, 0, 0) @[lsu_bus_buffer.scala 488:101] + node _T_4064 = or(_T_4061, _T_4063) @[lsu_bus_buffer.scala 488:90] + node _T_4065 = or(_T_4064, any_done_wait_state) @[lsu_bus_buffer.scala 488:118] + node _T_4066 = mux(_T_4065, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 488:75] + node _T_4067 = mux(_T_4060, UInt<3>("h00"), _T_4066) @[lsu_bus_buffer.scala 488:31] + buf_nxtstate[2] <= _T_4067 @[lsu_bus_buffer.scala 488:25] + node _T_4068 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[lsu_bus_buffer.scala 489:66] + node _T_4069 = dshr(buf_ldfwd, buf_dualtag[2]) @[lsu_bus_buffer.scala 490:21] + node _T_4070 = bits(_T_4069, 0, 0) @[lsu_bus_buffer.scala 490:21] + node _T_4071 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[2]]) @[lsu_bus_buffer.scala 490:58] + node _T_4072 = and(_T_4070, _T_4071) @[lsu_bus_buffer.scala 490:38] + node _T_4073 = or(_T_4068, _T_4072) @[lsu_bus_buffer.scala 489:95] + node _T_4074 = and(bus_rsp_read, _T_4073) @[lsu_bus_buffer.scala 489:45] + buf_state_bus_en[2] <= _T_4074 @[lsu_bus_buffer.scala 489:29] + node _T_4075 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 491:49] + node _T_4076 = or(_T_4075, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 491:70] + buf_state_en[2] <= _T_4076 @[lsu_bus_buffer.scala 491:25] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 492:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 493:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_4067 = eq(UInt<3>("h05"), buf_state[2]) @[Conditional.scala 37:30] - when _T_4067 : @[Conditional.scala 39:67] - node _T_4068 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 494:60] - node _T_4069 = mux(_T_4068, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 494:31] - buf_nxtstate[2] <= _T_4069 @[lsu_bus_buffer.scala 494:25] - node _T_4070 = eq(RspPtr, UInt<2>("h02")) @[lsu_bus_buffer.scala 495:37] - node _T_4071 = eq(buf_dualtag[2], RspPtr) @[lsu_bus_buffer.scala 495:98] - node _T_4072 = and(buf_dual[2], _T_4071) @[lsu_bus_buffer.scala 495:80] - node _T_4073 = or(_T_4070, _T_4072) @[lsu_bus_buffer.scala 495:65] - node _T_4074 = or(_T_4073, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 495:112] - buf_state_en[2] <= _T_4074 @[lsu_bus_buffer.scala 495:25] - buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 496:34] + node _T_4077 = eq(UInt<3>("h05"), buf_state[2]) @[Conditional.scala 37:30] + when _T_4077 : @[Conditional.scala 39:67] + node _T_4078 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 496:60] + node _T_4079 = mux(_T_4078, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 496:31] + buf_nxtstate[2] <= _T_4079 @[lsu_bus_buffer.scala 496:25] + node _T_4080 = eq(RspPtr, UInt<2>("h02")) @[lsu_bus_buffer.scala 497:37] + node _T_4081 = eq(buf_dualtag[2], RspPtr) @[lsu_bus_buffer.scala 497:98] + node _T_4082 = and(buf_dual[2], _T_4081) @[lsu_bus_buffer.scala 497:80] + node _T_4083 = or(_T_4080, _T_4082) @[lsu_bus_buffer.scala 497:65] + node _T_4084 = or(_T_4083, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 497:112] + buf_state_en[2] <= _T_4084 @[lsu_bus_buffer.scala 497:25] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 498:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 499:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_4075 = eq(UInt<3>("h06"), buf_state[2]) @[Conditional.scala 37:30] - when _T_4075 : @[Conditional.scala 39:67] - buf_nxtstate[2] <= UInt<3>("h00") @[lsu_bus_buffer.scala 499:25] - buf_rst[2] <= UInt<1>("h01") @[lsu_bus_buffer.scala 500:20] - buf_state_en[2] <= UInt<1>("h01") @[lsu_bus_buffer.scala 501:25] - buf_ldfwd_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 502:25] - buf_ldfwd_en[2] <= buf_state_en[2] @[lsu_bus_buffer.scala 503:25] - buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 504:34] + node _T_4085 = eq(UInt<3>("h06"), buf_state[2]) @[Conditional.scala 37:30] + when _T_4085 : @[Conditional.scala 39:67] + buf_nxtstate[2] <= UInt<3>("h00") @[lsu_bus_buffer.scala 502:25] + buf_rst[2] <= UInt<1>("h01") @[lsu_bus_buffer.scala 503:20] + buf_state_en[2] <= UInt<1>("h01") @[lsu_bus_buffer.scala 504:25] + buf_ldfwd_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 505:25] + buf_ldfwd_en[2] <= buf_state_en[2] @[lsu_bus_buffer.scala 506:25] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 507:34] skip @[Conditional.scala 39:67] - node _T_4076 = bits(buf_state_en[2], 0, 0) @[lsu_bus_buffer.scala 507:108] - reg _T_4077 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4076 : @[Reg.scala 28:19] - _T_4077 <= buf_nxtstate[2] @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_state[2] <= _T_4077 @[lsu_bus_buffer.scala 507:18] - reg _T_4078 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 508:60] - _T_4078 <= buf_age_in_2 @[lsu_bus_buffer.scala 508:60] - buf_ageQ[2] <= _T_4078 @[lsu_bus_buffer.scala 508:17] - reg _T_4079 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 509:63] - _T_4079 <= buf_rspage_in[2] @[lsu_bus_buffer.scala 509:63] - buf_rspageQ[2] <= _T_4079 @[lsu_bus_buffer.scala 509:20] - node _T_4080 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 510:109] - reg _T_4081 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4080 : @[Reg.scala 28:19] - _T_4081 <= buf_dualtag_in[2] @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_dualtag[2] <= _T_4081 @[lsu_bus_buffer.scala 510:20] - node _T_4082 = bits(buf_dual_in, 2, 2) @[lsu_bus_buffer.scala 511:74] - node _T_4083 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 511:107] - reg _T_4084 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4083 : @[Reg.scala 28:19] - _T_4084 <= _T_4082 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_dual[2] <= _T_4084 @[lsu_bus_buffer.scala 511:17] - node _T_4085 = bits(buf_samedw_in, 2, 2) @[lsu_bus_buffer.scala 512:78] - node _T_4086 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 512:111] - reg _T_4087 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + node _T_4086 = bits(buf_state_en[2], 0, 0) @[lsu_bus_buffer.scala 510:108] + reg _T_4087 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4086 : @[Reg.scala 28:19] - _T_4087 <= _T_4085 @[Reg.scala 28:23] + _T_4087 <= buf_nxtstate[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_samedw[2] <= _T_4087 @[lsu_bus_buffer.scala 512:19] - node _T_4088 = bits(buf_nomerge_in, 2, 2) @[lsu_bus_buffer.scala 513:80] - node _T_4089 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 513:113] - reg _T_4090 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4089 : @[Reg.scala 28:19] - _T_4090 <= _T_4088 @[Reg.scala 28:23] + buf_state[2] <= _T_4087 @[lsu_bus_buffer.scala 510:18] + reg _T_4088 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 511:60] + _T_4088 <= buf_age_in_2 @[lsu_bus_buffer.scala 511:60] + buf_ageQ[2] <= _T_4088 @[lsu_bus_buffer.scala 511:17] + reg _T_4089 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 512:63] + _T_4089 <= buf_rspage_in[2] @[lsu_bus_buffer.scala 512:63] + buf_rspageQ[2] <= _T_4089 @[lsu_bus_buffer.scala 512:20] + node _T_4090 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 513:109] + reg _T_4091 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4090 : @[Reg.scala 28:19] + _T_4091 <= buf_dualtag_in[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_nomerge[2] <= _T_4090 @[lsu_bus_buffer.scala 513:20] - node _T_4091 = bits(buf_dualhi_in, 2, 2) @[lsu_bus_buffer.scala 514:78] - node _T_4092 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 514:111] - reg _T_4093 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4092 : @[Reg.scala 28:19] - _T_4093 <= _T_4091 @[Reg.scala 28:23] + buf_dualtag[2] <= _T_4091 @[lsu_bus_buffer.scala 513:20] + node _T_4092 = bits(buf_dual_in, 2, 2) @[lsu_bus_buffer.scala 514:74] + node _T_4093 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 514:107] + reg _T_4094 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4093 : @[Reg.scala 28:19] + _T_4094 <= _T_4092 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualhi[2] <= _T_4093 @[lsu_bus_buffer.scala 514:19] - node _T_4094 = eq(UInt<3>("h00"), buf_state[3]) @[Conditional.scala 37:30] - when _T_4094 : @[Conditional.scala 40:58] - node _T_4095 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 445:56] - node _T_4096 = mux(_T_4095, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 445:31] - buf_nxtstate[3] <= _T_4096 @[lsu_bus_buffer.scala 445:25] - node _T_4097 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 446:45] - node _T_4098 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 446:77] - node _T_4099 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 446:97] - node _T_4100 = and(_T_4098, _T_4099) @[lsu_bus_buffer.scala 446:95] - node _T_4101 = eq(UInt<2>("h03"), WrPtr0_r) @[lsu_bus_buffer.scala 446:117] - node _T_4102 = and(_T_4100, _T_4101) @[lsu_bus_buffer.scala 446:112] - node _T_4103 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 446:144] - node _T_4104 = eq(UInt<2>("h03"), WrPtr1_r) @[lsu_bus_buffer.scala 446:166] - node _T_4105 = and(_T_4103, _T_4104) @[lsu_bus_buffer.scala 446:161] - node _T_4106 = or(_T_4102, _T_4105) @[lsu_bus_buffer.scala 446:132] - node _T_4107 = and(_T_4097, _T_4106) @[lsu_bus_buffer.scala 446:63] - node _T_4108 = eq(UInt<2>("h03"), ibuf_tag) @[lsu_bus_buffer.scala 446:206] - node _T_4109 = and(ibuf_drain_vld, _T_4108) @[lsu_bus_buffer.scala 446:201] - node _T_4110 = or(_T_4107, _T_4109) @[lsu_bus_buffer.scala 446:183] - buf_state_en[3] <= _T_4110 @[lsu_bus_buffer.scala 446:25] - buf_wr_en[3] <= buf_state_en[3] @[lsu_bus_buffer.scala 447:22] - buf_data_en[3] <= buf_state_en[3] @[lsu_bus_buffer.scala 448:24] - node _T_4111 = eq(UInt<2>("h03"), ibuf_tag) @[lsu_bus_buffer.scala 449:52] - node _T_4112 = and(ibuf_drain_vld, _T_4111) @[lsu_bus_buffer.scala 449:47] - node _T_4113 = bits(_T_4112, 0, 0) @[lsu_bus_buffer.scala 449:73] - node _T_4114 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 449:90] - node _T_4115 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 449:114] - node _T_4116 = mux(_T_4113, _T_4114, _T_4115) @[lsu_bus_buffer.scala 449:30] - buf_data_in[3] <= _T_4116 @[lsu_bus_buffer.scala 449:24] - buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 450:34] + buf_dual[2] <= _T_4094 @[lsu_bus_buffer.scala 514:17] + node _T_4095 = bits(buf_samedw_in, 2, 2) @[lsu_bus_buffer.scala 515:78] + node _T_4096 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 515:111] + reg _T_4097 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4096 : @[Reg.scala 28:19] + _T_4097 <= _T_4095 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_samedw[2] <= _T_4097 @[lsu_bus_buffer.scala 515:19] + node _T_4098 = bits(buf_nomerge_in, 2, 2) @[lsu_bus_buffer.scala 516:80] + node _T_4099 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 516:113] + reg _T_4100 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4099 : @[Reg.scala 28:19] + _T_4100 <= _T_4098 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_nomerge[2] <= _T_4100 @[lsu_bus_buffer.scala 516:20] + node _T_4101 = bits(buf_dualhi_in, 2, 2) @[lsu_bus_buffer.scala 517:78] + node _T_4102 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 517:111] + reg _T_4103 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4102 : @[Reg.scala 28:19] + _T_4103 <= _T_4101 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualhi[2] <= _T_4103 @[lsu_bus_buffer.scala 517:19] + node _T_4104 = eq(UInt<3>("h00"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4104 : @[Conditional.scala 40:58] + node _T_4105 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 442:56] + node _T_4106 = mux(_T_4105, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 442:31] + buf_nxtstate[3] <= _T_4106 @[lsu_bus_buffer.scala 442:25] + node _T_4107 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 443:45] + node _T_4108 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 443:77] + node _T_4109 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 443:97] + node _T_4110 = and(_T_4108, _T_4109) @[lsu_bus_buffer.scala 443:95] + node _T_4111 = eq(UInt<2>("h03"), WrPtr0_r) @[lsu_bus_buffer.scala 443:117] + node _T_4112 = and(_T_4110, _T_4111) @[lsu_bus_buffer.scala 443:112] + node _T_4113 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 443:144] + node _T_4114 = eq(UInt<2>("h03"), WrPtr1_r) @[lsu_bus_buffer.scala 443:166] + node _T_4115 = and(_T_4113, _T_4114) @[lsu_bus_buffer.scala 443:161] + node _T_4116 = or(_T_4112, _T_4115) @[lsu_bus_buffer.scala 443:132] + node _T_4117 = and(_T_4107, _T_4116) @[lsu_bus_buffer.scala 443:63] + node _T_4118 = eq(UInt<2>("h03"), ibuf_tag) @[lsu_bus_buffer.scala 443:206] + node _T_4119 = and(ibuf_drain_vld, _T_4118) @[lsu_bus_buffer.scala 443:201] + node _T_4120 = or(_T_4117, _T_4119) @[lsu_bus_buffer.scala 443:183] + buf_state_en[3] <= _T_4120 @[lsu_bus_buffer.scala 443:25] + buf_wr_en[3] <= buf_state_en[3] @[lsu_bus_buffer.scala 444:22] + buf_data_en[3] <= buf_state_en[3] @[lsu_bus_buffer.scala 445:24] + node _T_4121 = eq(UInt<2>("h03"), ibuf_tag) @[lsu_bus_buffer.scala 446:52] + node _T_4122 = and(ibuf_drain_vld, _T_4121) @[lsu_bus_buffer.scala 446:47] + node _T_4123 = bits(_T_4122, 0, 0) @[lsu_bus_buffer.scala 446:73] + node _T_4124 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 446:90] + node _T_4125 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 446:114] + node _T_4126 = mux(_T_4123, _T_4124, _T_4125) @[lsu_bus_buffer.scala 446:30] + buf_data_in[3] <= _T_4126 @[lsu_bus_buffer.scala 446:24] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 447:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 448:21] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] - node _T_4117 = eq(UInt<3>("h01"), buf_state[3]) @[Conditional.scala 37:30] - when _T_4117 : @[Conditional.scala 39:67] - node _T_4118 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 453:60] - node _T_4119 = mux(_T_4118, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 453:31] - buf_nxtstate[3] <= _T_4119 @[lsu_bus_buffer.scala 453:25] - node _T_4120 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 454:46] - buf_state_en[3] <= _T_4120 @[lsu_bus_buffer.scala 454:25] - buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 455:34] + node _T_4127 = eq(UInt<3>("h01"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4127 : @[Conditional.scala 39:67] + node _T_4128 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 451:60] + node _T_4129 = mux(_T_4128, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 451:31] + buf_nxtstate[3] <= _T_4129 @[lsu_bus_buffer.scala 451:25] + node _T_4130 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 452:46] + buf_state_en[3] <= _T_4130 @[lsu_bus_buffer.scala 452:25] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 453:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 454:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_4121 = eq(UInt<3>("h02"), buf_state[3]) @[Conditional.scala 37:30] - when _T_4121 : @[Conditional.scala 39:67] - node _T_4122 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 458:60] - node _T_4123 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 458:89] - node _T_4124 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 458:124] - node _T_4125 = and(_T_4123, _T_4124) @[lsu_bus_buffer.scala 458:104] - node _T_4126 = mux(_T_4125, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 458:75] - node _T_4127 = mux(_T_4122, UInt<3>("h00"), _T_4126) @[lsu_bus_buffer.scala 458:31] - buf_nxtstate[3] <= _T_4127 @[lsu_bus_buffer.scala 458:25] - node _T_4128 = eq(obuf_tag0, UInt<3>("h03")) @[lsu_bus_buffer.scala 459:48] - node _T_4129 = eq(obuf_tag1, UInt<3>("h03")) @[lsu_bus_buffer.scala 459:104] - node _T_4130 = and(obuf_merge, _T_4129) @[lsu_bus_buffer.scala 459:91] - node _T_4131 = or(_T_4128, _T_4130) @[lsu_bus_buffer.scala 459:77] - node _T_4132 = and(_T_4131, obuf_valid) @[lsu_bus_buffer.scala 459:135] - node _T_4133 = and(_T_4132, obuf_wr_enQ) @[lsu_bus_buffer.scala 459:148] - buf_cmd_state_bus_en[3] <= _T_4133 @[lsu_bus_buffer.scala 459:33] - buf_state_bus_en[3] <= buf_cmd_state_bus_en[3] @[lsu_bus_buffer.scala 460:29] - node _T_4134 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 461:49] - node _T_4135 = or(_T_4134, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 461:70] - buf_state_en[3] <= _T_4135 @[lsu_bus_buffer.scala 461:25] - buf_ldfwd_in[3] <= UInt<1>("h01") @[lsu_bus_buffer.scala 462:25] - node _T_4136 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 463:56] - node _T_4137 = eq(_T_4136, UInt<1>("h00")) @[lsu_bus_buffer.scala 463:46] - node _T_4138 = and(buf_state_en[3], _T_4137) @[lsu_bus_buffer.scala 463:44] - node _T_4139 = and(_T_4138, obuf_nosend) @[lsu_bus_buffer.scala 463:60] - node _T_4140 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 463:76] - node _T_4141 = and(_T_4139, _T_4140) @[lsu_bus_buffer.scala 463:74] - buf_ldfwd_en[3] <= _T_4141 @[lsu_bus_buffer.scala 463:25] - node _T_4142 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 464:46] - buf_ldfwdtag_in[3] <= _T_4142 @[lsu_bus_buffer.scala 464:28] - node _T_4143 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 465:47] - node _T_4144 = and(_T_4143, obuf_nosend) @[lsu_bus_buffer.scala 465:67] - node _T_4145 = and(_T_4144, bus_rsp_read) @[lsu_bus_buffer.scala 465:81] - buf_data_en[3] <= _T_4145 @[lsu_bus_buffer.scala 465:24] - node _T_4146 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 466:48] - node _T_4147 = and(_T_4146, obuf_nosend) @[lsu_bus_buffer.scala 466:68] - node _T_4148 = and(_T_4147, bus_rsp_read_error) @[lsu_bus_buffer.scala 466:82] - buf_error_en[3] <= _T_4148 @[lsu_bus_buffer.scala 466:25] - node _T_4149 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 467:61] - node _T_4150 = bits(buf_addr[3], 2, 2) @[lsu_bus_buffer.scala 467:85] - node _T_4151 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 467:103] - node _T_4152 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 467:126] - node _T_4153 = mux(_T_4150, _T_4151, _T_4152) @[lsu_bus_buffer.scala 467:73] - node _T_4154 = mux(buf_error_en[3], _T_4149, _T_4153) @[lsu_bus_buffer.scala 467:30] - buf_data_in[3] <= _T_4154 @[lsu_bus_buffer.scala 467:24] + node _T_4131 = eq(UInt<3>("h02"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4131 : @[Conditional.scala 39:67] + node _T_4132 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 457:60] + node _T_4133 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 457:89] + node _T_4134 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 457:124] + node _T_4135 = and(_T_4133, _T_4134) @[lsu_bus_buffer.scala 457:104] + node _T_4136 = mux(_T_4135, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 457:75] + node _T_4137 = mux(_T_4132, UInt<3>("h00"), _T_4136) @[lsu_bus_buffer.scala 457:31] + buf_nxtstate[3] <= _T_4137 @[lsu_bus_buffer.scala 457:25] + node _T_4138 = eq(obuf_tag0, UInt<3>("h03")) @[lsu_bus_buffer.scala 458:48] + node _T_4139 = eq(obuf_tag1, UInt<3>("h03")) @[lsu_bus_buffer.scala 458:104] + node _T_4140 = and(obuf_merge, _T_4139) @[lsu_bus_buffer.scala 458:91] + node _T_4141 = or(_T_4138, _T_4140) @[lsu_bus_buffer.scala 458:77] + node _T_4142 = and(_T_4141, obuf_valid) @[lsu_bus_buffer.scala 458:135] + node _T_4143 = and(_T_4142, obuf_wr_enQ) @[lsu_bus_buffer.scala 458:148] + buf_cmd_state_bus_en[3] <= _T_4143 @[lsu_bus_buffer.scala 458:33] + buf_state_bus_en[3] <= buf_cmd_state_bus_en[3] @[lsu_bus_buffer.scala 459:29] + node _T_4144 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 460:49] + node _T_4145 = or(_T_4144, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 460:70] + buf_state_en[3] <= _T_4145 @[lsu_bus_buffer.scala 460:25] + buf_ldfwd_in[3] <= UInt<1>("h01") @[lsu_bus_buffer.scala 461:25] + node _T_4146 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 462:56] + node _T_4147 = eq(_T_4146, UInt<1>("h00")) @[lsu_bus_buffer.scala 462:46] + node _T_4148 = and(buf_state_en[3], _T_4147) @[lsu_bus_buffer.scala 462:44] + node _T_4149 = and(_T_4148, obuf_nosend) @[lsu_bus_buffer.scala 462:60] + node _T_4150 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 462:76] + node _T_4151 = and(_T_4149, _T_4150) @[lsu_bus_buffer.scala 462:74] + buf_ldfwd_en[3] <= _T_4151 @[lsu_bus_buffer.scala 462:25] + node _T_4152 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 463:46] + buf_ldfwdtag_in[3] <= _T_4152 @[lsu_bus_buffer.scala 463:28] + node _T_4153 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 464:47] + node _T_4154 = and(_T_4153, obuf_nosend) @[lsu_bus_buffer.scala 464:67] + node _T_4155 = and(_T_4154, bus_rsp_read) @[lsu_bus_buffer.scala 464:81] + buf_data_en[3] <= _T_4155 @[lsu_bus_buffer.scala 464:24] + node _T_4156 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 465:48] + node _T_4157 = and(_T_4156, obuf_nosend) @[lsu_bus_buffer.scala 465:68] + node _T_4158 = and(_T_4157, bus_rsp_read_error) @[lsu_bus_buffer.scala 465:82] + buf_error_en[3] <= _T_4158 @[lsu_bus_buffer.scala 465:25] + node _T_4159 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 466:61] + node _T_4160 = bits(buf_addr[3], 2, 2) @[lsu_bus_buffer.scala 466:85] + node _T_4161 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 466:103] + node _T_4162 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 466:126] + node _T_4163 = mux(_T_4160, _T_4161, _T_4162) @[lsu_bus_buffer.scala 466:73] + node _T_4164 = mux(buf_error_en[3], _T_4159, _T_4163) @[lsu_bus_buffer.scala 466:30] + buf_data_in[3] <= _T_4164 @[lsu_bus_buffer.scala 466:24] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 467:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_4155 = eq(UInt<3>("h03"), buf_state[3]) @[Conditional.scala 37:30] - when _T_4155 : @[Conditional.scala 39:67] - node _T_4156 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 470:67] - node _T_4157 = and(_T_4156, bus_rsp_write_error) @[lsu_bus_buffer.scala 470:71] - node _T_4158 = or(io.dec_tlu_force_halt, _T_4157) @[lsu_bus_buffer.scala 470:55] - node _T_4159 = bits(_T_4158, 0, 0) @[lsu_bus_buffer.scala 470:101] - node _T_4160 = eq(buf_samedw[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 471:30] - node _T_4161 = and(buf_dual[3], _T_4160) @[lsu_bus_buffer.scala 471:28] - node _T_4162 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 471:57] - node _T_4163 = eq(_T_4162, UInt<1>("h00")) @[lsu_bus_buffer.scala 471:47] - node _T_4164 = and(_T_4161, _T_4163) @[lsu_bus_buffer.scala 471:45] - node _T_4165 = neq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[lsu_bus_buffer.scala 471:90] - node _T_4166 = and(_T_4164, _T_4165) @[lsu_bus_buffer.scala 471:61] - node _T_4167 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 472:27] - node _T_4168 = or(_T_4167, any_done_wait_state) @[lsu_bus_buffer.scala 472:31] - node _T_4169 = eq(buf_samedw[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 472:70] - node _T_4170 = and(buf_dual[3], _T_4169) @[lsu_bus_buffer.scala 472:68] - node _T_4171 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 472:97] - node _T_4172 = eq(_T_4171, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:87] - node _T_4173 = and(_T_4170, _T_4172) @[lsu_bus_buffer.scala 472:85] - node _T_4174 = eq(buf_dualtag[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] - node _T_4175 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 60:129] - node _T_4176 = eq(buf_dualtag[3], UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] - node _T_4177 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 60:129] - node _T_4178 = eq(buf_dualtag[3], UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] - node _T_4179 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 60:129] - node _T_4180 = eq(buf_dualtag[3], UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] - node _T_4181 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 60:129] - node _T_4182 = mux(_T_4174, _T_4175, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4183 = mux(_T_4176, _T_4177, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4184 = mux(_T_4178, _T_4179, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4185 = mux(_T_4180, _T_4181, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4186 = or(_T_4182, _T_4183) @[Mux.scala 27:72] - node _T_4187 = or(_T_4186, _T_4184) @[Mux.scala 27:72] - node _T_4188 = or(_T_4187, _T_4185) @[Mux.scala 27:72] - wire _T_4189 : UInt<1> @[Mux.scala 27:72] - _T_4189 <= _T_4188 @[Mux.scala 27:72] - node _T_4190 = and(_T_4173, _T_4189) @[lsu_bus_buffer.scala 472:101] - node _T_4191 = eq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[lsu_bus_buffer.scala 472:167] - node _T_4192 = and(_T_4190, _T_4191) @[lsu_bus_buffer.scala 472:138] - node _T_4193 = and(_T_4192, any_done_wait_state) @[lsu_bus_buffer.scala 472:187] - node _T_4194 = or(_T_4168, _T_4193) @[lsu_bus_buffer.scala 472:53] - node _T_4195 = mux(_T_4194, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 472:16] - node _T_4196 = mux(_T_4166, UInt<3>("h04"), _T_4195) @[lsu_bus_buffer.scala 471:14] - node _T_4197 = mux(_T_4159, UInt<3>("h00"), _T_4196) @[lsu_bus_buffer.scala 470:31] - buf_nxtstate[3] <= _T_4197 @[lsu_bus_buffer.scala 470:25] - node _T_4198 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 473:73] - node _T_4199 = and(bus_rsp_write, _T_4198) @[lsu_bus_buffer.scala 473:52] - node _T_4200 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 474:46] - node _T_4201 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 475:23] - node _T_4202 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[lsu_bus_buffer.scala 475:47] - node _T_4203 = and(_T_4201, _T_4202) @[lsu_bus_buffer.scala 475:27] - node _T_4204 = or(_T_4200, _T_4203) @[lsu_bus_buffer.scala 474:77] - node _T_4205 = and(buf_dual[3], buf_dualhi[3]) @[lsu_bus_buffer.scala 476:26] - node _T_4206 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 476:54] - node _T_4207 = not(_T_4206) @[lsu_bus_buffer.scala 476:44] - node _T_4208 = and(_T_4205, _T_4207) @[lsu_bus_buffer.scala 476:42] - node _T_4209 = and(_T_4208, buf_samedw[3]) @[lsu_bus_buffer.scala 476:58] - node _T_4210 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[lsu_bus_buffer.scala 476:94] - node _T_4211 = and(_T_4209, _T_4210) @[lsu_bus_buffer.scala 476:74] - node _T_4212 = or(_T_4204, _T_4211) @[lsu_bus_buffer.scala 475:71] - node _T_4213 = and(bus_rsp_read, _T_4212) @[lsu_bus_buffer.scala 474:25] - node _T_4214 = or(_T_4199, _T_4213) @[lsu_bus_buffer.scala 473:105] - buf_resp_state_bus_en[3] <= _T_4214 @[lsu_bus_buffer.scala 473:34] + node _T_4165 = eq(UInt<3>("h03"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4165 : @[Conditional.scala 39:67] + node _T_4166 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 470:69] + node _T_4167 = eq(bus_rsp_write_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 470:75] + node _T_4168 = and(_T_4166, _T_4167) @[lsu_bus_buffer.scala 470:73] + node _T_4169 = or(io.dec_tlu_force_halt, _T_4168) @[lsu_bus_buffer.scala 470:57] + node _T_4170 = bits(_T_4169, 0, 0) @[lsu_bus_buffer.scala 470:104] + node _T_4171 = eq(buf_samedw[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 471:30] + node _T_4172 = and(buf_dual[3], _T_4171) @[lsu_bus_buffer.scala 471:28] + node _T_4173 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 471:57] + node _T_4174 = eq(_T_4173, UInt<1>("h00")) @[lsu_bus_buffer.scala 471:47] + node _T_4175 = and(_T_4172, _T_4174) @[lsu_bus_buffer.scala 471:45] + node _T_4176 = neq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[lsu_bus_buffer.scala 471:90] + node _T_4177 = and(_T_4175, _T_4176) @[lsu_bus_buffer.scala 471:61] + node _T_4178 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 472:27] + node _T_4179 = or(_T_4178, any_done_wait_state) @[lsu_bus_buffer.scala 472:31] + node _T_4180 = eq(buf_samedw[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 472:70] + node _T_4181 = and(buf_dual[3], _T_4180) @[lsu_bus_buffer.scala 472:68] + node _T_4182 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 472:97] + node _T_4183 = eq(_T_4182, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:87] + node _T_4184 = and(_T_4181, _T_4183) @[lsu_bus_buffer.scala 472:85] + node _T_4185 = eq(buf_dualtag[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] + node _T_4186 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 60:129] + node _T_4187 = eq(buf_dualtag[3], UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] + node _T_4188 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 60:129] + node _T_4189 = eq(buf_dualtag[3], UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] + node _T_4190 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 60:129] + node _T_4191 = eq(buf_dualtag[3], UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] + node _T_4192 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 60:129] + node _T_4193 = mux(_T_4185, _T_4186, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4194 = mux(_T_4187, _T_4188, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4195 = mux(_T_4189, _T_4190, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4196 = mux(_T_4191, _T_4192, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4197 = or(_T_4193, _T_4194) @[Mux.scala 27:72] + node _T_4198 = or(_T_4197, _T_4195) @[Mux.scala 27:72] + node _T_4199 = or(_T_4198, _T_4196) @[Mux.scala 27:72] + wire _T_4200 : UInt<1> @[Mux.scala 27:72] + _T_4200 <= _T_4199 @[Mux.scala 27:72] + node _T_4201 = and(_T_4184, _T_4200) @[lsu_bus_buffer.scala 472:101] + node _T_4202 = eq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[lsu_bus_buffer.scala 472:167] + node _T_4203 = and(_T_4201, _T_4202) @[lsu_bus_buffer.scala 472:138] + node _T_4204 = and(_T_4203, any_done_wait_state) @[lsu_bus_buffer.scala 472:187] + node _T_4205 = or(_T_4179, _T_4204) @[lsu_bus_buffer.scala 472:53] + node _T_4206 = mux(_T_4205, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 472:16] + node _T_4207 = mux(_T_4177, UInt<3>("h04"), _T_4206) @[lsu_bus_buffer.scala 471:14] + node _T_4208 = mux(_T_4170, UInt<3>("h00"), _T_4207) @[lsu_bus_buffer.scala 470:33] + buf_nxtstate[3] <= _T_4208 @[lsu_bus_buffer.scala 470:27] + node _T_4209 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 473:73] + node _T_4210 = and(bus_rsp_write, _T_4209) @[lsu_bus_buffer.scala 473:52] + node _T_4211 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 474:46] + node _T_4212 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 475:23] + node _T_4213 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[lsu_bus_buffer.scala 475:47] + node _T_4214 = and(_T_4212, _T_4213) @[lsu_bus_buffer.scala 475:27] + node _T_4215 = or(_T_4211, _T_4214) @[lsu_bus_buffer.scala 474:77] + node _T_4216 = and(buf_dual[3], buf_dualhi[3]) @[lsu_bus_buffer.scala 476:26] + node _T_4217 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 476:54] + node _T_4218 = not(_T_4217) @[lsu_bus_buffer.scala 476:44] + node _T_4219 = and(_T_4216, _T_4218) @[lsu_bus_buffer.scala 476:42] + node _T_4220 = and(_T_4219, buf_samedw[3]) @[lsu_bus_buffer.scala 476:58] + node _T_4221 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[lsu_bus_buffer.scala 476:94] + node _T_4222 = and(_T_4220, _T_4221) @[lsu_bus_buffer.scala 476:74] + node _T_4223 = or(_T_4215, _T_4222) @[lsu_bus_buffer.scala 475:71] + node _T_4224 = and(bus_rsp_read, _T_4223) @[lsu_bus_buffer.scala 474:25] + node _T_4225 = or(_T_4210, _T_4224) @[lsu_bus_buffer.scala 473:105] + buf_resp_state_bus_en[3] <= _T_4225 @[lsu_bus_buffer.scala 473:34] buf_state_bus_en[3] <= buf_resp_state_bus_en[3] @[lsu_bus_buffer.scala 477:29] - node _T_4215 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 478:49] - node _T_4216 = or(_T_4215, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 478:70] - buf_state_en[3] <= _T_4216 @[lsu_bus_buffer.scala 478:25] - node _T_4217 = and(buf_state_bus_en[3], bus_rsp_read) @[lsu_bus_buffer.scala 479:47] - node _T_4218 = and(_T_4217, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 479:62] - buf_data_en[3] <= _T_4218 @[lsu_bus_buffer.scala 479:24] - node _T_4219 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:48] - node _T_4220 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 480:111] - node _T_4221 = and(bus_rsp_read_error, _T_4220) @[lsu_bus_buffer.scala 480:91] - node _T_4222 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 481:42] - node _T_4223 = and(bus_rsp_read_error, _T_4222) @[lsu_bus_buffer.scala 481:31] - node _T_4224 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[lsu_bus_buffer.scala 481:66] - node _T_4225 = and(_T_4223, _T_4224) @[lsu_bus_buffer.scala 481:46] - node _T_4226 = or(_T_4221, _T_4225) @[lsu_bus_buffer.scala 480:143] - node _T_4227 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 482:54] - node _T_4228 = and(bus_rsp_write_error, _T_4227) @[lsu_bus_buffer.scala 482:33] - node _T_4229 = or(_T_4226, _T_4228) @[lsu_bus_buffer.scala 481:88] - node _T_4230 = and(_T_4219, _T_4229) @[lsu_bus_buffer.scala 480:68] - buf_error_en[3] <= _T_4230 @[lsu_bus_buffer.scala 480:25] - node _T_4231 = eq(buf_error_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 483:50] - node _T_4232 = and(buf_state_en[3], _T_4231) @[lsu_bus_buffer.scala 483:48] - node _T_4233 = bits(buf_addr[3], 2, 2) @[lsu_bus_buffer.scala 483:84] - node _T_4234 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 483:102] - node _T_4235 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:125] - node _T_4236 = mux(_T_4233, _T_4234, _T_4235) @[lsu_bus_buffer.scala 483:72] - node _T_4237 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:148] - node _T_4238 = mux(_T_4232, _T_4236, _T_4237) @[lsu_bus_buffer.scala 483:30] - buf_data_in[3] <= _T_4238 @[lsu_bus_buffer.scala 483:24] + node _T_4226 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 478:49] + node _T_4227 = or(_T_4226, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 478:70] + buf_state_en[3] <= _T_4227 @[lsu_bus_buffer.scala 478:25] + node _T_4228 = and(buf_state_bus_en[3], bus_rsp_read) @[lsu_bus_buffer.scala 479:47] + node _T_4229 = and(_T_4228, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 479:62] + buf_data_en[3] <= _T_4229 @[lsu_bus_buffer.scala 479:24] + node _T_4230 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:48] + node _T_4231 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 480:111] + node _T_4232 = and(bus_rsp_read_error, _T_4231) @[lsu_bus_buffer.scala 480:91] + node _T_4233 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 481:42] + node _T_4234 = and(bus_rsp_read_error, _T_4233) @[lsu_bus_buffer.scala 481:31] + node _T_4235 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[lsu_bus_buffer.scala 481:66] + node _T_4236 = and(_T_4234, _T_4235) @[lsu_bus_buffer.scala 481:46] + node _T_4237 = or(_T_4232, _T_4236) @[lsu_bus_buffer.scala 480:143] + node _T_4238 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 482:54] + node _T_4239 = and(bus_rsp_write_error, _T_4238) @[lsu_bus_buffer.scala 482:33] + node _T_4240 = or(_T_4237, _T_4239) @[lsu_bus_buffer.scala 481:88] + node _T_4241 = and(_T_4230, _T_4240) @[lsu_bus_buffer.scala 480:68] + buf_error_en[3] <= _T_4241 @[lsu_bus_buffer.scala 480:25] + node _T_4242 = eq(buf_error_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 483:50] + node _T_4243 = and(buf_state_en[3], _T_4242) @[lsu_bus_buffer.scala 483:48] + node _T_4244 = bits(buf_addr[3], 2, 2) @[lsu_bus_buffer.scala 483:84] + node _T_4245 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 483:102] + node _T_4246 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:125] + node _T_4247 = mux(_T_4244, _T_4245, _T_4246) @[lsu_bus_buffer.scala 483:72] + node _T_4248 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 483:148] + node _T_4249 = mux(_T_4243, _T_4247, _T_4248) @[lsu_bus_buffer.scala 483:30] + buf_data_in[3] <= _T_4249 @[lsu_bus_buffer.scala 483:24] buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 484:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 485:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_4239 = eq(UInt<3>("h04"), buf_state[3]) @[Conditional.scala 37:30] - when _T_4239 : @[Conditional.scala 39:67] - node _T_4240 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 487:60] - node _T_4241 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 487:86] - node _T_4242 = dshr(buf_ldfwd, buf_dualtag[3]) @[lsu_bus_buffer.scala 487:101] - node _T_4243 = bits(_T_4242, 0, 0) @[lsu_bus_buffer.scala 487:101] - node _T_4244 = or(_T_4241, _T_4243) @[lsu_bus_buffer.scala 487:90] - node _T_4245 = or(_T_4244, any_done_wait_state) @[lsu_bus_buffer.scala 487:118] - node _T_4246 = mux(_T_4245, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 487:75] - node _T_4247 = mux(_T_4240, UInt<3>("h00"), _T_4246) @[lsu_bus_buffer.scala 487:31] - buf_nxtstate[3] <= _T_4247 @[lsu_bus_buffer.scala 487:25] - node _T_4248 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[lsu_bus_buffer.scala 488:66] - node _T_4249 = dshr(buf_ldfwd, buf_dualtag[3]) @[lsu_bus_buffer.scala 489:21] - node _T_4250 = bits(_T_4249, 0, 0) @[lsu_bus_buffer.scala 489:21] - node _T_4251 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[3]]) @[lsu_bus_buffer.scala 489:58] - node _T_4252 = and(_T_4250, _T_4251) @[lsu_bus_buffer.scala 489:38] - node _T_4253 = or(_T_4248, _T_4252) @[lsu_bus_buffer.scala 488:95] - node _T_4254 = and(bus_rsp_read, _T_4253) @[lsu_bus_buffer.scala 488:45] - buf_state_bus_en[3] <= _T_4254 @[lsu_bus_buffer.scala 488:29] - node _T_4255 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 490:49] - node _T_4256 = or(_T_4255, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 490:70] - buf_state_en[3] <= _T_4256 @[lsu_bus_buffer.scala 490:25] - buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 491:34] + node _T_4250 = eq(UInt<3>("h04"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4250 : @[Conditional.scala 39:67] + node _T_4251 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 488:60] + node _T_4252 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 488:86] + node _T_4253 = dshr(buf_ldfwd, buf_dualtag[3]) @[lsu_bus_buffer.scala 488:101] + node _T_4254 = bits(_T_4253, 0, 0) @[lsu_bus_buffer.scala 488:101] + node _T_4255 = or(_T_4252, _T_4254) @[lsu_bus_buffer.scala 488:90] + node _T_4256 = or(_T_4255, any_done_wait_state) @[lsu_bus_buffer.scala 488:118] + node _T_4257 = mux(_T_4256, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 488:75] + node _T_4258 = mux(_T_4251, UInt<3>("h00"), _T_4257) @[lsu_bus_buffer.scala 488:31] + buf_nxtstate[3] <= _T_4258 @[lsu_bus_buffer.scala 488:25] + node _T_4259 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[lsu_bus_buffer.scala 489:66] + node _T_4260 = dshr(buf_ldfwd, buf_dualtag[3]) @[lsu_bus_buffer.scala 490:21] + node _T_4261 = bits(_T_4260, 0, 0) @[lsu_bus_buffer.scala 490:21] + node _T_4262 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[3]]) @[lsu_bus_buffer.scala 490:58] + node _T_4263 = and(_T_4261, _T_4262) @[lsu_bus_buffer.scala 490:38] + node _T_4264 = or(_T_4259, _T_4263) @[lsu_bus_buffer.scala 489:95] + node _T_4265 = and(bus_rsp_read, _T_4264) @[lsu_bus_buffer.scala 489:45] + buf_state_bus_en[3] <= _T_4265 @[lsu_bus_buffer.scala 489:29] + node _T_4266 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 491:49] + node _T_4267 = or(_T_4266, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 491:70] + buf_state_en[3] <= _T_4267 @[lsu_bus_buffer.scala 491:25] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 492:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 493:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_4257 = eq(UInt<3>("h05"), buf_state[3]) @[Conditional.scala 37:30] - when _T_4257 : @[Conditional.scala 39:67] - node _T_4258 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 494:60] - node _T_4259 = mux(_T_4258, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 494:31] - buf_nxtstate[3] <= _T_4259 @[lsu_bus_buffer.scala 494:25] - node _T_4260 = eq(RspPtr, UInt<2>("h03")) @[lsu_bus_buffer.scala 495:37] - node _T_4261 = eq(buf_dualtag[3], RspPtr) @[lsu_bus_buffer.scala 495:98] - node _T_4262 = and(buf_dual[3], _T_4261) @[lsu_bus_buffer.scala 495:80] - node _T_4263 = or(_T_4260, _T_4262) @[lsu_bus_buffer.scala 495:65] - node _T_4264 = or(_T_4263, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 495:112] - buf_state_en[3] <= _T_4264 @[lsu_bus_buffer.scala 495:25] - buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 496:34] + node _T_4268 = eq(UInt<3>("h05"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4268 : @[Conditional.scala 39:67] + node _T_4269 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 496:60] + node _T_4270 = mux(_T_4269, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 496:31] + buf_nxtstate[3] <= _T_4270 @[lsu_bus_buffer.scala 496:25] + node _T_4271 = eq(RspPtr, UInt<2>("h03")) @[lsu_bus_buffer.scala 497:37] + node _T_4272 = eq(buf_dualtag[3], RspPtr) @[lsu_bus_buffer.scala 497:98] + node _T_4273 = and(buf_dual[3], _T_4272) @[lsu_bus_buffer.scala 497:80] + node _T_4274 = or(_T_4271, _T_4273) @[lsu_bus_buffer.scala 497:65] + node _T_4275 = or(_T_4274, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 497:112] + buf_state_en[3] <= _T_4275 @[lsu_bus_buffer.scala 497:25] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 498:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 499:20] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_4265 = eq(UInt<3>("h06"), buf_state[3]) @[Conditional.scala 37:30] - when _T_4265 : @[Conditional.scala 39:67] - buf_nxtstate[3] <= UInt<3>("h00") @[lsu_bus_buffer.scala 499:25] - buf_rst[3] <= UInt<1>("h01") @[lsu_bus_buffer.scala 500:20] - buf_state_en[3] <= UInt<1>("h01") @[lsu_bus_buffer.scala 501:25] - buf_ldfwd_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 502:25] - buf_ldfwd_en[3] <= buf_state_en[3] @[lsu_bus_buffer.scala 503:25] - buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 504:34] + node _T_4276 = eq(UInt<3>("h06"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4276 : @[Conditional.scala 39:67] + buf_nxtstate[3] <= UInt<3>("h00") @[lsu_bus_buffer.scala 502:25] + buf_rst[3] <= UInt<1>("h01") @[lsu_bus_buffer.scala 503:20] + buf_state_en[3] <= UInt<1>("h01") @[lsu_bus_buffer.scala 504:25] + buf_ldfwd_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 505:25] + buf_ldfwd_en[3] <= buf_state_en[3] @[lsu_bus_buffer.scala 506:25] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 507:34] skip @[Conditional.scala 39:67] - node _T_4266 = bits(buf_state_en[3], 0, 0) @[lsu_bus_buffer.scala 507:108] - reg _T_4267 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4266 : @[Reg.scala 28:19] - _T_4267 <= buf_nxtstate[3] @[Reg.scala 28:23] + node _T_4277 = bits(buf_state_en[3], 0, 0) @[lsu_bus_buffer.scala 510:108] + reg _T_4278 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4277 : @[Reg.scala 28:19] + _T_4278 <= buf_nxtstate[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_state[3] <= _T_4267 @[lsu_bus_buffer.scala 507:18] - reg _T_4268 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 508:60] - _T_4268 <= buf_age_in_3 @[lsu_bus_buffer.scala 508:60] - buf_ageQ[3] <= _T_4268 @[lsu_bus_buffer.scala 508:17] - reg _T_4269 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 509:63] - _T_4269 <= buf_rspage_in[3] @[lsu_bus_buffer.scala 509:63] - buf_rspageQ[3] <= _T_4269 @[lsu_bus_buffer.scala 509:20] - node _T_4270 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 510:109] - reg _T_4271 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4270 : @[Reg.scala 28:19] - _T_4271 <= buf_dualtag_in[3] @[Reg.scala 28:23] + buf_state[3] <= _T_4278 @[lsu_bus_buffer.scala 510:18] + reg _T_4279 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 511:60] + _T_4279 <= buf_age_in_3 @[lsu_bus_buffer.scala 511:60] + buf_ageQ[3] <= _T_4279 @[lsu_bus_buffer.scala 511:17] + reg _T_4280 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 512:63] + _T_4280 <= buf_rspage_in[3] @[lsu_bus_buffer.scala 512:63] + buf_rspageQ[3] <= _T_4280 @[lsu_bus_buffer.scala 512:20] + node _T_4281 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 513:109] + reg _T_4282 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4281 : @[Reg.scala 28:19] + _T_4282 <= buf_dualtag_in[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualtag[3] <= _T_4271 @[lsu_bus_buffer.scala 510:20] - node _T_4272 = bits(buf_dual_in, 3, 3) @[lsu_bus_buffer.scala 511:74] - node _T_4273 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 511:107] - reg _T_4274 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4273 : @[Reg.scala 28:19] - _T_4274 <= _T_4272 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_dual[3] <= _T_4274 @[lsu_bus_buffer.scala 511:17] - node _T_4275 = bits(buf_samedw_in, 3, 3) @[lsu_bus_buffer.scala 512:78] - node _T_4276 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 512:111] - reg _T_4277 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4276 : @[Reg.scala 28:19] - _T_4277 <= _T_4275 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_samedw[3] <= _T_4277 @[lsu_bus_buffer.scala 512:19] - node _T_4278 = bits(buf_nomerge_in, 3, 3) @[lsu_bus_buffer.scala 513:80] - node _T_4279 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 513:113] - reg _T_4280 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4279 : @[Reg.scala 28:19] - _T_4280 <= _T_4278 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_nomerge[3] <= _T_4280 @[lsu_bus_buffer.scala 513:20] - node _T_4281 = bits(buf_dualhi_in, 3, 3) @[lsu_bus_buffer.scala 514:78] - node _T_4282 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 514:111] - reg _T_4283 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4282 : @[Reg.scala 28:19] - _T_4283 <= _T_4281 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - buf_dualhi[3] <= _T_4283 @[lsu_bus_buffer.scala 514:19] - node _T_4284 = bits(buf_ldfwd_en[0], 0, 0) @[lsu_bus_buffer.scala 517:131] + buf_dualtag[3] <= _T_4282 @[lsu_bus_buffer.scala 513:20] + node _T_4283 = bits(buf_dual_in, 3, 3) @[lsu_bus_buffer.scala 514:74] + node _T_4284 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 514:107] reg _T_4285 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4284 : @[Reg.scala 28:19] - _T_4285 <= buf_ldfwd_in[0] @[Reg.scala 28:23] + _T_4285 <= _T_4283 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4286 = bits(buf_ldfwd_en[1], 0, 0) @[lsu_bus_buffer.scala 517:131] - reg _T_4287 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4286 : @[Reg.scala 28:19] - _T_4287 <= buf_ldfwd_in[1] @[Reg.scala 28:23] + buf_dual[3] <= _T_4285 @[lsu_bus_buffer.scala 514:17] + node _T_4286 = bits(buf_samedw_in, 3, 3) @[lsu_bus_buffer.scala 515:78] + node _T_4287 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 515:111] + reg _T_4288 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4287 : @[Reg.scala 28:19] + _T_4288 <= _T_4286 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4288 = bits(buf_ldfwd_en[2], 0, 0) @[lsu_bus_buffer.scala 517:131] - reg _T_4289 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4288 : @[Reg.scala 28:19] - _T_4289 <= buf_ldfwd_in[2] @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - node _T_4290 = bits(buf_ldfwd_en[3], 0, 0) @[lsu_bus_buffer.scala 517:131] + buf_samedw[3] <= _T_4288 @[lsu_bus_buffer.scala 515:19] + node _T_4289 = bits(buf_nomerge_in, 3, 3) @[lsu_bus_buffer.scala 516:80] + node _T_4290 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 516:113] reg _T_4291 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4290 : @[Reg.scala 28:19] - _T_4291 <= buf_ldfwd_in[3] @[Reg.scala 28:23] + _T_4291 <= _T_4289 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4292 = cat(_T_4291, _T_4289) @[Cat.scala 29:58] - node _T_4293 = cat(_T_4292, _T_4287) @[Cat.scala 29:58] - node _T_4294 = cat(_T_4293, _T_4285) @[Cat.scala 29:58] - buf_ldfwd <= _T_4294 @[lsu_bus_buffer.scala 517:13] - node _T_4295 = bits(buf_ldfwd_en[0], 0, 0) @[lsu_bus_buffer.scala 518:132] - reg _T_4296 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + buf_nomerge[3] <= _T_4291 @[lsu_bus_buffer.scala 516:20] + node _T_4292 = bits(buf_dualhi_in, 3, 3) @[lsu_bus_buffer.scala 517:78] + node _T_4293 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 517:111] + reg _T_4294 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4293 : @[Reg.scala 28:19] + _T_4294 <= _T_4292 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualhi[3] <= _T_4294 @[lsu_bus_buffer.scala 517:19] + node _T_4295 = bits(buf_ldfwd_en[0], 0, 0) @[lsu_bus_buffer.scala 520:131] + reg _T_4296 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4295 : @[Reg.scala 28:19] - _T_4296 <= buf_ldfwdtag_in[0] @[Reg.scala 28:23] + _T_4296 <= buf_ldfwd_in[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4297 = bits(buf_ldfwd_en[1], 0, 0) @[lsu_bus_buffer.scala 518:132] - reg _T_4298 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + node _T_4297 = bits(buf_ldfwd_en[1], 0, 0) @[lsu_bus_buffer.scala 520:131] + reg _T_4298 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4297 : @[Reg.scala 28:19] - _T_4298 <= buf_ldfwdtag_in[1] @[Reg.scala 28:23] + _T_4298 <= buf_ldfwd_in[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4299 = bits(buf_ldfwd_en[2], 0, 0) @[lsu_bus_buffer.scala 518:132] - reg _T_4300 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + node _T_4299 = bits(buf_ldfwd_en[2], 0, 0) @[lsu_bus_buffer.scala 520:131] + reg _T_4300 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4299 : @[Reg.scala 28:19] - _T_4300 <= buf_ldfwdtag_in[2] @[Reg.scala 28:23] + _T_4300 <= buf_ldfwd_in[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4301 = bits(buf_ldfwd_en[3], 0, 0) @[lsu_bus_buffer.scala 518:132] - reg _T_4302 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + node _T_4301 = bits(buf_ldfwd_en[3], 0, 0) @[lsu_bus_buffer.scala 520:131] + reg _T_4302 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4301 : @[Reg.scala 28:19] - _T_4302 <= buf_ldfwdtag_in[3] @[Reg.scala 28:23] + _T_4302 <= buf_ldfwd_in[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_ldfwdtag[0] <= _T_4296 @[lsu_bus_buffer.scala 518:16] - buf_ldfwdtag[1] <= _T_4298 @[lsu_bus_buffer.scala 518:16] - buf_ldfwdtag[2] <= _T_4300 @[lsu_bus_buffer.scala 518:16] - buf_ldfwdtag[3] <= _T_4302 @[lsu_bus_buffer.scala 518:16] - node _T_4303 = bits(buf_sideeffect_in, 0, 0) @[lsu_bus_buffer.scala 519:105] - node _T_4304 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 519:138] - reg _T_4305 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4304 : @[Reg.scala 28:19] - _T_4305 <= _T_4303 @[Reg.scala 28:23] + node _T_4303 = cat(_T_4302, _T_4300) @[Cat.scala 29:58] + node _T_4304 = cat(_T_4303, _T_4298) @[Cat.scala 29:58] + node _T_4305 = cat(_T_4304, _T_4296) @[Cat.scala 29:58] + buf_ldfwd <= _T_4305 @[lsu_bus_buffer.scala 520:13] + node _T_4306 = bits(buf_ldfwd_en[0], 0, 0) @[lsu_bus_buffer.scala 521:132] + reg _T_4307 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4306 : @[Reg.scala 28:19] + _T_4307 <= buf_ldfwdtag_in[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4306 = bits(buf_sideeffect_in, 1, 1) @[lsu_bus_buffer.scala 519:105] - node _T_4307 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 519:138] - reg _T_4308 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4307 : @[Reg.scala 28:19] - _T_4308 <= _T_4306 @[Reg.scala 28:23] + node _T_4308 = bits(buf_ldfwd_en[1], 0, 0) @[lsu_bus_buffer.scala 521:132] + reg _T_4309 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4308 : @[Reg.scala 28:19] + _T_4309 <= buf_ldfwdtag_in[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4309 = bits(buf_sideeffect_in, 2, 2) @[lsu_bus_buffer.scala 519:105] - node _T_4310 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 519:138] - reg _T_4311 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + node _T_4310 = bits(buf_ldfwd_en[2], 0, 0) @[lsu_bus_buffer.scala 521:132] + reg _T_4311 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4310 : @[Reg.scala 28:19] - _T_4311 <= _T_4309 @[Reg.scala 28:23] + _T_4311 <= buf_ldfwdtag_in[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4312 = bits(buf_sideeffect_in, 3, 3) @[lsu_bus_buffer.scala 519:105] - node _T_4313 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 519:138] - reg _T_4314 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4313 : @[Reg.scala 28:19] - _T_4314 <= _T_4312 @[Reg.scala 28:23] + node _T_4312 = bits(buf_ldfwd_en[3], 0, 0) @[lsu_bus_buffer.scala 521:132] + reg _T_4313 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4312 : @[Reg.scala 28:19] + _T_4313 <= buf_ldfwdtag_in[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4315 = cat(_T_4314, _T_4311) @[Cat.scala 29:58] - node _T_4316 = cat(_T_4315, _T_4308) @[Cat.scala 29:58] - node _T_4317 = cat(_T_4316, _T_4305) @[Cat.scala 29:58] - buf_sideeffect <= _T_4317 @[lsu_bus_buffer.scala 519:18] - node _T_4318 = bits(buf_unsign_in, 0, 0) @[lsu_bus_buffer.scala 520:97] - node _T_4319 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 520:130] - reg _T_4320 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4319 : @[Reg.scala 28:19] - _T_4320 <= _T_4318 @[Reg.scala 28:23] + buf_ldfwdtag[0] <= _T_4307 @[lsu_bus_buffer.scala 521:16] + buf_ldfwdtag[1] <= _T_4309 @[lsu_bus_buffer.scala 521:16] + buf_ldfwdtag[2] <= _T_4311 @[lsu_bus_buffer.scala 521:16] + buf_ldfwdtag[3] <= _T_4313 @[lsu_bus_buffer.scala 521:16] + node _T_4314 = bits(buf_sideeffect_in, 0, 0) @[lsu_bus_buffer.scala 522:105] + node _T_4315 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 522:138] + reg _T_4316 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4315 : @[Reg.scala 28:19] + _T_4316 <= _T_4314 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4321 = bits(buf_unsign_in, 1, 1) @[lsu_bus_buffer.scala 520:97] - node _T_4322 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 520:130] - reg _T_4323 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4322 : @[Reg.scala 28:19] - _T_4323 <= _T_4321 @[Reg.scala 28:23] + node _T_4317 = bits(buf_sideeffect_in, 1, 1) @[lsu_bus_buffer.scala 522:105] + node _T_4318 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 522:138] + reg _T_4319 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4318 : @[Reg.scala 28:19] + _T_4319 <= _T_4317 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4324 = bits(buf_unsign_in, 2, 2) @[lsu_bus_buffer.scala 520:97] - node _T_4325 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 520:130] - reg _T_4326 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4325 : @[Reg.scala 28:19] - _T_4326 <= _T_4324 @[Reg.scala 28:23] + node _T_4320 = bits(buf_sideeffect_in, 2, 2) @[lsu_bus_buffer.scala 522:105] + node _T_4321 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 522:138] + reg _T_4322 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4321 : @[Reg.scala 28:19] + _T_4322 <= _T_4320 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4327 = bits(buf_unsign_in, 3, 3) @[lsu_bus_buffer.scala 520:97] - node _T_4328 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 520:130] - reg _T_4329 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4328 : @[Reg.scala 28:19] - _T_4329 <= _T_4327 @[Reg.scala 28:23] + node _T_4323 = bits(buf_sideeffect_in, 3, 3) @[lsu_bus_buffer.scala 522:105] + node _T_4324 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 522:138] + reg _T_4325 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4324 : @[Reg.scala 28:19] + _T_4325 <= _T_4323 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4330 = cat(_T_4329, _T_4326) @[Cat.scala 29:58] - node _T_4331 = cat(_T_4330, _T_4323) @[Cat.scala 29:58] - node _T_4332 = cat(_T_4331, _T_4320) @[Cat.scala 29:58] - buf_unsign <= _T_4332 @[lsu_bus_buffer.scala 520:14] - node _T_4333 = bits(buf_write_in, 0, 0) @[lsu_bus_buffer.scala 521:95] - node _T_4334 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 521:128] - reg _T_4335 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4334 : @[Reg.scala 28:19] - _T_4335 <= _T_4333 @[Reg.scala 28:23] + node _T_4326 = cat(_T_4325, _T_4322) @[Cat.scala 29:58] + node _T_4327 = cat(_T_4326, _T_4319) @[Cat.scala 29:58] + node _T_4328 = cat(_T_4327, _T_4316) @[Cat.scala 29:58] + buf_sideeffect <= _T_4328 @[lsu_bus_buffer.scala 522:18] + node _T_4329 = bits(buf_unsign_in, 0, 0) @[lsu_bus_buffer.scala 523:97] + node _T_4330 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 523:130] + reg _T_4331 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4330 : @[Reg.scala 28:19] + _T_4331 <= _T_4329 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4336 = bits(buf_write_in, 1, 1) @[lsu_bus_buffer.scala 521:95] - node _T_4337 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 521:128] - reg _T_4338 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4337 : @[Reg.scala 28:19] - _T_4338 <= _T_4336 @[Reg.scala 28:23] + node _T_4332 = bits(buf_unsign_in, 1, 1) @[lsu_bus_buffer.scala 523:97] + node _T_4333 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 523:130] + reg _T_4334 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4333 : @[Reg.scala 28:19] + _T_4334 <= _T_4332 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4339 = bits(buf_write_in, 2, 2) @[lsu_bus_buffer.scala 521:95] - node _T_4340 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 521:128] - reg _T_4341 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4340 : @[Reg.scala 28:19] - _T_4341 <= _T_4339 @[Reg.scala 28:23] + node _T_4335 = bits(buf_unsign_in, 2, 2) @[lsu_bus_buffer.scala 523:97] + node _T_4336 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 523:130] + reg _T_4337 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4336 : @[Reg.scala 28:19] + _T_4337 <= _T_4335 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4342 = bits(buf_write_in, 3, 3) @[lsu_bus_buffer.scala 521:95] - node _T_4343 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 521:128] - reg _T_4344 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4343 : @[Reg.scala 28:19] - _T_4344 <= _T_4342 @[Reg.scala 28:23] + node _T_4338 = bits(buf_unsign_in, 3, 3) @[lsu_bus_buffer.scala 523:97] + node _T_4339 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 523:130] + reg _T_4340 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4339 : @[Reg.scala 28:19] + _T_4340 <= _T_4338 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4345 = cat(_T_4344, _T_4341) @[Cat.scala 29:58] - node _T_4346 = cat(_T_4345, _T_4338) @[Cat.scala 29:58] - node _T_4347 = cat(_T_4346, _T_4335) @[Cat.scala 29:58] - buf_write <= _T_4347 @[lsu_bus_buffer.scala 521:13] - node _T_4348 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 522:117] - reg _T_4349 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + node _T_4341 = cat(_T_4340, _T_4337) @[Cat.scala 29:58] + node _T_4342 = cat(_T_4341, _T_4334) @[Cat.scala 29:58] + node _T_4343 = cat(_T_4342, _T_4331) @[Cat.scala 29:58] + buf_unsign <= _T_4343 @[lsu_bus_buffer.scala 523:14] + node _T_4344 = bits(buf_write_in, 0, 0) @[lsu_bus_buffer.scala 524:95] + node _T_4345 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 524:128] + reg _T_4346 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4345 : @[Reg.scala 28:19] + _T_4346 <= _T_4344 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4347 = bits(buf_write_in, 1, 1) @[lsu_bus_buffer.scala 524:95] + node _T_4348 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 524:128] + reg _T_4349 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4348 : @[Reg.scala 28:19] - _T_4349 <= buf_sz_in[0] @[Reg.scala 28:23] + _T_4349 <= _T_4347 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4350 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 522:117] - reg _T_4351 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4350 : @[Reg.scala 28:19] - _T_4351 <= buf_sz_in[1] @[Reg.scala 28:23] + node _T_4350 = bits(buf_write_in, 2, 2) @[lsu_bus_buffer.scala 524:95] + node _T_4351 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 524:128] + reg _T_4352 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4351 : @[Reg.scala 28:19] + _T_4352 <= _T_4350 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4352 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 522:117] - reg _T_4353 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4352 : @[Reg.scala 28:19] - _T_4353 <= buf_sz_in[2] @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - node _T_4354 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 522:117] - reg _T_4355 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + node _T_4353 = bits(buf_write_in, 3, 3) @[lsu_bus_buffer.scala 524:95] + node _T_4354 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 524:128] + reg _T_4355 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4354 : @[Reg.scala 28:19] - _T_4355 <= buf_sz_in[3] @[Reg.scala 28:23] + _T_4355 <= _T_4353 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_sz[0] <= _T_4349 @[lsu_bus_buffer.scala 522:10] - buf_sz[1] <= _T_4351 @[lsu_bus_buffer.scala 522:10] - buf_sz[2] <= _T_4353 @[lsu_bus_buffer.scala 522:10] - buf_sz[3] <= _T_4355 @[lsu_bus_buffer.scala 522:10] - node _T_4356 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 523:80] - inst rvclkhdr_4 of rvclkhdr_36 @[lib.scala 368:23] + node _T_4356 = cat(_T_4355, _T_4352) @[Cat.scala 29:58] + node _T_4357 = cat(_T_4356, _T_4349) @[Cat.scala 29:58] + node _T_4358 = cat(_T_4357, _T_4346) @[Cat.scala 29:58] + buf_write <= _T_4358 @[lsu_bus_buffer.scala 524:13] + node _T_4359 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 525:117] + reg _T_4360 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4359 : @[Reg.scala 28:19] + _T_4360 <= buf_sz_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4361 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 525:117] + reg _T_4362 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4361 : @[Reg.scala 28:19] + _T_4362 <= buf_sz_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4363 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 525:117] + reg _T_4364 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4363 : @[Reg.scala 28:19] + _T_4364 <= buf_sz_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4365 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 525:117] + reg _T_4366 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4365 : @[Reg.scala 28:19] + _T_4366 <= buf_sz_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_sz[0] <= _T_4360 @[lsu_bus_buffer.scala 525:10] + buf_sz[1] <= _T_4362 @[lsu_bus_buffer.scala 525:10] + buf_sz[2] <= _T_4364 @[lsu_bus_buffer.scala 525:10] + buf_sz[3] <= _T_4366 @[lsu_bus_buffer.scala 525:10] + node _T_4367 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 526:80] + inst rvclkhdr_4 of rvclkhdr_41 @[lib.scala 390:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset - rvclkhdr_4.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_4.io.en <= _T_4356 @[lib.scala 371:17] - rvclkhdr_4.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_4357 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_4357 <= buf_addr_in[0] @[lib.scala 374:16] - node _T_4358 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 523:80] - inst rvclkhdr_5 of rvclkhdr_37 @[lib.scala 368:23] + rvclkhdr_4.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_4.io.en <= _T_4367 @[lib.scala 393:17] + rvclkhdr_4.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_4368 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4367 : @[Reg.scala 28:19] + _T_4368 <= buf_addr_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4369 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 526:80] + inst rvclkhdr_5 of rvclkhdr_42 @[lib.scala 390:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset - rvclkhdr_5.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_5.io.en <= _T_4358 @[lib.scala 371:17] - rvclkhdr_5.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_4359 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_4359 <= buf_addr_in[1] @[lib.scala 374:16] - node _T_4360 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 523:80] - inst rvclkhdr_6 of rvclkhdr_38 @[lib.scala 368:23] + rvclkhdr_5.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_5.io.en <= _T_4369 @[lib.scala 393:17] + rvclkhdr_5.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_4370 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4369 : @[Reg.scala 28:19] + _T_4370 <= buf_addr_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4371 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 526:80] + inst rvclkhdr_6 of rvclkhdr_43 @[lib.scala 390:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset - rvclkhdr_6.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_6.io.en <= _T_4360 @[lib.scala 371:17] - rvclkhdr_6.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_4361 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_4361 <= buf_addr_in[2] @[lib.scala 374:16] - node _T_4362 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 523:80] - inst rvclkhdr_7 of rvclkhdr_39 @[lib.scala 368:23] + rvclkhdr_6.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_6.io.en <= _T_4371 @[lib.scala 393:17] + rvclkhdr_6.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_4372 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4371 : @[Reg.scala 28:19] + _T_4372 <= buf_addr_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4373 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 526:80] + inst rvclkhdr_7 of rvclkhdr_44 @[lib.scala 390:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset - rvclkhdr_7.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_7.io.en <= _T_4362 @[lib.scala 371:17] - rvclkhdr_7.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_4363 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_4363 <= buf_addr_in[3] @[lib.scala 374:16] - buf_addr[0] <= _T_4357 @[lsu_bus_buffer.scala 523:12] - buf_addr[1] <= _T_4359 @[lsu_bus_buffer.scala 523:12] - buf_addr[2] <= _T_4361 @[lsu_bus_buffer.scala 523:12] - buf_addr[3] <= _T_4363 @[lsu_bus_buffer.scala 523:12] - node _T_4364 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 524:125] - reg _T_4365 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4364 : @[Reg.scala 28:19] - _T_4365 <= buf_byteen_in[0] @[Reg.scala 28:23] + rvclkhdr_7.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_7.io.en <= _T_4373 @[lib.scala 393:17] + rvclkhdr_7.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_4374 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4373 : @[Reg.scala 28:19] + _T_4374 <= buf_addr_in[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4366 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 524:125] - reg _T_4367 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4366 : @[Reg.scala 28:19] - _T_4367 <= buf_byteen_in[1] @[Reg.scala 28:23] + buf_addr[0] <= _T_4368 @[lsu_bus_buffer.scala 526:12] + buf_addr[1] <= _T_4370 @[lsu_bus_buffer.scala 526:12] + buf_addr[2] <= _T_4372 @[lsu_bus_buffer.scala 526:12] + buf_addr[3] <= _T_4374 @[lsu_bus_buffer.scala 526:12] + node _T_4375 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 527:125] + reg _T_4376 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4375 : @[Reg.scala 28:19] + _T_4376 <= buf_byteen_in[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4368 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 524:125] - reg _T_4369 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4368 : @[Reg.scala 28:19] - _T_4369 <= buf_byteen_in[2] @[Reg.scala 28:23] + node _T_4377 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 527:125] + reg _T_4378 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4377 : @[Reg.scala 28:19] + _T_4378 <= buf_byteen_in[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4370 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 524:125] - reg _T_4371 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4370 : @[Reg.scala 28:19] - _T_4371 <= buf_byteen_in[3] @[Reg.scala 28:23] + node _T_4379 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 527:125] + reg _T_4380 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4379 : @[Reg.scala 28:19] + _T_4380 <= buf_byteen_in[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_byteen[0] <= _T_4365 @[lsu_bus_buffer.scala 524:14] - buf_byteen[1] <= _T_4367 @[lsu_bus_buffer.scala 524:14] - buf_byteen[2] <= _T_4369 @[lsu_bus_buffer.scala 524:14] - buf_byteen[3] <= _T_4371 @[lsu_bus_buffer.scala 524:14] - inst rvclkhdr_8 of rvclkhdr_40 @[lib.scala 368:23] + node _T_4381 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 527:125] + reg _T_4382 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4381 : @[Reg.scala 28:19] + _T_4382 <= buf_byteen_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_byteen[0] <= _T_4376 @[lsu_bus_buffer.scala 527:14] + buf_byteen[1] <= _T_4378 @[lsu_bus_buffer.scala 527:14] + buf_byteen[2] <= _T_4380 @[lsu_bus_buffer.scala 527:14] + buf_byteen[3] <= _T_4382 @[lsu_bus_buffer.scala 527:14] + inst rvclkhdr_8 of rvclkhdr_45 @[lib.scala 390:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset - rvclkhdr_8.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_8.io.en <= buf_data_en[0] @[lib.scala 371:17] - rvclkhdr_8.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_4372 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_4372 <= buf_data_in[0] @[lib.scala 374:16] - inst rvclkhdr_9 of rvclkhdr_41 @[lib.scala 368:23] + rvclkhdr_8.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_8.io.en <= buf_data_en[0] @[lib.scala 393:17] + rvclkhdr_8.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_4383 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when buf_data_en[0] : @[Reg.scala 28:19] + _T_4383 <= buf_data_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + inst rvclkhdr_9 of rvclkhdr_46 @[lib.scala 390:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset - rvclkhdr_9.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_9.io.en <= buf_data_en[1] @[lib.scala 371:17] - rvclkhdr_9.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_4373 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_4373 <= buf_data_in[1] @[lib.scala 374:16] - inst rvclkhdr_10 of rvclkhdr_42 @[lib.scala 368:23] + rvclkhdr_9.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_9.io.en <= buf_data_en[1] @[lib.scala 393:17] + rvclkhdr_9.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_4384 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when buf_data_en[1] : @[Reg.scala 28:19] + _T_4384 <= buf_data_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + inst rvclkhdr_10 of rvclkhdr_47 @[lib.scala 390:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset - rvclkhdr_10.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_10.io.en <= buf_data_en[2] @[lib.scala 371:17] - rvclkhdr_10.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_4374 : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_4374 <= buf_data_in[2] @[lib.scala 374:16] - inst rvclkhdr_11 of rvclkhdr_43 @[lib.scala 368:23] + rvclkhdr_10.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_10.io.en <= buf_data_en[2] @[lib.scala 393:17] + rvclkhdr_10.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_4385 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when buf_data_en[2] : @[Reg.scala 28:19] + _T_4385 <= buf_data_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + inst rvclkhdr_11 of rvclkhdr_48 @[lib.scala 390:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset - rvclkhdr_11.io.clk <= clock @[lib.scala 370:18] - rvclkhdr_11.io.en <= buf_data_en[3] @[lib.scala 371:17] - rvclkhdr_11.io.scan_mode <= io.scan_mode @[lib.scala 372:24] - reg _T_4375 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 374:16] - _T_4375 <= buf_data_in[3] @[lib.scala 374:16] - buf_data[0] <= _T_4372 @[lsu_bus_buffer.scala 525:12] - buf_data[1] <= _T_4373 @[lsu_bus_buffer.scala 525:12] - buf_data[2] <= _T_4374 @[lsu_bus_buffer.scala 525:12] - buf_data[3] <= _T_4375 @[lsu_bus_buffer.scala 525:12] - node _T_4376 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 526:119] - node _T_4377 = mux(buf_error_en[0], UInt<1>("h01"), _T_4376) @[lsu_bus_buffer.scala 526:84] - node _T_4378 = eq(buf_rst[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 526:126] - node _T_4379 = and(_T_4377, _T_4378) @[lsu_bus_buffer.scala 526:124] - reg _T_4380 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 526:80] - _T_4380 <= _T_4379 @[lsu_bus_buffer.scala 526:80] - node _T_4381 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 526:119] - node _T_4382 = mux(buf_error_en[1], UInt<1>("h01"), _T_4381) @[lsu_bus_buffer.scala 526:84] - node _T_4383 = eq(buf_rst[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 526:126] - node _T_4384 = and(_T_4382, _T_4383) @[lsu_bus_buffer.scala 526:124] - reg _T_4385 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 526:80] - _T_4385 <= _T_4384 @[lsu_bus_buffer.scala 526:80] - node _T_4386 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 526:119] - node _T_4387 = mux(buf_error_en[2], UInt<1>("h01"), _T_4386) @[lsu_bus_buffer.scala 526:84] - node _T_4388 = eq(buf_rst[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 526:126] - node _T_4389 = and(_T_4387, _T_4388) @[lsu_bus_buffer.scala 526:124] - reg _T_4390 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 526:80] - _T_4390 <= _T_4389 @[lsu_bus_buffer.scala 526:80] - node _T_4391 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 526:119] - node _T_4392 = mux(buf_error_en[3], UInt<1>("h01"), _T_4391) @[lsu_bus_buffer.scala 526:84] - node _T_4393 = eq(buf_rst[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 526:126] - node _T_4394 = and(_T_4392, _T_4393) @[lsu_bus_buffer.scala 526:124] - reg _T_4395 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 526:80] - _T_4395 <= _T_4394 @[lsu_bus_buffer.scala 526:80] - node _T_4396 = cat(_T_4395, _T_4390) @[Cat.scala 29:58] - node _T_4397 = cat(_T_4396, _T_4385) @[Cat.scala 29:58] - node _T_4398 = cat(_T_4397, _T_4380) @[Cat.scala 29:58] - buf_error <= _T_4398 @[lsu_bus_buffer.scala 526:13] - node _T_4399 = cat(io.lsu_busreq_m, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_4400 = mux(io.ldst_dual_m, _T_4399, io.lsu_busreq_m) @[lsu_bus_buffer.scala 528:28] - node _T_4401 = cat(io.lsu_busreq_r, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_4402 = mux(io.ldst_dual_r, _T_4401, io.lsu_busreq_r) @[lsu_bus_buffer.scala 528:94] - node _T_4403 = add(_T_4400, _T_4402) @[lsu_bus_buffer.scala 528:88] - node _T_4404 = add(_T_4403, ibuf_valid) @[lsu_bus_buffer.scala 528:154] - node _T_4405 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 528:190] - node _T_4406 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 528:190] - node _T_4407 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 528:190] - node _T_4408 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 528:190] - node _T_4409 = add(_T_4405, _T_4406) @[lsu_bus_buffer.scala 528:217] - node _T_4410 = add(_T_4409, _T_4407) @[lsu_bus_buffer.scala 528:217] - node _T_4411 = add(_T_4410, _T_4408) @[lsu_bus_buffer.scala 528:217] - node _T_4412 = add(_T_4404, _T_4411) @[lsu_bus_buffer.scala 528:169] - node buf_numvld_any = tail(_T_4412, 1) @[lsu_bus_buffer.scala 528:169] - node _T_4413 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 529:60] - node _T_4414 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 529:79] - node _T_4415 = and(_T_4413, _T_4414) @[lsu_bus_buffer.scala 529:64] - node _T_4416 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 529:91] - node _T_4417 = and(_T_4415, _T_4416) @[lsu_bus_buffer.scala 529:89] - node _T_4418 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 529:60] - node _T_4419 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 529:79] - node _T_4420 = and(_T_4418, _T_4419) @[lsu_bus_buffer.scala 529:64] - node _T_4421 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 529:91] - node _T_4422 = and(_T_4420, _T_4421) @[lsu_bus_buffer.scala 529:89] - node _T_4423 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 529:60] - node _T_4424 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 529:79] - node _T_4425 = and(_T_4423, _T_4424) @[lsu_bus_buffer.scala 529:64] - node _T_4426 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 529:91] - node _T_4427 = and(_T_4425, _T_4426) @[lsu_bus_buffer.scala 529:89] - node _T_4428 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 529:60] - node _T_4429 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 529:79] - node _T_4430 = and(_T_4428, _T_4429) @[lsu_bus_buffer.scala 529:64] - node _T_4431 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 529:91] - node _T_4432 = and(_T_4430, _T_4431) @[lsu_bus_buffer.scala 529:89] - node _T_4433 = add(_T_4432, _T_4427) @[lsu_bus_buffer.scala 529:142] - node _T_4434 = add(_T_4433, _T_4422) @[lsu_bus_buffer.scala 529:142] - node _T_4435 = add(_T_4434, _T_4417) @[lsu_bus_buffer.scala 529:142] - buf_numvld_wrcmd_any <= _T_4435 @[lsu_bus_buffer.scala 529:24] - node _T_4436 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 530:63] - node _T_4437 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 530:75] - node _T_4438 = and(_T_4436, _T_4437) @[lsu_bus_buffer.scala 530:73] - node _T_4439 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 530:63] - node _T_4440 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 530:75] - node _T_4441 = and(_T_4439, _T_4440) @[lsu_bus_buffer.scala 530:73] - node _T_4442 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 530:63] - node _T_4443 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 530:75] - node _T_4444 = and(_T_4442, _T_4443) @[lsu_bus_buffer.scala 530:73] - node _T_4445 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 530:63] - node _T_4446 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 530:75] - node _T_4447 = and(_T_4445, _T_4446) @[lsu_bus_buffer.scala 530:73] - node _T_4448 = add(_T_4447, _T_4444) @[lsu_bus_buffer.scala 530:126] - node _T_4449 = add(_T_4448, _T_4441) @[lsu_bus_buffer.scala 530:126] - node _T_4450 = add(_T_4449, _T_4438) @[lsu_bus_buffer.scala 530:126] - buf_numvld_cmd_any <= _T_4450 @[lsu_bus_buffer.scala 530:22] - node _T_4451 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 531:63] - node _T_4452 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 531:90] - node _T_4453 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:102] - node _T_4454 = and(_T_4452, _T_4453) @[lsu_bus_buffer.scala 531:100] - node _T_4455 = or(_T_4451, _T_4454) @[lsu_bus_buffer.scala 531:74] - node _T_4456 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 531:63] - node _T_4457 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 531:90] - node _T_4458 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:102] - node _T_4459 = and(_T_4457, _T_4458) @[lsu_bus_buffer.scala 531:100] - node _T_4460 = or(_T_4456, _T_4459) @[lsu_bus_buffer.scala 531:74] - node _T_4461 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 531:63] - node _T_4462 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 531:90] - node _T_4463 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:102] - node _T_4464 = and(_T_4462, _T_4463) @[lsu_bus_buffer.scala 531:100] - node _T_4465 = or(_T_4461, _T_4464) @[lsu_bus_buffer.scala 531:74] - node _T_4466 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 531:63] - node _T_4467 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 531:90] - node _T_4468 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:102] - node _T_4469 = and(_T_4467, _T_4468) @[lsu_bus_buffer.scala 531:100] - node _T_4470 = or(_T_4466, _T_4469) @[lsu_bus_buffer.scala 531:74] - node _T_4471 = add(_T_4470, _T_4465) @[lsu_bus_buffer.scala 531:154] - node _T_4472 = add(_T_4471, _T_4460) @[lsu_bus_buffer.scala 531:154] - node _T_4473 = add(_T_4472, _T_4455) @[lsu_bus_buffer.scala 531:154] - buf_numvld_pend_any <= _T_4473 @[lsu_bus_buffer.scala 531:23] - node _T_4474 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 532:61] - node _T_4475 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 532:61] - node _T_4476 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 532:61] - node _T_4477 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 532:61] - node _T_4478 = or(_T_4477, _T_4476) @[lsu_bus_buffer.scala 532:93] - node _T_4479 = or(_T_4478, _T_4475) @[lsu_bus_buffer.scala 532:93] - node _T_4480 = or(_T_4479, _T_4474) @[lsu_bus_buffer.scala 532:93] - any_done_wait_state <= _T_4480 @[lsu_bus_buffer.scala 532:23] - node _T_4481 = orr(buf_numvld_pend_any) @[lsu_bus_buffer.scala 533:53] - io.lsu_bus_buffer_pend_any <= _T_4481 @[lsu_bus_buffer.scala 533:30] - node _T_4482 = and(io.ldst_dual_d, io.dec_lsu_valid_raw_d) @[lsu_bus_buffer.scala 534:52] - node _T_4483 = geq(buf_numvld_any, UInt<2>("h03")) @[lsu_bus_buffer.scala 534:92] - node _T_4484 = eq(buf_numvld_any, UInt<3>("h04")) @[lsu_bus_buffer.scala 534:121] - node _T_4485 = mux(_T_4482, _T_4483, _T_4484) @[lsu_bus_buffer.scala 534:36] - io.lsu_bus_buffer_full_any <= _T_4485 @[lsu_bus_buffer.scala 534:30] - node _T_4486 = orr(buf_state[0]) @[lsu_bus_buffer.scala 535:52] - node _T_4487 = orr(buf_state[1]) @[lsu_bus_buffer.scala 535:52] - node _T_4488 = orr(buf_state[2]) @[lsu_bus_buffer.scala 535:52] - node _T_4489 = orr(buf_state[3]) @[lsu_bus_buffer.scala 535:52] - node _T_4490 = or(_T_4486, _T_4487) @[lsu_bus_buffer.scala 535:65] - node _T_4491 = or(_T_4490, _T_4488) @[lsu_bus_buffer.scala 535:65] - node _T_4492 = or(_T_4491, _T_4489) @[lsu_bus_buffer.scala 535:65] - node _T_4493 = eq(_T_4492, UInt<1>("h00")) @[lsu_bus_buffer.scala 535:34] - node _T_4494 = eq(ibuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 535:72] - node _T_4495 = and(_T_4493, _T_4494) @[lsu_bus_buffer.scala 535:70] - node _T_4496 = eq(obuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 535:86] - node _T_4497 = and(_T_4495, _T_4496) @[lsu_bus_buffer.scala 535:84] - io.lsu_bus_buffer_empty_any <= _T_4497 @[lsu_bus_buffer.scala 535:31] - node _T_4498 = and(io.lsu_busreq_m, io.lsu_pkt_m.valid) @[lsu_bus_buffer.scala 537:64] - node _T_4499 = and(_T_4498, io.lsu_pkt_m.bits.load) @[lsu_bus_buffer.scala 537:85] - node _T_4500 = eq(io.flush_m_up, UInt<1>("h00")) @[lsu_bus_buffer.scala 537:112] - node _T_4501 = and(_T_4499, _T_4500) @[lsu_bus_buffer.scala 537:110] - node _T_4502 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[lsu_bus_buffer.scala 537:129] - node _T_4503 = and(_T_4501, _T_4502) @[lsu_bus_buffer.scala 537:127] - io.dctl_busbuff.lsu_nonblock_load_valid_m <= _T_4503 @[lsu_bus_buffer.scala 537:45] - io.dctl_busbuff.lsu_nonblock_load_tag_m <= WrPtr0_m @[lsu_bus_buffer.scala 538:43] + rvclkhdr_11.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_11.io.en <= buf_data_en[3] @[lib.scala 393:17] + rvclkhdr_11.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_4386 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when buf_data_en[3] : @[Reg.scala 28:19] + _T_4386 <= buf_data_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_data[0] <= _T_4383 @[lsu_bus_buffer.scala 528:12] + buf_data[1] <= _T_4384 @[lsu_bus_buffer.scala 528:12] + buf_data[2] <= _T_4385 @[lsu_bus_buffer.scala 528:12] + buf_data[3] <= _T_4386 @[lsu_bus_buffer.scala 528:12] + node _T_4387 = eq(buf_rst[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 529:81] + node _T_4388 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 529:133] + node _T_4389 = mux(buf_error_en[0], UInt<1>("h01"), _T_4388) @[lsu_bus_buffer.scala 529:98] + node _T_4390 = and(_T_4387, _T_4389) @[lsu_bus_buffer.scala 529:93] + reg _T_4391 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 529:80] + _T_4391 <= _T_4390 @[lsu_bus_buffer.scala 529:80] + node _T_4392 = eq(buf_rst[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 529:81] + node _T_4393 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 529:133] + node _T_4394 = mux(buf_error_en[1], UInt<1>("h01"), _T_4393) @[lsu_bus_buffer.scala 529:98] + node _T_4395 = and(_T_4392, _T_4394) @[lsu_bus_buffer.scala 529:93] + reg _T_4396 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 529:80] + _T_4396 <= _T_4395 @[lsu_bus_buffer.scala 529:80] + node _T_4397 = eq(buf_rst[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 529:81] + node _T_4398 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 529:133] + node _T_4399 = mux(buf_error_en[2], UInt<1>("h01"), _T_4398) @[lsu_bus_buffer.scala 529:98] + node _T_4400 = and(_T_4397, _T_4399) @[lsu_bus_buffer.scala 529:93] + reg _T_4401 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 529:80] + _T_4401 <= _T_4400 @[lsu_bus_buffer.scala 529:80] + node _T_4402 = eq(buf_rst[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 529:81] + node _T_4403 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 529:133] + node _T_4404 = mux(buf_error_en[3], UInt<1>("h01"), _T_4403) @[lsu_bus_buffer.scala 529:98] + node _T_4405 = and(_T_4402, _T_4404) @[lsu_bus_buffer.scala 529:93] + reg _T_4406 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 529:80] + _T_4406 <= _T_4405 @[lsu_bus_buffer.scala 529:80] + node _T_4407 = cat(_T_4406, _T_4401) @[Cat.scala 29:58] + node _T_4408 = cat(_T_4407, _T_4396) @[Cat.scala 29:58] + node _T_4409 = cat(_T_4408, _T_4391) @[Cat.scala 29:58] + buf_error <= _T_4409 @[lsu_bus_buffer.scala 529:13] + node _T_4410 = cat(io.lsu_busreq_m, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_4411 = mux(io.ldst_dual_m, _T_4410, io.lsu_busreq_m) @[lsu_bus_buffer.scala 530:28] + node _T_4412 = cat(io.lsu_busreq_r, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_4413 = mux(io.ldst_dual_r, _T_4412, io.lsu_busreq_r) @[lsu_bus_buffer.scala 530:94] + node _T_4414 = add(_T_4411, _T_4413) @[lsu_bus_buffer.scala 530:88] + node _T_4415 = add(_T_4414, ibuf_valid) @[lsu_bus_buffer.scala 530:154] + node _T_4416 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 530:190] + node _T_4417 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 530:190] + node _T_4418 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 530:190] + node _T_4419 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 530:190] + node _T_4420 = add(_T_4416, _T_4417) @[lsu_bus_buffer.scala 530:217] + node _T_4421 = add(_T_4420, _T_4418) @[lsu_bus_buffer.scala 530:217] + node _T_4422 = add(_T_4421, _T_4419) @[lsu_bus_buffer.scala 530:217] + node _T_4423 = add(_T_4415, _T_4422) @[lsu_bus_buffer.scala 530:169] + node buf_numvld_any = tail(_T_4423, 1) @[lsu_bus_buffer.scala 530:169] + node _T_4424 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 531:60] + node _T_4425 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 531:79] + node _T_4426 = and(_T_4424, _T_4425) @[lsu_bus_buffer.scala 531:64] + node _T_4427 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:91] + node _T_4428 = and(_T_4426, _T_4427) @[lsu_bus_buffer.scala 531:89] + node _T_4429 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 531:60] + node _T_4430 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 531:79] + node _T_4431 = and(_T_4429, _T_4430) @[lsu_bus_buffer.scala 531:64] + node _T_4432 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:91] + node _T_4433 = and(_T_4431, _T_4432) @[lsu_bus_buffer.scala 531:89] + node _T_4434 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 531:60] + node _T_4435 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 531:79] + node _T_4436 = and(_T_4434, _T_4435) @[lsu_bus_buffer.scala 531:64] + node _T_4437 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:91] + node _T_4438 = and(_T_4436, _T_4437) @[lsu_bus_buffer.scala 531:89] + node _T_4439 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 531:60] + node _T_4440 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 531:79] + node _T_4441 = and(_T_4439, _T_4440) @[lsu_bus_buffer.scala 531:64] + node _T_4442 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:91] + node _T_4443 = and(_T_4441, _T_4442) @[lsu_bus_buffer.scala 531:89] + node _T_4444 = add(_T_4443, _T_4438) @[lsu_bus_buffer.scala 531:142] + node _T_4445 = add(_T_4444, _T_4433) @[lsu_bus_buffer.scala 531:142] + node _T_4446 = add(_T_4445, _T_4428) @[lsu_bus_buffer.scala 531:142] + buf_numvld_wrcmd_any <= _T_4446 @[lsu_bus_buffer.scala 531:24] + node _T_4447 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 532:63] + node _T_4448 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 532:75] + node _T_4449 = and(_T_4447, _T_4448) @[lsu_bus_buffer.scala 532:73] + node _T_4450 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 532:63] + node _T_4451 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 532:75] + node _T_4452 = and(_T_4450, _T_4451) @[lsu_bus_buffer.scala 532:73] + node _T_4453 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 532:63] + node _T_4454 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 532:75] + node _T_4455 = and(_T_4453, _T_4454) @[lsu_bus_buffer.scala 532:73] + node _T_4456 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 532:63] + node _T_4457 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 532:75] + node _T_4458 = and(_T_4456, _T_4457) @[lsu_bus_buffer.scala 532:73] + node _T_4459 = add(_T_4458, _T_4455) @[lsu_bus_buffer.scala 532:126] + node _T_4460 = add(_T_4459, _T_4452) @[lsu_bus_buffer.scala 532:126] + node _T_4461 = add(_T_4460, _T_4449) @[lsu_bus_buffer.scala 532:126] + buf_numvld_cmd_any <= _T_4461 @[lsu_bus_buffer.scala 532:22] + node _T_4462 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 533:63] + node _T_4463 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 533:90] + node _T_4464 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 533:102] + node _T_4465 = and(_T_4463, _T_4464) @[lsu_bus_buffer.scala 533:100] + node _T_4466 = or(_T_4462, _T_4465) @[lsu_bus_buffer.scala 533:74] + node _T_4467 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 533:63] + node _T_4468 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 533:90] + node _T_4469 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 533:102] + node _T_4470 = and(_T_4468, _T_4469) @[lsu_bus_buffer.scala 533:100] + node _T_4471 = or(_T_4467, _T_4470) @[lsu_bus_buffer.scala 533:74] + node _T_4472 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 533:63] + node _T_4473 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 533:90] + node _T_4474 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 533:102] + node _T_4475 = and(_T_4473, _T_4474) @[lsu_bus_buffer.scala 533:100] + node _T_4476 = or(_T_4472, _T_4475) @[lsu_bus_buffer.scala 533:74] + node _T_4477 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 533:63] + node _T_4478 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 533:90] + node _T_4479 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 533:102] + node _T_4480 = and(_T_4478, _T_4479) @[lsu_bus_buffer.scala 533:100] + node _T_4481 = or(_T_4477, _T_4480) @[lsu_bus_buffer.scala 533:74] + node _T_4482 = add(_T_4481, _T_4476) @[lsu_bus_buffer.scala 533:154] + node _T_4483 = add(_T_4482, _T_4471) @[lsu_bus_buffer.scala 533:154] + node _T_4484 = add(_T_4483, _T_4466) @[lsu_bus_buffer.scala 533:154] + buf_numvld_pend_any <= _T_4484 @[lsu_bus_buffer.scala 533:23] + node _T_4485 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 534:61] + node _T_4486 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 534:61] + node _T_4487 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 534:61] + node _T_4488 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 534:61] + node _T_4489 = or(_T_4488, _T_4487) @[lsu_bus_buffer.scala 534:93] + node _T_4490 = or(_T_4489, _T_4486) @[lsu_bus_buffer.scala 534:93] + node _T_4491 = or(_T_4490, _T_4485) @[lsu_bus_buffer.scala 534:93] + any_done_wait_state <= _T_4491 @[lsu_bus_buffer.scala 534:23] + node _T_4492 = orr(buf_numvld_pend_any) @[lsu_bus_buffer.scala 535:53] + io.lsu_bus_buffer_pend_any <= _T_4492 @[lsu_bus_buffer.scala 535:30] + node _T_4493 = and(io.ldst_dual_d, io.dec_lsu_valid_raw_d) @[lsu_bus_buffer.scala 536:52] + node _T_4494 = geq(buf_numvld_any, UInt<2>("h03")) @[lsu_bus_buffer.scala 536:92] + node _T_4495 = eq(buf_numvld_any, UInt<3>("h04")) @[lsu_bus_buffer.scala 536:121] + node _T_4496 = mux(_T_4493, _T_4494, _T_4495) @[lsu_bus_buffer.scala 536:36] + io.lsu_bus_buffer_full_any <= _T_4496 @[lsu_bus_buffer.scala 536:30] + node _T_4497 = orr(buf_state[0]) @[lsu_bus_buffer.scala 537:52] + node _T_4498 = orr(buf_state[1]) @[lsu_bus_buffer.scala 537:52] + node _T_4499 = orr(buf_state[2]) @[lsu_bus_buffer.scala 537:52] + node _T_4500 = orr(buf_state[3]) @[lsu_bus_buffer.scala 537:52] + node _T_4501 = or(_T_4497, _T_4498) @[lsu_bus_buffer.scala 537:65] + node _T_4502 = or(_T_4501, _T_4499) @[lsu_bus_buffer.scala 537:65] + node _T_4503 = or(_T_4502, _T_4500) @[lsu_bus_buffer.scala 537:65] + node _T_4504 = eq(_T_4503, UInt<1>("h00")) @[lsu_bus_buffer.scala 537:34] + node _T_4505 = eq(ibuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 537:72] + node _T_4506 = and(_T_4504, _T_4505) @[lsu_bus_buffer.scala 537:70] + node _T_4507 = eq(obuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 537:86] + node _T_4508 = and(_T_4506, _T_4507) @[lsu_bus_buffer.scala 537:84] + io.lsu_bus_buffer_empty_any <= _T_4508 @[lsu_bus_buffer.scala 537:31] + node _T_4509 = and(io.lsu_busreq_m, io.lsu_pkt_m.valid) @[lsu_bus_buffer.scala 539:64] + node _T_4510 = and(_T_4509, io.lsu_pkt_m.bits.load) @[lsu_bus_buffer.scala 539:85] + node _T_4511 = eq(io.flush_m_up, UInt<1>("h00")) @[lsu_bus_buffer.scala 539:112] + node _T_4512 = and(_T_4510, _T_4511) @[lsu_bus_buffer.scala 539:110] + node _T_4513 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[lsu_bus_buffer.scala 539:129] + node _T_4514 = and(_T_4512, _T_4513) @[lsu_bus_buffer.scala 539:127] + io.dctl_busbuff.lsu_nonblock_load_valid_m <= _T_4514 @[lsu_bus_buffer.scala 539:45] + io.dctl_busbuff.lsu_nonblock_load_tag_m <= WrPtr0_m @[lsu_bus_buffer.scala 540:43] wire lsu_nonblock_load_valid_r : UInt<1> lsu_nonblock_load_valid_r <= UInt<1>("h00") - node _T_4504 = eq(io.lsu_commit_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 540:74] - node _T_4505 = and(lsu_nonblock_load_valid_r, _T_4504) @[lsu_bus_buffer.scala 540:72] - io.dctl_busbuff.lsu_nonblock_load_inv_r <= _T_4505 @[lsu_bus_buffer.scala 540:43] - io.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= WrPtr0_r @[lsu_bus_buffer.scala 541:47] - node _T_4506 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 542:80] - node _T_4507 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 542:106] - node _T_4508 = eq(_T_4507, UInt<1>("h00")) @[lsu_bus_buffer.scala 542:95] - node _T_4509 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 542:80] - node _T_4510 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 542:106] - node _T_4511 = eq(_T_4510, UInt<1>("h00")) @[lsu_bus_buffer.scala 542:95] - node _T_4512 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 542:80] - node _T_4513 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 542:106] - node _T_4514 = eq(_T_4513, UInt<1>("h00")) @[lsu_bus_buffer.scala 542:95] - node _T_4515 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 542:80] - node _T_4516 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 542:106] - node _T_4517 = eq(_T_4516, UInt<1>("h00")) @[lsu_bus_buffer.scala 542:95] - node _T_4518 = mux(_T_4506, _T_4508, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4519 = mux(_T_4509, _T_4511, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4520 = mux(_T_4512, _T_4514, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4521 = mux(_T_4515, _T_4517, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4522 = or(_T_4518, _T_4519) @[Mux.scala 27:72] - node _T_4523 = or(_T_4522, _T_4520) @[Mux.scala 27:72] - node _T_4524 = or(_T_4523, _T_4521) @[Mux.scala 27:72] + node _T_4515 = eq(io.lsu_commit_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 542:74] + node _T_4516 = and(lsu_nonblock_load_valid_r, _T_4515) @[lsu_bus_buffer.scala 542:72] + io.dctl_busbuff.lsu_nonblock_load_inv_r <= _T_4516 @[lsu_bus_buffer.scala 542:43] + io.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= WrPtr0_r @[lsu_bus_buffer.scala 543:47] + node _T_4517 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 544:80] + node _T_4518 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 544:106] + node _T_4519 = eq(_T_4518, UInt<1>("h00")) @[lsu_bus_buffer.scala 544:95] + node _T_4520 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 544:80] + node _T_4521 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 544:106] + node _T_4522 = eq(_T_4521, UInt<1>("h00")) @[lsu_bus_buffer.scala 544:95] + node _T_4523 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 544:80] + node _T_4524 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 544:106] + node _T_4525 = eq(_T_4524, UInt<1>("h00")) @[lsu_bus_buffer.scala 544:95] + node _T_4526 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 544:80] + node _T_4527 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 544:106] + node _T_4528 = eq(_T_4527, UInt<1>("h00")) @[lsu_bus_buffer.scala 544:95] + node _T_4529 = mux(_T_4517, _T_4519, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4530 = mux(_T_4520, _T_4522, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4531 = mux(_T_4523, _T_4525, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4532 = mux(_T_4526, _T_4528, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4533 = or(_T_4529, _T_4530) @[Mux.scala 27:72] + node _T_4534 = or(_T_4533, _T_4531) @[Mux.scala 27:72] + node _T_4535 = or(_T_4534, _T_4532) @[Mux.scala 27:72] wire lsu_nonblock_load_data_ready : UInt<1> @[Mux.scala 27:72] - lsu_nonblock_load_data_ready <= _T_4524 @[Mux.scala 27:72] - node _T_4525 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 543:93] - node _T_4526 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 543:117] - node _T_4527 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 543:133] - node _T_4528 = eq(_T_4527, UInt<1>("h00")) @[lsu_bus_buffer.scala 543:123] - node _T_4529 = and(_T_4526, _T_4528) @[lsu_bus_buffer.scala 543:121] - node _T_4530 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 543:93] - node _T_4531 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 543:117] - node _T_4532 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 543:133] - node _T_4533 = eq(_T_4532, UInt<1>("h00")) @[lsu_bus_buffer.scala 543:123] - node _T_4534 = and(_T_4531, _T_4533) @[lsu_bus_buffer.scala 543:121] - node _T_4535 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 543:93] - node _T_4536 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 543:117] - node _T_4537 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 543:133] - node _T_4538 = eq(_T_4537, UInt<1>("h00")) @[lsu_bus_buffer.scala 543:123] - node _T_4539 = and(_T_4536, _T_4538) @[lsu_bus_buffer.scala 543:121] - node _T_4540 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 543:93] - node _T_4541 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 543:117] - node _T_4542 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 543:133] - node _T_4543 = eq(_T_4542, UInt<1>("h00")) @[lsu_bus_buffer.scala 543:123] - node _T_4544 = and(_T_4541, _T_4543) @[lsu_bus_buffer.scala 543:121] - node _T_4545 = mux(_T_4525, _T_4529, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4546 = mux(_T_4530, _T_4534, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4547 = mux(_T_4535, _T_4539, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4548 = mux(_T_4540, _T_4544, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4549 = or(_T_4545, _T_4546) @[Mux.scala 27:72] - node _T_4550 = or(_T_4549, _T_4547) @[Mux.scala 27:72] - node _T_4551 = or(_T_4550, _T_4548) @[Mux.scala 27:72] - wire _T_4552 : UInt<1> @[Mux.scala 27:72] - _T_4552 <= _T_4551 @[Mux.scala 27:72] - io.dctl_busbuff.lsu_nonblock_load_data_error <= _T_4552 @[lsu_bus_buffer.scala 543:48] - node _T_4553 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 544:92] - node _T_4554 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 544:115] - node _T_4555 = eq(_T_4554, UInt<1>("h00")) @[lsu_bus_buffer.scala 544:105] - node _T_4556 = and(_T_4553, _T_4555) @[lsu_bus_buffer.scala 544:103] - node _T_4557 = eq(buf_dual[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 544:122] - node _T_4558 = eq(buf_dualhi[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 544:137] - node _T_4559 = or(_T_4557, _T_4558) @[lsu_bus_buffer.scala 544:135] - node _T_4560 = and(_T_4556, _T_4559) @[lsu_bus_buffer.scala 544:119] - node _T_4561 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 544:92] - node _T_4562 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 544:115] - node _T_4563 = eq(_T_4562, UInt<1>("h00")) @[lsu_bus_buffer.scala 544:105] - node _T_4564 = and(_T_4561, _T_4563) @[lsu_bus_buffer.scala 544:103] - node _T_4565 = eq(buf_dual[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 544:122] - node _T_4566 = eq(buf_dualhi[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 544:137] - node _T_4567 = or(_T_4565, _T_4566) @[lsu_bus_buffer.scala 544:135] - node _T_4568 = and(_T_4564, _T_4567) @[lsu_bus_buffer.scala 544:119] - node _T_4569 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 544:92] - node _T_4570 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 544:115] - node _T_4571 = eq(_T_4570, UInt<1>("h00")) @[lsu_bus_buffer.scala 544:105] - node _T_4572 = and(_T_4569, _T_4571) @[lsu_bus_buffer.scala 544:103] - node _T_4573 = eq(buf_dual[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 544:122] - node _T_4574 = eq(buf_dualhi[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 544:137] - node _T_4575 = or(_T_4573, _T_4574) @[lsu_bus_buffer.scala 544:135] - node _T_4576 = and(_T_4572, _T_4575) @[lsu_bus_buffer.scala 544:119] - node _T_4577 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 544:92] - node _T_4578 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 544:115] - node _T_4579 = eq(_T_4578, UInt<1>("h00")) @[lsu_bus_buffer.scala 544:105] - node _T_4580 = and(_T_4577, _T_4579) @[lsu_bus_buffer.scala 544:103] - node _T_4581 = eq(buf_dual[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 544:122] - node _T_4582 = eq(buf_dualhi[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 544:137] - node _T_4583 = or(_T_4581, _T_4582) @[lsu_bus_buffer.scala 544:135] - node _T_4584 = and(_T_4580, _T_4583) @[lsu_bus_buffer.scala 544:119] - node _T_4585 = mux(_T_4560, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4586 = mux(_T_4568, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4587 = mux(_T_4576, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4588 = mux(_T_4584, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4589 = or(_T_4585, _T_4586) @[Mux.scala 27:72] - node _T_4590 = or(_T_4589, _T_4587) @[Mux.scala 27:72] - node _T_4591 = or(_T_4590, _T_4588) @[Mux.scala 27:72] - wire _T_4592 : UInt<2> @[Mux.scala 27:72] - _T_4592 <= _T_4591 @[Mux.scala 27:72] - io.dctl_busbuff.lsu_nonblock_load_data_tag <= _T_4592 @[lsu_bus_buffer.scala 544:46] - node _T_4593 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 545:78] - node _T_4594 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 545:101] - node _T_4595 = eq(_T_4594, UInt<1>("h00")) @[lsu_bus_buffer.scala 545:91] - node _T_4596 = and(_T_4593, _T_4595) @[lsu_bus_buffer.scala 545:89] - node _T_4597 = eq(buf_dual[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 545:108] - node _T_4598 = eq(buf_dualhi[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 545:123] - node _T_4599 = or(_T_4597, _T_4598) @[lsu_bus_buffer.scala 545:121] - node _T_4600 = and(_T_4596, _T_4599) @[lsu_bus_buffer.scala 545:105] - node _T_4601 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 545:78] - node _T_4602 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 545:101] - node _T_4603 = eq(_T_4602, UInt<1>("h00")) @[lsu_bus_buffer.scala 545:91] - node _T_4604 = and(_T_4601, _T_4603) @[lsu_bus_buffer.scala 545:89] - node _T_4605 = eq(buf_dual[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 545:108] - node _T_4606 = eq(buf_dualhi[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 545:123] - node _T_4607 = or(_T_4605, _T_4606) @[lsu_bus_buffer.scala 545:121] - node _T_4608 = and(_T_4604, _T_4607) @[lsu_bus_buffer.scala 545:105] - node _T_4609 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 545:78] - node _T_4610 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 545:101] - node _T_4611 = eq(_T_4610, UInt<1>("h00")) @[lsu_bus_buffer.scala 545:91] - node _T_4612 = and(_T_4609, _T_4611) @[lsu_bus_buffer.scala 545:89] - node _T_4613 = eq(buf_dual[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 545:108] - node _T_4614 = eq(buf_dualhi[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 545:123] - node _T_4615 = or(_T_4613, _T_4614) @[lsu_bus_buffer.scala 545:121] - node _T_4616 = and(_T_4612, _T_4615) @[lsu_bus_buffer.scala 545:105] - node _T_4617 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 545:78] - node _T_4618 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 545:101] - node _T_4619 = eq(_T_4618, UInt<1>("h00")) @[lsu_bus_buffer.scala 545:91] - node _T_4620 = and(_T_4617, _T_4619) @[lsu_bus_buffer.scala 545:89] - node _T_4621 = eq(buf_dual[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 545:108] - node _T_4622 = eq(buf_dualhi[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 545:123] - node _T_4623 = or(_T_4621, _T_4622) @[lsu_bus_buffer.scala 545:121] - node _T_4624 = and(_T_4620, _T_4623) @[lsu_bus_buffer.scala 545:105] - node _T_4625 = mux(_T_4600, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4626 = mux(_T_4608, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4627 = mux(_T_4616, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4628 = mux(_T_4624, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4629 = or(_T_4625, _T_4626) @[Mux.scala 27:72] - node _T_4630 = or(_T_4629, _T_4627) @[Mux.scala 27:72] - node _T_4631 = or(_T_4630, _T_4628) @[Mux.scala 27:72] + lsu_nonblock_load_data_ready <= _T_4535 @[Mux.scala 27:72] + node _T_4536 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 545:93] + node _T_4537 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 545:117] + node _T_4538 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 545:133] + node _T_4539 = eq(_T_4538, UInt<1>("h00")) @[lsu_bus_buffer.scala 545:123] + node _T_4540 = and(_T_4537, _T_4539) @[lsu_bus_buffer.scala 545:121] + node _T_4541 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 545:93] + node _T_4542 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 545:117] + node _T_4543 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 545:133] + node _T_4544 = eq(_T_4543, UInt<1>("h00")) @[lsu_bus_buffer.scala 545:123] + node _T_4545 = and(_T_4542, _T_4544) @[lsu_bus_buffer.scala 545:121] + node _T_4546 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 545:93] + node _T_4547 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 545:117] + node _T_4548 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 545:133] + node _T_4549 = eq(_T_4548, UInt<1>("h00")) @[lsu_bus_buffer.scala 545:123] + node _T_4550 = and(_T_4547, _T_4549) @[lsu_bus_buffer.scala 545:121] + node _T_4551 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 545:93] + node _T_4552 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 545:117] + node _T_4553 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 545:133] + node _T_4554 = eq(_T_4553, UInt<1>("h00")) @[lsu_bus_buffer.scala 545:123] + node _T_4555 = and(_T_4552, _T_4554) @[lsu_bus_buffer.scala 545:121] + node _T_4556 = mux(_T_4536, _T_4540, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4557 = mux(_T_4541, _T_4545, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4558 = mux(_T_4546, _T_4550, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4559 = mux(_T_4551, _T_4555, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4560 = or(_T_4556, _T_4557) @[Mux.scala 27:72] + node _T_4561 = or(_T_4560, _T_4558) @[Mux.scala 27:72] + node _T_4562 = or(_T_4561, _T_4559) @[Mux.scala 27:72] + wire _T_4563 : UInt<1> @[Mux.scala 27:72] + _T_4563 <= _T_4562 @[Mux.scala 27:72] + io.dctl_busbuff.lsu_nonblock_load_data_error <= _T_4563 @[lsu_bus_buffer.scala 545:48] + node _T_4564 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:91] + node _T_4565 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 546:114] + node _T_4566 = eq(_T_4565, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:104] + node _T_4567 = and(_T_4564, _T_4566) @[lsu_bus_buffer.scala 546:102] + node _T_4568 = eq(buf_dual[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 546:121] + node _T_4569 = eq(buf_dualhi[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 546:136] + node _T_4570 = or(_T_4568, _T_4569) @[lsu_bus_buffer.scala 546:134] + node _T_4571 = and(_T_4567, _T_4570) @[lsu_bus_buffer.scala 546:118] + node _T_4572 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:91] + node _T_4573 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 546:114] + node _T_4574 = eq(_T_4573, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:104] + node _T_4575 = and(_T_4572, _T_4574) @[lsu_bus_buffer.scala 546:102] + node _T_4576 = eq(buf_dual[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 546:121] + node _T_4577 = eq(buf_dualhi[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 546:136] + node _T_4578 = or(_T_4576, _T_4577) @[lsu_bus_buffer.scala 546:134] + node _T_4579 = and(_T_4575, _T_4578) @[lsu_bus_buffer.scala 546:118] + node _T_4580 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:91] + node _T_4581 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 546:114] + node _T_4582 = eq(_T_4581, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:104] + node _T_4583 = and(_T_4580, _T_4582) @[lsu_bus_buffer.scala 546:102] + node _T_4584 = eq(buf_dual[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 546:121] + node _T_4585 = eq(buf_dualhi[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 546:136] + node _T_4586 = or(_T_4584, _T_4585) @[lsu_bus_buffer.scala 546:134] + node _T_4587 = and(_T_4583, _T_4586) @[lsu_bus_buffer.scala 546:118] + node _T_4588 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:91] + node _T_4589 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 546:114] + node _T_4590 = eq(_T_4589, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:104] + node _T_4591 = and(_T_4588, _T_4590) @[lsu_bus_buffer.scala 546:102] + node _T_4592 = eq(buf_dual[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 546:121] + node _T_4593 = eq(buf_dualhi[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 546:136] + node _T_4594 = or(_T_4592, _T_4593) @[lsu_bus_buffer.scala 546:134] + node _T_4595 = and(_T_4591, _T_4594) @[lsu_bus_buffer.scala 546:118] + node _T_4596 = mux(_T_4571, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4597 = mux(_T_4579, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4598 = mux(_T_4587, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4599 = mux(_T_4595, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4600 = or(_T_4596, _T_4597) @[Mux.scala 27:72] + node _T_4601 = or(_T_4600, _T_4598) @[Mux.scala 27:72] + node _T_4602 = or(_T_4601, _T_4599) @[Mux.scala 27:72] + wire _T_4603 : UInt<2> @[Mux.scala 27:72] + _T_4603 <= _T_4602 @[Mux.scala 27:72] + io.dctl_busbuff.lsu_nonblock_load_data_tag <= _T_4603 @[lsu_bus_buffer.scala 546:45] + node _T_4604 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 547:78] + node _T_4605 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 547:101] + node _T_4606 = eq(_T_4605, UInt<1>("h00")) @[lsu_bus_buffer.scala 547:91] + node _T_4607 = and(_T_4604, _T_4606) @[lsu_bus_buffer.scala 547:89] + node _T_4608 = eq(buf_dual[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 547:108] + node _T_4609 = eq(buf_dualhi[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 547:123] + node _T_4610 = or(_T_4608, _T_4609) @[lsu_bus_buffer.scala 547:121] + node _T_4611 = and(_T_4607, _T_4610) @[lsu_bus_buffer.scala 547:105] + node _T_4612 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 547:78] + node _T_4613 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 547:101] + node _T_4614 = eq(_T_4613, UInt<1>("h00")) @[lsu_bus_buffer.scala 547:91] + node _T_4615 = and(_T_4612, _T_4614) @[lsu_bus_buffer.scala 547:89] + node _T_4616 = eq(buf_dual[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 547:108] + node _T_4617 = eq(buf_dualhi[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 547:123] + node _T_4618 = or(_T_4616, _T_4617) @[lsu_bus_buffer.scala 547:121] + node _T_4619 = and(_T_4615, _T_4618) @[lsu_bus_buffer.scala 547:105] + node _T_4620 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 547:78] + node _T_4621 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 547:101] + node _T_4622 = eq(_T_4621, UInt<1>("h00")) @[lsu_bus_buffer.scala 547:91] + node _T_4623 = and(_T_4620, _T_4622) @[lsu_bus_buffer.scala 547:89] + node _T_4624 = eq(buf_dual[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 547:108] + node _T_4625 = eq(buf_dualhi[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 547:123] + node _T_4626 = or(_T_4624, _T_4625) @[lsu_bus_buffer.scala 547:121] + node _T_4627 = and(_T_4623, _T_4626) @[lsu_bus_buffer.scala 547:105] + node _T_4628 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 547:78] + node _T_4629 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 547:101] + node _T_4630 = eq(_T_4629, UInt<1>("h00")) @[lsu_bus_buffer.scala 547:91] + node _T_4631 = and(_T_4628, _T_4630) @[lsu_bus_buffer.scala 547:89] + node _T_4632 = eq(buf_dual[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 547:108] + node _T_4633 = eq(buf_dualhi[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 547:123] + node _T_4634 = or(_T_4632, _T_4633) @[lsu_bus_buffer.scala 547:121] + node _T_4635 = and(_T_4631, _T_4634) @[lsu_bus_buffer.scala 547:105] + node _T_4636 = mux(_T_4611, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4637 = mux(_T_4619, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4638 = mux(_T_4627, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4639 = mux(_T_4635, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4640 = or(_T_4636, _T_4637) @[Mux.scala 27:72] + node _T_4641 = or(_T_4640, _T_4638) @[Mux.scala 27:72] + node _T_4642 = or(_T_4641, _T_4639) @[Mux.scala 27:72] wire lsu_nonblock_load_data_lo : UInt<32> @[Mux.scala 27:72] - lsu_nonblock_load_data_lo <= _T_4631 @[Mux.scala 27:72] - node _T_4632 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:78] - node _T_4633 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 546:101] - node _T_4634 = eq(_T_4633, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:91] - node _T_4635 = and(_T_4632, _T_4634) @[lsu_bus_buffer.scala 546:89] - node _T_4636 = and(buf_dual[0], buf_dualhi[0]) @[lsu_bus_buffer.scala 546:120] - node _T_4637 = and(_T_4635, _T_4636) @[lsu_bus_buffer.scala 546:105] - node _T_4638 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:78] - node _T_4639 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 546:101] - node _T_4640 = eq(_T_4639, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:91] - node _T_4641 = and(_T_4638, _T_4640) @[lsu_bus_buffer.scala 546:89] - node _T_4642 = and(buf_dual[1], buf_dualhi[1]) @[lsu_bus_buffer.scala 546:120] - node _T_4643 = and(_T_4641, _T_4642) @[lsu_bus_buffer.scala 546:105] - node _T_4644 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:78] - node _T_4645 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 546:101] - node _T_4646 = eq(_T_4645, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:91] - node _T_4647 = and(_T_4644, _T_4646) @[lsu_bus_buffer.scala 546:89] - node _T_4648 = and(buf_dual[2], buf_dualhi[2]) @[lsu_bus_buffer.scala 546:120] - node _T_4649 = and(_T_4647, _T_4648) @[lsu_bus_buffer.scala 546:105] - node _T_4650 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:78] - node _T_4651 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 546:101] - node _T_4652 = eq(_T_4651, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:91] - node _T_4653 = and(_T_4650, _T_4652) @[lsu_bus_buffer.scala 546:89] - node _T_4654 = and(buf_dual[3], buf_dualhi[3]) @[lsu_bus_buffer.scala 546:120] - node _T_4655 = and(_T_4653, _T_4654) @[lsu_bus_buffer.scala 546:105] - node _T_4656 = mux(_T_4637, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4657 = mux(_T_4643, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4658 = mux(_T_4649, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4659 = mux(_T_4655, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4660 = or(_T_4656, _T_4657) @[Mux.scala 27:72] - node _T_4661 = or(_T_4660, _T_4658) @[Mux.scala 27:72] - node _T_4662 = or(_T_4661, _T_4659) @[Mux.scala 27:72] - wire lsu_nonblock_load_data_hi : UInt<32> @[Mux.scala 27:72] - lsu_nonblock_load_data_hi <= _T_4662 @[Mux.scala 27:72] - node _T_4663 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] - node _T_4664 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] - node _T_4665 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] - node _T_4666 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:123] - node _T_4667 = mux(_T_4663, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4668 = mux(_T_4664, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4669 = mux(_T_4665, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4670 = mux(_T_4666, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72] + lsu_nonblock_load_data_lo <= _T_4642 @[Mux.scala 27:72] + node _T_4643 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 548:78] + node _T_4644 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 548:101] + node _T_4645 = eq(_T_4644, UInt<1>("h00")) @[lsu_bus_buffer.scala 548:91] + node _T_4646 = and(_T_4643, _T_4645) @[lsu_bus_buffer.scala 548:89] + node _T_4647 = and(buf_dual[0], buf_dualhi[0]) @[lsu_bus_buffer.scala 548:120] + node _T_4648 = and(_T_4646, _T_4647) @[lsu_bus_buffer.scala 548:105] + node _T_4649 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 548:78] + node _T_4650 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 548:101] + node _T_4651 = eq(_T_4650, UInt<1>("h00")) @[lsu_bus_buffer.scala 548:91] + node _T_4652 = and(_T_4649, _T_4651) @[lsu_bus_buffer.scala 548:89] + node _T_4653 = and(buf_dual[1], buf_dualhi[1]) @[lsu_bus_buffer.scala 548:120] + node _T_4654 = and(_T_4652, _T_4653) @[lsu_bus_buffer.scala 548:105] + node _T_4655 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 548:78] + node _T_4656 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 548:101] + node _T_4657 = eq(_T_4656, UInt<1>("h00")) @[lsu_bus_buffer.scala 548:91] + node _T_4658 = and(_T_4655, _T_4657) @[lsu_bus_buffer.scala 548:89] + node _T_4659 = and(buf_dual[2], buf_dualhi[2]) @[lsu_bus_buffer.scala 548:120] + node _T_4660 = and(_T_4658, _T_4659) @[lsu_bus_buffer.scala 548:105] + node _T_4661 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 548:78] + node _T_4662 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 548:101] + node _T_4663 = eq(_T_4662, UInt<1>("h00")) @[lsu_bus_buffer.scala 548:91] + node _T_4664 = and(_T_4661, _T_4663) @[lsu_bus_buffer.scala 548:89] + node _T_4665 = and(buf_dual[3], buf_dualhi[3]) @[lsu_bus_buffer.scala 548:120] + node _T_4666 = and(_T_4664, _T_4665) @[lsu_bus_buffer.scala 548:105] + node _T_4667 = mux(_T_4648, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4668 = mux(_T_4654, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4669 = mux(_T_4660, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4670 = mux(_T_4666, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4671 = or(_T_4667, _T_4668) @[Mux.scala 27:72] node _T_4672 = or(_T_4671, _T_4669) @[Mux.scala 27:72] node _T_4673 = or(_T_4672, _T_4670) @[Mux.scala 27:72] - wire _T_4674 : UInt<32> @[Mux.scala 27:72] - _T_4674 <= _T_4673 @[Mux.scala 27:72] - node lsu_nonblock_addr_offset = bits(_T_4674, 1, 0) @[lsu_bus_buffer.scala 547:96] - node _T_4675 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] - node _T_4676 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] - node _T_4677 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] - node _T_4678 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:123] - node _T_4679 = mux(_T_4675, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4680 = mux(_T_4676, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4681 = mux(_T_4677, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4682 = mux(_T_4678, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4683 = or(_T_4679, _T_4680) @[Mux.scala 27:72] + wire lsu_nonblock_load_data_hi : UInt<32> @[Mux.scala 27:72] + lsu_nonblock_load_data_hi <= _T_4673 @[Mux.scala 27:72] + node _T_4674 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] + node _T_4675 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] + node _T_4676 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] + node _T_4677 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:123] + node _T_4678 = mux(_T_4674, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4679 = mux(_T_4675, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4680 = mux(_T_4676, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4681 = mux(_T_4677, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4682 = or(_T_4678, _T_4679) @[Mux.scala 27:72] + node _T_4683 = or(_T_4682, _T_4680) @[Mux.scala 27:72] node _T_4684 = or(_T_4683, _T_4681) @[Mux.scala 27:72] - node _T_4685 = or(_T_4684, _T_4682) @[Mux.scala 27:72] + wire _T_4685 : UInt<32> @[Mux.scala 27:72] + _T_4685 <= _T_4684 @[Mux.scala 27:72] + node lsu_nonblock_addr_offset = bits(_T_4685, 1, 0) @[lsu_bus_buffer.scala 549:96] + node _T_4686 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:123] + node _T_4687 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:123] + node _T_4688 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:123] + node _T_4689 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:123] + node _T_4690 = mux(_T_4686, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4691 = mux(_T_4687, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4692 = mux(_T_4688, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4693 = mux(_T_4689, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4694 = or(_T_4690, _T_4691) @[Mux.scala 27:72] + node _T_4695 = or(_T_4694, _T_4692) @[Mux.scala 27:72] + node _T_4696 = or(_T_4695, _T_4693) @[Mux.scala 27:72] wire lsu_nonblock_sz : UInt<2> @[Mux.scala 27:72] - lsu_nonblock_sz <= _T_4685 @[Mux.scala 27:72] - node _T_4686 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] - node _T_4687 = bits(buf_unsign, 0, 0) @[lsu_bus_buffer.scala 60:129] - node _T_4688 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] - node _T_4689 = bits(buf_unsign, 1, 1) @[lsu_bus_buffer.scala 60:129] - node _T_4690 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] - node _T_4691 = bits(buf_unsign, 2, 2) @[lsu_bus_buffer.scala 60:129] - node _T_4692 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] - node _T_4693 = bits(buf_unsign, 3, 3) @[lsu_bus_buffer.scala 60:129] - node _T_4694 = mux(_T_4686, _T_4687, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4695 = mux(_T_4688, _T_4689, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4696 = mux(_T_4690, _T_4691, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4697 = mux(_T_4692, _T_4693, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4698 = or(_T_4694, _T_4695) @[Mux.scala 27:72] - node _T_4699 = or(_T_4698, _T_4696) @[Mux.scala 27:72] - node _T_4700 = or(_T_4699, _T_4697) @[Mux.scala 27:72] + lsu_nonblock_sz <= _T_4696 @[Mux.scala 27:72] + node _T_4697 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 60:118] + node _T_4698 = bits(buf_unsign, 0, 0) @[lsu_bus_buffer.scala 60:129] + node _T_4699 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 60:118] + node _T_4700 = bits(buf_unsign, 1, 1) @[lsu_bus_buffer.scala 60:129] + node _T_4701 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 60:118] + node _T_4702 = bits(buf_unsign, 2, 2) @[lsu_bus_buffer.scala 60:129] + node _T_4703 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 60:118] + node _T_4704 = bits(buf_unsign, 3, 3) @[lsu_bus_buffer.scala 60:129] + node _T_4705 = mux(_T_4697, _T_4698, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4706 = mux(_T_4699, _T_4700, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4707 = mux(_T_4701, _T_4702, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4708 = mux(_T_4703, _T_4704, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4709 = or(_T_4705, _T_4706) @[Mux.scala 27:72] + node _T_4710 = or(_T_4709, _T_4707) @[Mux.scala 27:72] + node _T_4711 = or(_T_4710, _T_4708) @[Mux.scala 27:72] wire lsu_nonblock_unsign : UInt<1> @[Mux.scala 27:72] - lsu_nonblock_unsign <= _T_4700 @[Mux.scala 27:72] - node _T_4701 = cat(lsu_nonblock_load_data_hi, lsu_nonblock_load_data_lo) @[Cat.scala 29:58] - node _T_4702 = mul(lsu_nonblock_addr_offset, UInt<4>("h08")) @[lsu_bus_buffer.scala 551:121] - node lsu_nonblock_data_unalgn = dshr(_T_4701, _T_4702) @[lsu_bus_buffer.scala 551:92] - node _T_4703 = eq(io.dctl_busbuff.lsu_nonblock_load_data_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 553:82] - node _T_4704 = and(lsu_nonblock_load_data_ready, _T_4703) @[lsu_bus_buffer.scala 553:80] - io.dctl_busbuff.lsu_nonblock_load_data_valid <= _T_4704 @[lsu_bus_buffer.scala 553:48] - node _T_4705 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[lsu_bus_buffer.scala 554:94] - node _T_4706 = and(lsu_nonblock_unsign, _T_4705) @[lsu_bus_buffer.scala 554:76] - node _T_4707 = bits(lsu_nonblock_data_unalgn, 7, 0) @[lsu_bus_buffer.scala 554:144] - node _T_4708 = cat(UInt<24>("h00"), _T_4707) @[Cat.scala 29:58] - node _T_4709 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[lsu_bus_buffer.scala 555:45] - node _T_4710 = and(lsu_nonblock_unsign, _T_4709) @[lsu_bus_buffer.scala 555:26] - node _T_4711 = bits(lsu_nonblock_data_unalgn, 15, 0) @[lsu_bus_buffer.scala 555:95] - node _T_4712 = cat(UInt<16>("h00"), _T_4711) @[Cat.scala 29:58] - node _T_4713 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[lsu_bus_buffer.scala 556:6] - node _T_4714 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[lsu_bus_buffer.scala 556:45] - node _T_4715 = and(_T_4713, _T_4714) @[lsu_bus_buffer.scala 556:27] - node _T_4716 = bits(lsu_nonblock_data_unalgn, 7, 7) @[lsu_bus_buffer.scala 556:93] - node _T_4717 = bits(_T_4716, 0, 0) @[Bitwise.scala 72:15] - node _T_4718 = mux(_T_4717, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] - node _T_4719 = bits(lsu_nonblock_data_unalgn, 7, 0) @[lsu_bus_buffer.scala 556:123] - node _T_4720 = cat(_T_4718, _T_4719) @[Cat.scala 29:58] - node _T_4721 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[lsu_bus_buffer.scala 557:6] - node _T_4722 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[lsu_bus_buffer.scala 557:45] - node _T_4723 = and(_T_4721, _T_4722) @[lsu_bus_buffer.scala 557:27] - node _T_4724 = bits(lsu_nonblock_data_unalgn, 15, 15) @[lsu_bus_buffer.scala 557:93] - node _T_4725 = bits(_T_4724, 0, 0) @[Bitwise.scala 72:15] - node _T_4726 = mux(_T_4725, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node _T_4727 = bits(lsu_nonblock_data_unalgn, 15, 0) @[lsu_bus_buffer.scala 557:124] - node _T_4728 = cat(_T_4726, _T_4727) @[Cat.scala 29:58] - node _T_4729 = eq(lsu_nonblock_sz, UInt<2>("h02")) @[lsu_bus_buffer.scala 558:21] - node _T_4730 = mux(_T_4706, _T_4708, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4731 = mux(_T_4710, _T_4712, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4732 = mux(_T_4715, _T_4720, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4733 = mux(_T_4723, _T_4728, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4734 = mux(_T_4729, lsu_nonblock_data_unalgn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4735 = or(_T_4730, _T_4731) @[Mux.scala 27:72] - node _T_4736 = or(_T_4735, _T_4732) @[Mux.scala 27:72] - node _T_4737 = or(_T_4736, _T_4733) @[Mux.scala 27:72] - node _T_4738 = or(_T_4737, _T_4734) @[Mux.scala 27:72] - wire _T_4739 : UInt<64> @[Mux.scala 27:72] - _T_4739 <= _T_4738 @[Mux.scala 27:72] - io.dctl_busbuff.lsu_nonblock_load_data <= _T_4739 @[lsu_bus_buffer.scala 554:42] - node _T_4740 = eq(buf_state[0], UInt<3>("h03")) @[lsu_bus_buffer.scala 559:62] - node _T_4741 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 559:89] - node _T_4742 = and(_T_4740, _T_4741) @[lsu_bus_buffer.scala 559:73] - node _T_4743 = and(_T_4742, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 559:93] - node _T_4744 = eq(buf_state[1], UInt<3>("h03")) @[lsu_bus_buffer.scala 559:62] - node _T_4745 = bits(buf_sideeffect, 1, 1) @[lsu_bus_buffer.scala 559:89] - node _T_4746 = and(_T_4744, _T_4745) @[lsu_bus_buffer.scala 559:73] - node _T_4747 = and(_T_4746, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 559:93] - node _T_4748 = eq(buf_state[2], UInt<3>("h03")) @[lsu_bus_buffer.scala 559:62] - node _T_4749 = bits(buf_sideeffect, 2, 2) @[lsu_bus_buffer.scala 559:89] - node _T_4750 = and(_T_4748, _T_4749) @[lsu_bus_buffer.scala 559:73] - node _T_4751 = and(_T_4750, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 559:93] - node _T_4752 = eq(buf_state[3], UInt<3>("h03")) @[lsu_bus_buffer.scala 559:62] - node _T_4753 = bits(buf_sideeffect, 3, 3) @[lsu_bus_buffer.scala 559:89] - node _T_4754 = and(_T_4752, _T_4753) @[lsu_bus_buffer.scala 559:73] - node _T_4755 = and(_T_4754, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 559:93] - node _T_4756 = or(_T_4743, _T_4747) @[lsu_bus_buffer.scala 559:153] - node _T_4757 = or(_T_4756, _T_4751) @[lsu_bus_buffer.scala 559:153] - node _T_4758 = or(_T_4757, _T_4755) @[lsu_bus_buffer.scala 559:153] - node _T_4759 = and(obuf_valid, obuf_sideeffect) @[lsu_bus_buffer.scala 559:171] - node _T_4760 = and(_T_4759, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 559:189] - node _T_4761 = or(_T_4758, _T_4760) @[lsu_bus_buffer.scala 559:157] - bus_sideeffect_pend <= _T_4761 @[lsu_bus_buffer.scala 559:23] - node _T_4762 = eq(buf_state[0], UInt<3>("h03")) @[lsu_bus_buffer.scala 560:71] - node _T_4763 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 561:31] - node _T_4764 = bits(buf_addr[0], 31, 3) @[lsu_bus_buffer.scala 561:51] - node _T_4765 = eq(_T_4763, _T_4764) @[lsu_bus_buffer.scala 561:37] - node _T_4766 = and(obuf_valid, _T_4765) @[lsu_bus_buffer.scala 561:19] - node _T_4767 = eq(obuf_tag0, UInt<1>("h00")) @[lsu_bus_buffer.scala 561:73] - node _T_4768 = eq(obuf_tag1, UInt<1>("h00")) @[lsu_bus_buffer.scala 561:107] - node _T_4769 = and(obuf_merge, _T_4768) @[lsu_bus_buffer.scala 561:95] - node _T_4770 = or(_T_4767, _T_4769) @[lsu_bus_buffer.scala 561:81] - node _T_4771 = eq(_T_4770, UInt<1>("h00")) @[lsu_bus_buffer.scala 561:61] - node _T_4772 = and(_T_4766, _T_4771) @[lsu_bus_buffer.scala 561:59] - node _T_4773 = eq(buf_state[1], UInt<3>("h03")) @[lsu_bus_buffer.scala 560:71] - node _T_4774 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 561:31] - node _T_4775 = bits(buf_addr[1], 31, 3) @[lsu_bus_buffer.scala 561:51] - node _T_4776 = eq(_T_4774, _T_4775) @[lsu_bus_buffer.scala 561:37] - node _T_4777 = and(obuf_valid, _T_4776) @[lsu_bus_buffer.scala 561:19] - node _T_4778 = eq(obuf_tag0, UInt<1>("h01")) @[lsu_bus_buffer.scala 561:73] - node _T_4779 = eq(obuf_tag1, UInt<1>("h01")) @[lsu_bus_buffer.scala 561:107] - node _T_4780 = and(obuf_merge, _T_4779) @[lsu_bus_buffer.scala 561:95] - node _T_4781 = or(_T_4778, _T_4780) @[lsu_bus_buffer.scala 561:81] - node _T_4782 = eq(_T_4781, UInt<1>("h00")) @[lsu_bus_buffer.scala 561:61] - node _T_4783 = and(_T_4777, _T_4782) @[lsu_bus_buffer.scala 561:59] - node _T_4784 = eq(buf_state[2], UInt<3>("h03")) @[lsu_bus_buffer.scala 560:71] - node _T_4785 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 561:31] - node _T_4786 = bits(buf_addr[2], 31, 3) @[lsu_bus_buffer.scala 561:51] - node _T_4787 = eq(_T_4785, _T_4786) @[lsu_bus_buffer.scala 561:37] - node _T_4788 = and(obuf_valid, _T_4787) @[lsu_bus_buffer.scala 561:19] - node _T_4789 = eq(obuf_tag0, UInt<2>("h02")) @[lsu_bus_buffer.scala 561:73] - node _T_4790 = eq(obuf_tag1, UInt<2>("h02")) @[lsu_bus_buffer.scala 561:107] - node _T_4791 = and(obuf_merge, _T_4790) @[lsu_bus_buffer.scala 561:95] - node _T_4792 = or(_T_4789, _T_4791) @[lsu_bus_buffer.scala 561:81] - node _T_4793 = eq(_T_4792, UInt<1>("h00")) @[lsu_bus_buffer.scala 561:61] - node _T_4794 = and(_T_4788, _T_4793) @[lsu_bus_buffer.scala 561:59] - node _T_4795 = eq(buf_state[3], UInt<3>("h03")) @[lsu_bus_buffer.scala 560:71] - node _T_4796 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 561:31] - node _T_4797 = bits(buf_addr[3], 31, 3) @[lsu_bus_buffer.scala 561:51] - node _T_4798 = eq(_T_4796, _T_4797) @[lsu_bus_buffer.scala 561:37] - node _T_4799 = and(obuf_valid, _T_4798) @[lsu_bus_buffer.scala 561:19] - node _T_4800 = eq(obuf_tag0, UInt<2>("h03")) @[lsu_bus_buffer.scala 561:73] - node _T_4801 = eq(obuf_tag1, UInt<2>("h03")) @[lsu_bus_buffer.scala 561:107] - node _T_4802 = and(obuf_merge, _T_4801) @[lsu_bus_buffer.scala 561:95] - node _T_4803 = or(_T_4800, _T_4802) @[lsu_bus_buffer.scala 561:81] - node _T_4804 = eq(_T_4803, UInt<1>("h00")) @[lsu_bus_buffer.scala 561:61] - node _T_4805 = and(_T_4799, _T_4804) @[lsu_bus_buffer.scala 561:59] - node _T_4806 = mux(_T_4762, _T_4772, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4807 = mux(_T_4773, _T_4783, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4808 = mux(_T_4784, _T_4794, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4809 = mux(_T_4795, _T_4805, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4810 = or(_T_4806, _T_4807) @[Mux.scala 27:72] - node _T_4811 = or(_T_4810, _T_4808) @[Mux.scala 27:72] - node _T_4812 = or(_T_4811, _T_4809) @[Mux.scala 27:72] - wire _T_4813 : UInt<1> @[Mux.scala 27:72] - _T_4813 <= _T_4812 @[Mux.scala 27:72] - bus_addr_match_pending <= _T_4813 @[lsu_bus_buffer.scala 560:26] - node _T_4814 = or(obuf_cmd_done, obuf_data_done) @[lsu_bus_buffer.scala 563:54] - node _T_4815 = mux(obuf_cmd_done, io.lsu_axi.w.ready, io.lsu_axi.aw.ready) @[lsu_bus_buffer.scala 563:75] - node _T_4816 = and(io.lsu_axi.aw.ready, io.lsu_axi.w.ready) @[lsu_bus_buffer.scala 563:153] - node _T_4817 = mux(_T_4814, _T_4815, _T_4816) @[lsu_bus_buffer.scala 563:39] - node _T_4818 = mux(obuf_write, _T_4817, io.lsu_axi.ar.ready) @[lsu_bus_buffer.scala 563:23] - bus_cmd_ready <= _T_4818 @[lsu_bus_buffer.scala 563:17] - node _T_4819 = and(io.lsu_axi.aw.valid, io.lsu_axi.aw.ready) @[lsu_bus_buffer.scala 564:40] - bus_wcmd_sent <= _T_4819 @[lsu_bus_buffer.scala 564:17] - node _T_4820 = and(io.lsu_axi.w.valid, io.lsu_axi.w.ready) @[lsu_bus_buffer.scala 565:40] - bus_wdata_sent <= _T_4820 @[lsu_bus_buffer.scala 565:18] - node _T_4821 = or(obuf_cmd_done, bus_wcmd_sent) @[lsu_bus_buffer.scala 566:35] - node _T_4822 = or(obuf_data_done, bus_wdata_sent) @[lsu_bus_buffer.scala 566:70] - node _T_4823 = and(_T_4821, _T_4822) @[lsu_bus_buffer.scala 566:52] - node _T_4824 = and(io.lsu_axi.ar.valid, io.lsu_axi.ar.ready) @[lsu_bus_buffer.scala 566:112] - node _T_4825 = or(_T_4823, _T_4824) @[lsu_bus_buffer.scala 566:89] - bus_cmd_sent <= _T_4825 @[lsu_bus_buffer.scala 566:16] - node _T_4826 = and(io.lsu_axi.r.valid, io.lsu_axi.r.ready) @[lsu_bus_buffer.scala 567:38] - bus_rsp_read <= _T_4826 @[lsu_bus_buffer.scala 567:16] - node _T_4827 = and(io.lsu_axi.b.valid, io.lsu_axi.b.ready) @[lsu_bus_buffer.scala 568:39] - bus_rsp_write <= _T_4827 @[lsu_bus_buffer.scala 568:17] - bus_rsp_read_tag <= io.lsu_axi.r.bits.id @[lsu_bus_buffer.scala 569:20] - bus_rsp_write_tag <= io.lsu_axi.b.bits.id @[lsu_bus_buffer.scala 570:21] - node _T_4828 = neq(io.lsu_axi.b.bits.resp, UInt<1>("h00")) @[lsu_bus_buffer.scala 571:66] - node _T_4829 = and(bus_rsp_write, _T_4828) @[lsu_bus_buffer.scala 571:40] - bus_rsp_write_error <= _T_4829 @[lsu_bus_buffer.scala 571:23] - node _T_4830 = neq(io.lsu_axi.r.bits.resp, UInt<1>("h00")) @[lsu_bus_buffer.scala 572:64] - node _T_4831 = and(bus_rsp_read, _T_4830) @[lsu_bus_buffer.scala 572:38] - bus_rsp_read_error <= _T_4831 @[lsu_bus_buffer.scala 572:22] - bus_rsp_rdata <= io.lsu_axi.r.bits.data @[lsu_bus_buffer.scala 573:17] - node _T_4832 = and(obuf_valid, obuf_write) @[lsu_bus_buffer.scala 576:37] - node _T_4833 = eq(obuf_cmd_done, UInt<1>("h00")) @[lsu_bus_buffer.scala 576:52] - node _T_4834 = and(_T_4832, _T_4833) @[lsu_bus_buffer.scala 576:50] - node _T_4835 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 576:69] - node _T_4836 = and(_T_4834, _T_4835) @[lsu_bus_buffer.scala 576:67] - io.lsu_axi.aw.valid <= _T_4836 @[lsu_bus_buffer.scala 576:23] - io.lsu_axi.aw.bits.id <= obuf_tag0 @[lsu_bus_buffer.scala 577:25] - node _T_4837 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 578:75] - node _T_4838 = cat(_T_4837, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_4839 = mux(obuf_sideeffect, obuf_addr, _T_4838) @[lsu_bus_buffer.scala 578:33] - io.lsu_axi.aw.bits.addr <= _T_4839 @[lsu_bus_buffer.scala 578:27] - node _T_4840 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58] - node _T_4841 = mux(obuf_sideeffect, _T_4840, UInt<3>("h03")) @[lsu_bus_buffer.scala 579:33] - io.lsu_axi.aw.bits.size <= _T_4841 @[lsu_bus_buffer.scala 579:27] - io.lsu_axi.aw.bits.prot <= UInt<1>("h01") @[lsu_bus_buffer.scala 580:27] - node _T_4842 = mux(obuf_sideeffect, UInt<1>("h00"), UInt<4>("h0f")) @[lsu_bus_buffer.scala 581:34] - io.lsu_axi.aw.bits.cache <= _T_4842 @[lsu_bus_buffer.scala 581:28] - node _T_4843 = bits(obuf_addr, 31, 28) @[lsu_bus_buffer.scala 582:41] - io.lsu_axi.aw.bits.region <= _T_4843 @[lsu_bus_buffer.scala 582:29] - io.lsu_axi.aw.bits.len <= UInt<1>("h00") @[lsu_bus_buffer.scala 583:26] - io.lsu_axi.aw.bits.burst <= UInt<2>("h01") @[lsu_bus_buffer.scala 584:28] - io.lsu_axi.aw.bits.qos <= UInt<1>("h00") @[lsu_bus_buffer.scala 585:26] - io.lsu_axi.aw.bits.lock <= UInt<1>("h00") @[lsu_bus_buffer.scala 586:27] - node _T_4844 = and(obuf_valid, obuf_write) @[lsu_bus_buffer.scala 588:36] - node _T_4845 = eq(obuf_data_done, UInt<1>("h00")) @[lsu_bus_buffer.scala 588:51] - node _T_4846 = and(_T_4844, _T_4845) @[lsu_bus_buffer.scala 588:49] - node _T_4847 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 588:69] - node _T_4848 = and(_T_4846, _T_4847) @[lsu_bus_buffer.scala 588:67] - io.lsu_axi.w.valid <= _T_4848 @[lsu_bus_buffer.scala 588:22] - node _T_4849 = bits(obuf_write, 0, 0) @[Bitwise.scala 72:15] - node _T_4850 = mux(_T_4849, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_4851 = and(obuf_byteen, _T_4850) @[lsu_bus_buffer.scala 589:41] - io.lsu_axi.w.bits.strb <= _T_4851 @[lsu_bus_buffer.scala 589:26] - io.lsu_axi.w.bits.data <= obuf_data @[lsu_bus_buffer.scala 590:26] - io.lsu_axi.w.bits.last <= UInt<1>("h01") @[lsu_bus_buffer.scala 591:26] - node _T_4852 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 593:39] - node _T_4853 = and(obuf_valid, _T_4852) @[lsu_bus_buffer.scala 593:37] - node _T_4854 = eq(obuf_nosend, UInt<1>("h00")) @[lsu_bus_buffer.scala 593:53] - node _T_4855 = and(_T_4853, _T_4854) @[lsu_bus_buffer.scala 593:51] - node _T_4856 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 593:68] - node _T_4857 = and(_T_4855, _T_4856) @[lsu_bus_buffer.scala 593:66] - io.lsu_axi.ar.valid <= _T_4857 @[lsu_bus_buffer.scala 593:23] - io.lsu_axi.ar.bits.id <= obuf_tag0 @[lsu_bus_buffer.scala 594:25] - node _T_4858 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 595:75] - node _T_4859 = cat(_T_4858, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_4860 = mux(obuf_sideeffect, obuf_addr, _T_4859) @[lsu_bus_buffer.scala 595:33] - io.lsu_axi.ar.bits.addr <= _T_4860 @[lsu_bus_buffer.scala 595:27] - node _T_4861 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58] - node _T_4862 = mux(obuf_sideeffect, _T_4861, UInt<3>("h03")) @[lsu_bus_buffer.scala 596:33] - io.lsu_axi.ar.bits.size <= _T_4862 @[lsu_bus_buffer.scala 596:27] - io.lsu_axi.ar.bits.prot <= UInt<1>("h01") @[lsu_bus_buffer.scala 597:27] - node _T_4863 = mux(obuf_sideeffect, UInt<4>("h00"), UInt<4>("h0f")) @[lsu_bus_buffer.scala 598:34] - io.lsu_axi.ar.bits.cache <= _T_4863 @[lsu_bus_buffer.scala 598:28] - node _T_4864 = bits(obuf_addr, 31, 28) @[lsu_bus_buffer.scala 599:41] - io.lsu_axi.ar.bits.region <= _T_4864 @[lsu_bus_buffer.scala 599:29] - io.lsu_axi.ar.bits.len <= UInt<1>("h00") @[lsu_bus_buffer.scala 600:26] - io.lsu_axi.ar.bits.burst <= UInt<2>("h01") @[lsu_bus_buffer.scala 601:28] - io.lsu_axi.ar.bits.qos <= UInt<1>("h00") @[lsu_bus_buffer.scala 602:26] - io.lsu_axi.ar.bits.lock <= UInt<1>("h00") @[lsu_bus_buffer.scala 603:27] - io.lsu_axi.b.ready <= UInt<1>("h01") @[lsu_bus_buffer.scala 604:22] - io.lsu_axi.r.ready <= UInt<1>("h01") @[lsu_bus_buffer.scala 605:22] - node _T_4865 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 606:93] - node _T_4866 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 606:137] - node _T_4867 = and(io.lsu_bus_clk_en_q, _T_4866) @[lsu_bus_buffer.scala 606:126] - node _T_4868 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 606:152] - node _T_4869 = and(_T_4867, _T_4868) @[lsu_bus_buffer.scala 606:141] - node _T_4870 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 606:93] - node _T_4871 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 606:137] - node _T_4872 = and(io.lsu_bus_clk_en_q, _T_4871) @[lsu_bus_buffer.scala 606:126] - node _T_4873 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 606:152] - node _T_4874 = and(_T_4872, _T_4873) @[lsu_bus_buffer.scala 606:141] - node _T_4875 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 606:93] - node _T_4876 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 606:137] - node _T_4877 = and(io.lsu_bus_clk_en_q, _T_4876) @[lsu_bus_buffer.scala 606:126] - node _T_4878 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 606:152] - node _T_4879 = and(_T_4877, _T_4878) @[lsu_bus_buffer.scala 606:141] - node _T_4880 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 606:93] - node _T_4881 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 606:137] - node _T_4882 = and(io.lsu_bus_clk_en_q, _T_4881) @[lsu_bus_buffer.scala 606:126] - node _T_4883 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 606:152] - node _T_4884 = and(_T_4882, _T_4883) @[lsu_bus_buffer.scala 606:141] - node _T_4885 = mux(_T_4865, _T_4869, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4886 = mux(_T_4870, _T_4874, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4887 = mux(_T_4875, _T_4879, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4888 = mux(_T_4880, _T_4884, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4889 = or(_T_4885, _T_4886) @[Mux.scala 27:72] - node _T_4890 = or(_T_4889, _T_4887) @[Mux.scala 27:72] - node _T_4891 = or(_T_4890, _T_4888) @[Mux.scala 27:72] - wire _T_4892 : UInt<1> @[Mux.scala 27:72] - _T_4892 <= _T_4891 @[Mux.scala 27:72] - io.tlu_busbuff.lsu_imprecise_error_store_any <= _T_4892 @[lsu_bus_buffer.scala 606:48] - node _T_4893 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 607:82] - node _T_4894 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 607:104] - node _T_4895 = and(_T_4893, _T_4894) @[lsu_bus_buffer.scala 607:93] - node _T_4896 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 607:119] - node _T_4897 = and(_T_4895, _T_4896) @[lsu_bus_buffer.scala 607:108] - node _T_4898 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 607:82] - node _T_4899 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 607:104] - node _T_4900 = and(_T_4898, _T_4899) @[lsu_bus_buffer.scala 607:93] - node _T_4901 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 607:119] - node _T_4902 = and(_T_4900, _T_4901) @[lsu_bus_buffer.scala 607:108] - node _T_4903 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 607:82] - node _T_4904 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 607:104] - node _T_4905 = and(_T_4903, _T_4904) @[lsu_bus_buffer.scala 607:93] - node _T_4906 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 607:119] - node _T_4907 = and(_T_4905, _T_4906) @[lsu_bus_buffer.scala 607:108] - node _T_4908 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 607:82] - node _T_4909 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 607:104] - node _T_4910 = and(_T_4908, _T_4909) @[lsu_bus_buffer.scala 607:93] - node _T_4911 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 607:119] - node _T_4912 = and(_T_4910, _T_4911) @[lsu_bus_buffer.scala 607:108] - node _T_4913 = mux(_T_4897, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4914 = mux(_T_4902, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4915 = mux(_T_4907, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4916 = mux(_T_4912, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4917 = or(_T_4913, _T_4914) @[Mux.scala 27:72] - node _T_4918 = or(_T_4917, _T_4915) @[Mux.scala 27:72] - node _T_4919 = or(_T_4918, _T_4916) @[Mux.scala 27:72] + lsu_nonblock_unsign <= _T_4711 @[Mux.scala 27:72] + node _T_4712 = cat(lsu_nonblock_load_data_hi, lsu_nonblock_load_data_lo) @[Cat.scala 29:58] + node _T_4713 = mul(lsu_nonblock_addr_offset, UInt<4>("h08")) @[lsu_bus_buffer.scala 553:121] + node lsu_nonblock_data_unalgn = dshr(_T_4712, _T_4713) @[lsu_bus_buffer.scala 553:92] + node _T_4714 = eq(io.dctl_busbuff.lsu_nonblock_load_data_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 555:82] + node _T_4715 = and(lsu_nonblock_load_data_ready, _T_4714) @[lsu_bus_buffer.scala 555:80] + io.dctl_busbuff.lsu_nonblock_load_data_valid <= _T_4715 @[lsu_bus_buffer.scala 555:48] + node _T_4716 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[lsu_bus_buffer.scala 556:94] + node _T_4717 = and(lsu_nonblock_unsign, _T_4716) @[lsu_bus_buffer.scala 556:76] + node _T_4718 = bits(lsu_nonblock_data_unalgn, 7, 0) @[lsu_bus_buffer.scala 556:144] + node _T_4719 = cat(UInt<24>("h00"), _T_4718) @[Cat.scala 29:58] + node _T_4720 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[lsu_bus_buffer.scala 557:45] + node _T_4721 = and(lsu_nonblock_unsign, _T_4720) @[lsu_bus_buffer.scala 557:26] + node _T_4722 = bits(lsu_nonblock_data_unalgn, 15, 0) @[lsu_bus_buffer.scala 557:95] + node _T_4723 = cat(UInt<16>("h00"), _T_4722) @[Cat.scala 29:58] + node _T_4724 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[lsu_bus_buffer.scala 558:6] + node _T_4725 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[lsu_bus_buffer.scala 558:45] + node _T_4726 = and(_T_4724, _T_4725) @[lsu_bus_buffer.scala 558:27] + node _T_4727 = bits(lsu_nonblock_data_unalgn, 7, 7) @[lsu_bus_buffer.scala 558:93] + node _T_4728 = bits(_T_4727, 0, 0) @[Bitwise.scala 72:15] + node _T_4729 = mux(_T_4728, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] + node _T_4730 = bits(lsu_nonblock_data_unalgn, 7, 0) @[lsu_bus_buffer.scala 558:123] + node _T_4731 = cat(_T_4729, _T_4730) @[Cat.scala 29:58] + node _T_4732 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[lsu_bus_buffer.scala 559:6] + node _T_4733 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[lsu_bus_buffer.scala 559:45] + node _T_4734 = and(_T_4732, _T_4733) @[lsu_bus_buffer.scala 559:27] + node _T_4735 = bits(lsu_nonblock_data_unalgn, 15, 15) @[lsu_bus_buffer.scala 559:93] + node _T_4736 = bits(_T_4735, 0, 0) @[Bitwise.scala 72:15] + node _T_4737 = mux(_T_4736, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] + node _T_4738 = bits(lsu_nonblock_data_unalgn, 15, 0) @[lsu_bus_buffer.scala 559:124] + node _T_4739 = cat(_T_4737, _T_4738) @[Cat.scala 29:58] + node _T_4740 = eq(lsu_nonblock_sz, UInt<2>("h02")) @[lsu_bus_buffer.scala 560:21] + node _T_4741 = mux(_T_4717, _T_4719, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4742 = mux(_T_4721, _T_4723, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4743 = mux(_T_4726, _T_4731, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4744 = mux(_T_4734, _T_4739, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4745 = mux(_T_4740, lsu_nonblock_data_unalgn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4746 = or(_T_4741, _T_4742) @[Mux.scala 27:72] + node _T_4747 = or(_T_4746, _T_4743) @[Mux.scala 27:72] + node _T_4748 = or(_T_4747, _T_4744) @[Mux.scala 27:72] + node _T_4749 = or(_T_4748, _T_4745) @[Mux.scala 27:72] + wire _T_4750 : UInt<64> @[Mux.scala 27:72] + _T_4750 <= _T_4749 @[Mux.scala 27:72] + io.dctl_busbuff.lsu_nonblock_load_data <= _T_4750 @[lsu_bus_buffer.scala 556:42] + node _T_4751 = eq(buf_state[0], UInt<3>("h03")) @[lsu_bus_buffer.scala 561:62] + node _T_4752 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 561:89] + node _T_4753 = and(_T_4751, _T_4752) @[lsu_bus_buffer.scala 561:73] + node _T_4754 = and(_T_4753, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 561:93] + node _T_4755 = eq(buf_state[1], UInt<3>("h03")) @[lsu_bus_buffer.scala 561:62] + node _T_4756 = bits(buf_sideeffect, 1, 1) @[lsu_bus_buffer.scala 561:89] + node _T_4757 = and(_T_4755, _T_4756) @[lsu_bus_buffer.scala 561:73] + node _T_4758 = and(_T_4757, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 561:93] + node _T_4759 = eq(buf_state[2], UInt<3>("h03")) @[lsu_bus_buffer.scala 561:62] + node _T_4760 = bits(buf_sideeffect, 2, 2) @[lsu_bus_buffer.scala 561:89] + node _T_4761 = and(_T_4759, _T_4760) @[lsu_bus_buffer.scala 561:73] + node _T_4762 = and(_T_4761, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 561:93] + node _T_4763 = eq(buf_state[3], UInt<3>("h03")) @[lsu_bus_buffer.scala 561:62] + node _T_4764 = bits(buf_sideeffect, 3, 3) @[lsu_bus_buffer.scala 561:89] + node _T_4765 = and(_T_4763, _T_4764) @[lsu_bus_buffer.scala 561:73] + node _T_4766 = and(_T_4765, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 561:93] + node _T_4767 = or(_T_4754, _T_4758) @[lsu_bus_buffer.scala 561:153] + node _T_4768 = or(_T_4767, _T_4762) @[lsu_bus_buffer.scala 561:153] + node _T_4769 = or(_T_4768, _T_4766) @[lsu_bus_buffer.scala 561:153] + node _T_4770 = and(obuf_valid, obuf_sideeffect) @[lsu_bus_buffer.scala 561:171] + node _T_4771 = and(_T_4770, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 561:189] + node _T_4772 = or(_T_4769, _T_4771) @[lsu_bus_buffer.scala 561:157] + bus_sideeffect_pend <= _T_4772 @[lsu_bus_buffer.scala 561:23] + node _T_4773 = eq(buf_state[0], UInt<3>("h03")) @[lsu_bus_buffer.scala 562:71] + node _T_4774 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 563:31] + node _T_4775 = bits(buf_addr[0], 31, 3) @[lsu_bus_buffer.scala 563:51] + node _T_4776 = eq(_T_4774, _T_4775) @[lsu_bus_buffer.scala 563:37] + node _T_4777 = and(obuf_valid, _T_4776) @[lsu_bus_buffer.scala 563:19] + node _T_4778 = eq(obuf_tag0, UInt<1>("h00")) @[lsu_bus_buffer.scala 563:73] + node _T_4779 = eq(obuf_tag1, UInt<1>("h00")) @[lsu_bus_buffer.scala 563:107] + node _T_4780 = and(obuf_merge, _T_4779) @[lsu_bus_buffer.scala 563:95] + node _T_4781 = or(_T_4778, _T_4780) @[lsu_bus_buffer.scala 563:81] + node _T_4782 = eq(_T_4781, UInt<1>("h00")) @[lsu_bus_buffer.scala 563:61] + node _T_4783 = and(_T_4777, _T_4782) @[lsu_bus_buffer.scala 563:59] + node _T_4784 = eq(buf_state[1], UInt<3>("h03")) @[lsu_bus_buffer.scala 562:71] + node _T_4785 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 563:31] + node _T_4786 = bits(buf_addr[1], 31, 3) @[lsu_bus_buffer.scala 563:51] + node _T_4787 = eq(_T_4785, _T_4786) @[lsu_bus_buffer.scala 563:37] + node _T_4788 = and(obuf_valid, _T_4787) @[lsu_bus_buffer.scala 563:19] + node _T_4789 = eq(obuf_tag0, UInt<1>("h01")) @[lsu_bus_buffer.scala 563:73] + node _T_4790 = eq(obuf_tag1, UInt<1>("h01")) @[lsu_bus_buffer.scala 563:107] + node _T_4791 = and(obuf_merge, _T_4790) @[lsu_bus_buffer.scala 563:95] + node _T_4792 = or(_T_4789, _T_4791) @[lsu_bus_buffer.scala 563:81] + node _T_4793 = eq(_T_4792, UInt<1>("h00")) @[lsu_bus_buffer.scala 563:61] + node _T_4794 = and(_T_4788, _T_4793) @[lsu_bus_buffer.scala 563:59] + node _T_4795 = eq(buf_state[2], UInt<3>("h03")) @[lsu_bus_buffer.scala 562:71] + node _T_4796 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 563:31] + node _T_4797 = bits(buf_addr[2], 31, 3) @[lsu_bus_buffer.scala 563:51] + node _T_4798 = eq(_T_4796, _T_4797) @[lsu_bus_buffer.scala 563:37] + node _T_4799 = and(obuf_valid, _T_4798) @[lsu_bus_buffer.scala 563:19] + node _T_4800 = eq(obuf_tag0, UInt<2>("h02")) @[lsu_bus_buffer.scala 563:73] + node _T_4801 = eq(obuf_tag1, UInt<2>("h02")) @[lsu_bus_buffer.scala 563:107] + node _T_4802 = and(obuf_merge, _T_4801) @[lsu_bus_buffer.scala 563:95] + node _T_4803 = or(_T_4800, _T_4802) @[lsu_bus_buffer.scala 563:81] + node _T_4804 = eq(_T_4803, UInt<1>("h00")) @[lsu_bus_buffer.scala 563:61] + node _T_4805 = and(_T_4799, _T_4804) @[lsu_bus_buffer.scala 563:59] + node _T_4806 = eq(buf_state[3], UInt<3>("h03")) @[lsu_bus_buffer.scala 562:71] + node _T_4807 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 563:31] + node _T_4808 = bits(buf_addr[3], 31, 3) @[lsu_bus_buffer.scala 563:51] + node _T_4809 = eq(_T_4807, _T_4808) @[lsu_bus_buffer.scala 563:37] + node _T_4810 = and(obuf_valid, _T_4809) @[lsu_bus_buffer.scala 563:19] + node _T_4811 = eq(obuf_tag0, UInt<2>("h03")) @[lsu_bus_buffer.scala 563:73] + node _T_4812 = eq(obuf_tag1, UInt<2>("h03")) @[lsu_bus_buffer.scala 563:107] + node _T_4813 = and(obuf_merge, _T_4812) @[lsu_bus_buffer.scala 563:95] + node _T_4814 = or(_T_4811, _T_4813) @[lsu_bus_buffer.scala 563:81] + node _T_4815 = eq(_T_4814, UInt<1>("h00")) @[lsu_bus_buffer.scala 563:61] + node _T_4816 = and(_T_4810, _T_4815) @[lsu_bus_buffer.scala 563:59] + node _T_4817 = mux(_T_4773, _T_4783, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4818 = mux(_T_4784, _T_4794, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4819 = mux(_T_4795, _T_4805, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4820 = mux(_T_4806, _T_4816, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4821 = or(_T_4817, _T_4818) @[Mux.scala 27:72] + node _T_4822 = or(_T_4821, _T_4819) @[Mux.scala 27:72] + node _T_4823 = or(_T_4822, _T_4820) @[Mux.scala 27:72] + wire _T_4824 : UInt<1> @[Mux.scala 27:72] + _T_4824 <= _T_4823 @[Mux.scala 27:72] + bus_addr_match_pending <= _T_4824 @[lsu_bus_buffer.scala 562:26] + node _T_4825 = or(obuf_cmd_done, obuf_data_done) @[lsu_bus_buffer.scala 565:54] + node _T_4826 = mux(obuf_cmd_done, io.lsu_axi.w.ready, io.lsu_axi.aw.ready) @[lsu_bus_buffer.scala 565:75] + node _T_4827 = and(io.lsu_axi.aw.ready, io.lsu_axi.w.ready) @[lsu_bus_buffer.scala 565:153] + node _T_4828 = mux(_T_4825, _T_4826, _T_4827) @[lsu_bus_buffer.scala 565:39] + node _T_4829 = mux(obuf_write, _T_4828, io.lsu_axi.ar.ready) @[lsu_bus_buffer.scala 565:23] + bus_cmd_ready <= _T_4829 @[lsu_bus_buffer.scala 565:17] + node _T_4830 = and(io.lsu_axi.aw.valid, io.lsu_axi.aw.ready) @[lsu_bus_buffer.scala 566:40] + bus_wcmd_sent <= _T_4830 @[lsu_bus_buffer.scala 566:17] + node _T_4831 = and(io.lsu_axi.w.valid, io.lsu_axi.w.ready) @[lsu_bus_buffer.scala 567:40] + bus_wdata_sent <= _T_4831 @[lsu_bus_buffer.scala 567:18] + node _T_4832 = or(obuf_cmd_done, bus_wcmd_sent) @[lsu_bus_buffer.scala 568:35] + node _T_4833 = or(obuf_data_done, bus_wdata_sent) @[lsu_bus_buffer.scala 568:70] + node _T_4834 = and(_T_4832, _T_4833) @[lsu_bus_buffer.scala 568:52] + node _T_4835 = and(io.lsu_axi.ar.valid, io.lsu_axi.ar.ready) @[lsu_bus_buffer.scala 568:112] + node _T_4836 = or(_T_4834, _T_4835) @[lsu_bus_buffer.scala 568:89] + bus_cmd_sent <= _T_4836 @[lsu_bus_buffer.scala 568:16] + node _T_4837 = and(io.lsu_axi.r.valid, io.lsu_axi.r.ready) @[lsu_bus_buffer.scala 569:38] + bus_rsp_read <= _T_4837 @[lsu_bus_buffer.scala 569:16] + node _T_4838 = and(io.lsu_axi.b.valid, io.lsu_axi.b.ready) @[lsu_bus_buffer.scala 570:39] + bus_rsp_write <= _T_4838 @[lsu_bus_buffer.scala 570:17] + bus_rsp_read_tag <= io.lsu_axi.r.bits.id @[lsu_bus_buffer.scala 571:20] + bus_rsp_write_tag <= io.lsu_axi.b.bits.id @[lsu_bus_buffer.scala 572:21] + node _T_4839 = neq(io.lsu_axi.b.bits.resp, UInt<1>("h00")) @[lsu_bus_buffer.scala 573:66] + node _T_4840 = and(bus_rsp_write, _T_4839) @[lsu_bus_buffer.scala 573:40] + bus_rsp_write_error <= _T_4840 @[lsu_bus_buffer.scala 573:23] + node _T_4841 = neq(io.lsu_axi.r.bits.resp, UInt<1>("h00")) @[lsu_bus_buffer.scala 574:64] + node _T_4842 = and(bus_rsp_read, _T_4841) @[lsu_bus_buffer.scala 574:38] + bus_rsp_read_error <= _T_4842 @[lsu_bus_buffer.scala 574:22] + bus_rsp_rdata <= io.lsu_axi.r.bits.data @[lsu_bus_buffer.scala 575:17] + node _T_4843 = and(obuf_valid, obuf_write) @[lsu_bus_buffer.scala 578:37] + node _T_4844 = eq(obuf_cmd_done, UInt<1>("h00")) @[lsu_bus_buffer.scala 578:52] + node _T_4845 = and(_T_4843, _T_4844) @[lsu_bus_buffer.scala 578:50] + node _T_4846 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 578:69] + node _T_4847 = and(_T_4845, _T_4846) @[lsu_bus_buffer.scala 578:67] + io.lsu_axi.aw.valid <= _T_4847 @[lsu_bus_buffer.scala 578:23] + io.lsu_axi.aw.bits.id <= obuf_tag0 @[lsu_bus_buffer.scala 579:25] + node _T_4848 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 580:75] + node _T_4849 = cat(_T_4848, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_4850 = mux(obuf_sideeffect, obuf_addr, _T_4849) @[lsu_bus_buffer.scala 580:33] + io.lsu_axi.aw.bits.addr <= _T_4850 @[lsu_bus_buffer.scala 580:27] + node _T_4851 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58] + node _T_4852 = mux(obuf_sideeffect, _T_4851, UInt<3>("h03")) @[lsu_bus_buffer.scala 581:33] + io.lsu_axi.aw.bits.size <= _T_4852 @[lsu_bus_buffer.scala 581:27] + io.lsu_axi.aw.bits.prot <= UInt<3>("h01") @[lsu_bus_buffer.scala 582:27] + node _T_4853 = mux(obuf_sideeffect, UInt<1>("h00"), UInt<4>("h0f")) @[lsu_bus_buffer.scala 583:34] + io.lsu_axi.aw.bits.cache <= _T_4853 @[lsu_bus_buffer.scala 583:28] + node _T_4854 = bits(obuf_addr, 31, 28) @[lsu_bus_buffer.scala 584:41] + io.lsu_axi.aw.bits.region <= _T_4854 @[lsu_bus_buffer.scala 584:29] + io.lsu_axi.aw.bits.len <= UInt<1>("h00") @[lsu_bus_buffer.scala 585:26] + io.lsu_axi.aw.bits.burst <= UInt<2>("h01") @[lsu_bus_buffer.scala 586:28] + io.lsu_axi.aw.bits.qos <= UInt<1>("h00") @[lsu_bus_buffer.scala 587:26] + io.lsu_axi.aw.bits.lock <= UInt<1>("h00") @[lsu_bus_buffer.scala 588:27] + node _T_4855 = and(obuf_valid, obuf_write) @[lsu_bus_buffer.scala 590:36] + node _T_4856 = eq(obuf_data_done, UInt<1>("h00")) @[lsu_bus_buffer.scala 590:51] + node _T_4857 = and(_T_4855, _T_4856) @[lsu_bus_buffer.scala 590:49] + node _T_4858 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 590:69] + node _T_4859 = and(_T_4857, _T_4858) @[lsu_bus_buffer.scala 590:67] + io.lsu_axi.w.valid <= _T_4859 @[lsu_bus_buffer.scala 590:22] + node _T_4860 = bits(obuf_write, 0, 0) @[Bitwise.scala 72:15] + node _T_4861 = mux(_T_4860, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_4862 = and(obuf_byteen, _T_4861) @[lsu_bus_buffer.scala 591:41] + io.lsu_axi.w.bits.strb <= _T_4862 @[lsu_bus_buffer.scala 591:26] + io.lsu_axi.w.bits.data <= obuf_data @[lsu_bus_buffer.scala 592:26] + io.lsu_axi.w.bits.last <= UInt<1>("h01") @[lsu_bus_buffer.scala 593:26] + node _T_4863 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 595:39] + node _T_4864 = and(obuf_valid, _T_4863) @[lsu_bus_buffer.scala 595:37] + node _T_4865 = eq(obuf_nosend, UInt<1>("h00")) @[lsu_bus_buffer.scala 595:53] + node _T_4866 = and(_T_4864, _T_4865) @[lsu_bus_buffer.scala 595:51] + node _T_4867 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 595:68] + node _T_4868 = and(_T_4866, _T_4867) @[lsu_bus_buffer.scala 595:66] + io.lsu_axi.ar.valid <= _T_4868 @[lsu_bus_buffer.scala 595:23] + io.lsu_axi.ar.bits.id <= obuf_tag0 @[lsu_bus_buffer.scala 596:25] + node _T_4869 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 597:75] + node _T_4870 = cat(_T_4869, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_4871 = mux(obuf_sideeffect, obuf_addr, _T_4870) @[lsu_bus_buffer.scala 597:33] + io.lsu_axi.ar.bits.addr <= _T_4871 @[lsu_bus_buffer.scala 597:27] + node _T_4872 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58] + node _T_4873 = mux(obuf_sideeffect, _T_4872, UInt<3>("h03")) @[lsu_bus_buffer.scala 598:33] + io.lsu_axi.ar.bits.size <= _T_4873 @[lsu_bus_buffer.scala 598:27] + io.lsu_axi.ar.bits.prot <= UInt<3>("h01") @[lsu_bus_buffer.scala 599:27] + node _T_4874 = mux(obuf_sideeffect, UInt<4>("h00"), UInt<4>("h0f")) @[lsu_bus_buffer.scala 600:34] + io.lsu_axi.ar.bits.cache <= _T_4874 @[lsu_bus_buffer.scala 600:28] + node _T_4875 = bits(obuf_addr, 31, 28) @[lsu_bus_buffer.scala 601:41] + io.lsu_axi.ar.bits.region <= _T_4875 @[lsu_bus_buffer.scala 601:29] + io.lsu_axi.ar.bits.len <= UInt<1>("h00") @[lsu_bus_buffer.scala 602:26] + io.lsu_axi.ar.bits.burst <= UInt<2>("h01") @[lsu_bus_buffer.scala 603:28] + io.lsu_axi.ar.bits.qos <= UInt<1>("h00") @[lsu_bus_buffer.scala 604:26] + io.lsu_axi.ar.bits.lock <= UInt<1>("h00") @[lsu_bus_buffer.scala 605:27] + io.lsu_axi.b.ready <= UInt<1>("h01") @[lsu_bus_buffer.scala 606:22] + io.lsu_axi.r.ready <= UInt<1>("h01") @[lsu_bus_buffer.scala 607:22] + node _T_4876 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 608:93] + node _T_4877 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 608:137] + node _T_4878 = and(io.lsu_bus_clk_en_q, _T_4877) @[lsu_bus_buffer.scala 608:126] + node _T_4879 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 608:152] + node _T_4880 = and(_T_4878, _T_4879) @[lsu_bus_buffer.scala 608:141] + node _T_4881 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 608:93] + node _T_4882 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 608:137] + node _T_4883 = and(io.lsu_bus_clk_en_q, _T_4882) @[lsu_bus_buffer.scala 608:126] + node _T_4884 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 608:152] + node _T_4885 = and(_T_4883, _T_4884) @[lsu_bus_buffer.scala 608:141] + node _T_4886 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 608:93] + node _T_4887 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 608:137] + node _T_4888 = and(io.lsu_bus_clk_en_q, _T_4887) @[lsu_bus_buffer.scala 608:126] + node _T_4889 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 608:152] + node _T_4890 = and(_T_4888, _T_4889) @[lsu_bus_buffer.scala 608:141] + node _T_4891 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 608:93] + node _T_4892 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 608:137] + node _T_4893 = and(io.lsu_bus_clk_en_q, _T_4892) @[lsu_bus_buffer.scala 608:126] + node _T_4894 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 608:152] + node _T_4895 = and(_T_4893, _T_4894) @[lsu_bus_buffer.scala 608:141] + node _T_4896 = mux(_T_4876, _T_4880, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4897 = mux(_T_4881, _T_4885, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4898 = mux(_T_4886, _T_4890, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4899 = mux(_T_4891, _T_4895, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4900 = or(_T_4896, _T_4897) @[Mux.scala 27:72] + node _T_4901 = or(_T_4900, _T_4898) @[Mux.scala 27:72] + node _T_4902 = or(_T_4901, _T_4899) @[Mux.scala 27:72] + wire _T_4903 : UInt<1> @[Mux.scala 27:72] + _T_4903 <= _T_4902 @[Mux.scala 27:72] + io.tlu_busbuff.lsu_imprecise_error_store_any <= _T_4903 @[lsu_bus_buffer.scala 608:48] + node _T_4904 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 609:82] + node _T_4905 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 609:104] + node _T_4906 = and(_T_4904, _T_4905) @[lsu_bus_buffer.scala 609:93] + node _T_4907 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 609:119] + node _T_4908 = and(_T_4906, _T_4907) @[lsu_bus_buffer.scala 609:108] + node _T_4909 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 609:82] + node _T_4910 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 609:104] + node _T_4911 = and(_T_4909, _T_4910) @[lsu_bus_buffer.scala 609:93] + node _T_4912 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 609:119] + node _T_4913 = and(_T_4911, _T_4912) @[lsu_bus_buffer.scala 609:108] + node _T_4914 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 609:82] + node _T_4915 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 609:104] + node _T_4916 = and(_T_4914, _T_4915) @[lsu_bus_buffer.scala 609:93] + node _T_4917 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 609:119] + node _T_4918 = and(_T_4916, _T_4917) @[lsu_bus_buffer.scala 609:108] + node _T_4919 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 609:82] + node _T_4920 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 609:104] + node _T_4921 = and(_T_4919, _T_4920) @[lsu_bus_buffer.scala 609:93] + node _T_4922 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 609:119] + node _T_4923 = and(_T_4921, _T_4922) @[lsu_bus_buffer.scala 609:108] + node _T_4924 = mux(_T_4908, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4925 = mux(_T_4913, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4926 = mux(_T_4918, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4927 = mux(_T_4923, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4928 = or(_T_4924, _T_4925) @[Mux.scala 27:72] + node _T_4929 = or(_T_4928, _T_4926) @[Mux.scala 27:72] + node _T_4930 = or(_T_4929, _T_4927) @[Mux.scala 27:72] wire lsu_imprecise_error_store_tag : UInt<2> @[Mux.scala 27:72] - lsu_imprecise_error_store_tag <= _T_4919 @[Mux.scala 27:72] - node _T_4920 = eq(io.tlu_busbuff.lsu_imprecise_error_store_any, UInt<1>("h00")) @[lsu_bus_buffer.scala 609:97] - node _T_4921 = and(io.dctl_busbuff.lsu_nonblock_load_data_error, _T_4920) @[lsu_bus_buffer.scala 609:95] - io.tlu_busbuff.lsu_imprecise_error_load_any <= _T_4921 @[lsu_bus_buffer.scala 609:47] - node _T_4922 = mux(io.tlu_busbuff.lsu_imprecise_error_store_any, buf_addr[lsu_imprecise_error_store_tag], buf_addr[io.dctl_busbuff.lsu_nonblock_load_data_tag]) @[lsu_bus_buffer.scala 610:53] - io.tlu_busbuff.lsu_imprecise_error_addr_any <= _T_4922 @[lsu_bus_buffer.scala 610:47] - node _T_4923 = and(io.lsu_axi.aw.valid, io.lsu_axi.aw.ready) @[lsu_bus_buffer.scala 616:59] - node _T_4924 = and(io.lsu_axi.w.valid, io.lsu_axi.w.ready) @[lsu_bus_buffer.scala 616:104] - node _T_4925 = or(_T_4923, _T_4924) @[lsu_bus_buffer.scala 616:82] - node _T_4926 = and(io.lsu_axi.ar.valid, io.lsu_axi.ar.ready) @[lsu_bus_buffer.scala 616:149] - node _T_4927 = or(_T_4925, _T_4926) @[lsu_bus_buffer.scala 616:126] - io.tlu_busbuff.lsu_pmu_bus_trxn <= _T_4927 @[lsu_bus_buffer.scala 616:35] - node _T_4928 = and(io.lsu_busreq_r, io.ldst_dual_r) @[lsu_bus_buffer.scala 617:60] - node _T_4929 = and(_T_4928, io.lsu_commit_r) @[lsu_bus_buffer.scala 617:77] - io.tlu_busbuff.lsu_pmu_bus_misaligned <= _T_4929 @[lsu_bus_buffer.scala 617:41] - node _T_4930 = or(io.tlu_busbuff.lsu_imprecise_error_load_any, io.tlu_busbuff.lsu_imprecise_error_store_any) @[lsu_bus_buffer.scala 618:83] - io.tlu_busbuff.lsu_pmu_bus_error <= _T_4930 @[lsu_bus_buffer.scala 618:36] - node _T_4931 = eq(io.lsu_axi.aw.ready, UInt<1>("h00")) @[lsu_bus_buffer.scala 620:61] - node _T_4932 = and(io.lsu_axi.aw.valid, _T_4931) @[lsu_bus_buffer.scala 620:59] - node _T_4933 = eq(io.lsu_axi.w.ready, UInt<1>("h00")) @[lsu_bus_buffer.scala 620:107] - node _T_4934 = and(io.lsu_axi.w.valid, _T_4933) @[lsu_bus_buffer.scala 620:105] - node _T_4935 = or(_T_4932, _T_4934) @[lsu_bus_buffer.scala 620:83] - node _T_4936 = eq(io.lsu_axi.ar.ready, UInt<1>("h00")) @[lsu_bus_buffer.scala 620:153] - node _T_4937 = and(io.lsu_axi.ar.valid, _T_4936) @[lsu_bus_buffer.scala 620:151] - node _T_4938 = or(_T_4935, _T_4937) @[lsu_bus_buffer.scala 620:128] - io.tlu_busbuff.lsu_pmu_bus_busy <= _T_4938 @[lsu_bus_buffer.scala 620:35] - reg _T_4939 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 622:49] - _T_4939 <= WrPtr0_m @[lsu_bus_buffer.scala 622:49] - WrPtr0_r <= _T_4939 @[lsu_bus_buffer.scala 622:12] - reg _T_4940 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 623:49] - _T_4940 <= WrPtr1_m @[lsu_bus_buffer.scala 623:49] - WrPtr1_r <= _T_4940 @[lsu_bus_buffer.scala 623:12] - node _T_4941 = eq(io.flush_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 624:75] - node _T_4942 = and(io.lsu_busreq_m, _T_4941) @[lsu_bus_buffer.scala 624:73] - node _T_4943 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[lsu_bus_buffer.scala 624:89] - node _T_4944 = and(_T_4942, _T_4943) @[lsu_bus_buffer.scala 624:87] - reg _T_4945 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 624:56] - _T_4945 <= _T_4944 @[lsu_bus_buffer.scala 624:56] - io.lsu_busreq_r <= _T_4945 @[lsu_bus_buffer.scala 624:19] - reg _T_4946 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 625:66] - _T_4946 <= io.dctl_busbuff.lsu_nonblock_load_valid_m @[lsu_bus_buffer.scala 625:66] - lsu_nonblock_load_valid_r <= _T_4946 @[lsu_bus_buffer.scala 625:29] + lsu_imprecise_error_store_tag <= _T_4930 @[Mux.scala 27:72] + node _T_4931 = eq(io.tlu_busbuff.lsu_imprecise_error_store_any, UInt<1>("h00")) @[lsu_bus_buffer.scala 611:97] + node _T_4932 = and(io.dctl_busbuff.lsu_nonblock_load_data_error, _T_4931) @[lsu_bus_buffer.scala 611:95] + io.tlu_busbuff.lsu_imprecise_error_load_any <= _T_4932 @[lsu_bus_buffer.scala 611:47] + node _T_4933 = mux(io.tlu_busbuff.lsu_imprecise_error_store_any, buf_addr[lsu_imprecise_error_store_tag], buf_addr[io.dctl_busbuff.lsu_nonblock_load_data_tag]) @[lsu_bus_buffer.scala 612:53] + io.tlu_busbuff.lsu_imprecise_error_addr_any <= _T_4933 @[lsu_bus_buffer.scala 612:47] + node _T_4934 = and(io.lsu_axi.aw.valid, io.lsu_axi.aw.ready) @[lsu_bus_buffer.scala 618:59] + node _T_4935 = and(io.lsu_axi.w.valid, io.lsu_axi.w.ready) @[lsu_bus_buffer.scala 618:104] + node _T_4936 = or(_T_4934, _T_4935) @[lsu_bus_buffer.scala 618:82] + node _T_4937 = and(io.lsu_axi.ar.valid, io.lsu_axi.ar.ready) @[lsu_bus_buffer.scala 618:149] + node _T_4938 = or(_T_4936, _T_4937) @[lsu_bus_buffer.scala 618:126] + io.tlu_busbuff.lsu_pmu_bus_trxn <= _T_4938 @[lsu_bus_buffer.scala 618:35] + node _T_4939 = and(io.lsu_busreq_r, io.ldst_dual_r) @[lsu_bus_buffer.scala 619:60] + node _T_4940 = and(_T_4939, io.lsu_commit_r) @[lsu_bus_buffer.scala 619:77] + io.tlu_busbuff.lsu_pmu_bus_misaligned <= _T_4940 @[lsu_bus_buffer.scala 619:41] + node _T_4941 = or(io.tlu_busbuff.lsu_imprecise_error_load_any, io.tlu_busbuff.lsu_imprecise_error_store_any) @[lsu_bus_buffer.scala 620:83] + io.tlu_busbuff.lsu_pmu_bus_error <= _T_4941 @[lsu_bus_buffer.scala 620:36] + node _T_4942 = eq(io.lsu_axi.aw.ready, UInt<1>("h00")) @[lsu_bus_buffer.scala 622:61] + node _T_4943 = and(io.lsu_axi.aw.valid, _T_4942) @[lsu_bus_buffer.scala 622:59] + node _T_4944 = eq(io.lsu_axi.w.ready, UInt<1>("h00")) @[lsu_bus_buffer.scala 622:107] + node _T_4945 = and(io.lsu_axi.w.valid, _T_4944) @[lsu_bus_buffer.scala 622:105] + node _T_4946 = or(_T_4943, _T_4945) @[lsu_bus_buffer.scala 622:83] + node _T_4947 = eq(io.lsu_axi.ar.ready, UInt<1>("h00")) @[lsu_bus_buffer.scala 622:153] + node _T_4948 = and(io.lsu_axi.ar.valid, _T_4947) @[lsu_bus_buffer.scala 622:151] + node _T_4949 = or(_T_4946, _T_4948) @[lsu_bus_buffer.scala 622:128] + io.tlu_busbuff.lsu_pmu_bus_busy <= _T_4949 @[lsu_bus_buffer.scala 622:35] + reg _T_4950 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 624:49] + _T_4950 <= WrPtr0_m @[lsu_bus_buffer.scala 624:49] + WrPtr0_r <= _T_4950 @[lsu_bus_buffer.scala 624:12] + reg _T_4951 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 625:49] + _T_4951 <= WrPtr1_m @[lsu_bus_buffer.scala 625:49] + WrPtr1_r <= _T_4951 @[lsu_bus_buffer.scala 625:12] + node _T_4952 = eq(io.flush_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 626:75] + node _T_4953 = and(io.lsu_busreq_m, _T_4952) @[lsu_bus_buffer.scala 626:73] + node _T_4954 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[lsu_bus_buffer.scala 626:89] + node _T_4955 = and(_T_4953, _T_4954) @[lsu_bus_buffer.scala 626:87] + reg _T_4956 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 626:56] + _T_4956 <= _T_4955 @[lsu_bus_buffer.scala 626:56] + io.lsu_busreq_r <= _T_4956 @[lsu_bus_buffer.scala 626:19] + reg _T_4957 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 627:66] + _T_4957 <= io.dctl_busbuff.lsu_nonblock_load_valid_m @[lsu_bus_buffer.scala 627:66] + lsu_nonblock_load_valid_r <= _T_4957 @[lsu_bus_buffer.scala 627:29] module lsu_bus_intf : input clock : Clock input reset : AsyncReset - output io : {flip scan_mode : UInt<1>, flip clk_override : UInt<1>, tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>}, flip lsu_bus_obuf_c1_clken : UInt<1>, flip lsu_busm_clken : UInt<1>, flip lsu_c1_r_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip active_clk : Clock, flip lsu_busm_clk : Clock, axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_busreq_m : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_m : UInt<32>, flip end_addr_r : UInt<32>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip store_data_r : UInt<32>, flip dec_tlu_force_halt : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, bus_read_data_m : UInt<32>, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}, flip lsu_bus_clk_en : UInt<1>} + output io : {flip scan_mode : UInt<1>, flip clk_override : UInt<1>, tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>}, flip lsu_bus_obuf_c1_clken : UInt<1>, flip lsu_busm_clken : UInt<1>, flip lsu_c1_r_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip active_clk : Clock, flip lsu_busm_clk : Clock, axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_busreq_m : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_m : UInt<32>, flip end_addr_r : UInt<32>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip store_data_r : UInt<32>, flip dec_tlu_force_halt : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, bus_read_data_m : UInt<32>, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}, flip lsu_bus_clk_en : UInt<1>} wire lsu_bus_clk_en_q : UInt<1> lsu_bus_clk_en_q <= UInt<1>("h00") @@ -15030,6 +15281,7 @@ circuit lsu : bus_buffer.io.lsu_pkt_m.bits.word <= io.lsu_pkt_m.bits.word @[lsu_bus_intf.scala 117:27] bus_buffer.io.lsu_pkt_m.bits.half <= io.lsu_pkt_m.bits.half @[lsu_bus_intf.scala 117:27] bus_buffer.io.lsu_pkt_m.bits.by <= io.lsu_pkt_m.bits.by @[lsu_bus_intf.scala 117:27] + bus_buffer.io.lsu_pkt_m.bits.stack <= io.lsu_pkt_m.bits.stack @[lsu_bus_intf.scala 117:27] bus_buffer.io.lsu_pkt_m.bits.fast_int <= io.lsu_pkt_m.bits.fast_int @[lsu_bus_intf.scala 117:27] bus_buffer.io.lsu_pkt_m.valid <= io.lsu_pkt_m.valid @[lsu_bus_intf.scala 117:27] bus_buffer.io.lsu_pkt_r.bits.store_data_bypass_m <= io.lsu_pkt_r.bits.store_data_bypass_m @[lsu_bus_intf.scala 118:27] @@ -15043,6 +15295,7 @@ circuit lsu : bus_buffer.io.lsu_pkt_r.bits.word <= io.lsu_pkt_r.bits.word @[lsu_bus_intf.scala 118:27] bus_buffer.io.lsu_pkt_r.bits.half <= io.lsu_pkt_r.bits.half @[lsu_bus_intf.scala 118:27] bus_buffer.io.lsu_pkt_r.bits.by <= io.lsu_pkt_r.bits.by @[lsu_bus_intf.scala 118:27] + bus_buffer.io.lsu_pkt_r.bits.stack <= io.lsu_pkt_r.bits.stack @[lsu_bus_intf.scala 118:27] bus_buffer.io.lsu_pkt_r.bits.fast_int <= io.lsu_pkt_r.bits.fast_int @[lsu_bus_intf.scala 118:27] bus_buffer.io.lsu_pkt_r.valid <= io.lsu_pkt_r.valid @[lsu_bus_intf.scala 118:27] bus_buffer.io.lsu_addr_m <= io.lsu_addr_m @[lsu_bus_intf.scala 121:51] @@ -15555,7 +15808,7 @@ circuit lsu : module lsu : input clock : Clock input reset : AsyncReset - output io : {flip clk_override : UInt<1>, lsu_dma : {dma_lsc_ctl : {flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>}, dma_dccm_ctl : {flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>}, dccm_ready : UInt<1>, flip dma_mem_tag : UInt<3>}, lsu_pic : {picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>}, lsu_exu : {flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>}, lsu_dec : {tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>}, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}}, flip dccm : {flip wren : UInt<1>, flip rden : UInt<1>, flip wr_addr_lo : UInt<16>, flip wr_addr_hi : UInt<16>, flip rd_addr_lo : UInt<16>, flip rd_addr_hi : UInt<16>, flip wr_data_lo : UInt<39>, flip wr_data_hi : UInt<39>, rd_data_lo : UInt<39>, rd_data_hi : UInt<39>}, lsu_tlu : {lsu_pmu_load_external_m : UInt<1>, lsu_pmu_store_external_m : UInt<1>}, axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_i0_kill_writeb_r : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_core_ecc_disable : UInt<1>, flip dec_lsu_offset_d : UInt<12>, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip dec_lsu_valid_raw_d : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, lsu_result_m : UInt<32>, lsu_result_corr_r : UInt<32>, lsu_load_stall_any : UInt<1>, lsu_store_stall_any : UInt<1>, lsu_fastint_stall_any : UInt<1>, lsu_idle_any : UInt<1>, lsu_active : UInt<1>, lsu_fir_addr : UInt<31>, lsu_fir_error : UInt<2>, lsu_single_ecc_error_incr : UInt<1>, lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, lsu_pmu_misaligned_m : UInt<1>, lsu_trigger_match_m : UInt<4>, flip lsu_bus_clk_en : UInt<1>, flip scan_mode : UInt<1>, flip active_clk : Clock} + output io : {flip clk_override : UInt<1>, lsu_dma : {dma_lsc_ctl : {flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>}, dma_dccm_ctl : {flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>}, dccm_ready : UInt<1>, flip dma_mem_tag : UInt<3>}, lsu_pic : {picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>}, lsu_exu : {flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>}, lsu_dec : {tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>}, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}}, flip dccm : {flip wren : UInt<1>, flip rden : UInt<1>, flip wr_addr_lo : UInt<16>, flip wr_addr_hi : UInt<16>, flip rd_addr_lo : UInt<16>, flip rd_addr_hi : UInt<16>, flip wr_data_lo : UInt<39>, flip wr_data_hi : UInt<39>, rd_data_lo : UInt<39>, rd_data_hi : UInt<39>}, lsu_tlu : {lsu_pmu_load_external_m : UInt<1>, lsu_pmu_store_external_m : UInt<1>}, axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_i0_kill_writeb_r : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_core_ecc_disable : UInt<1>, flip dec_lsu_offset_d : UInt<12>, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip dec_lsu_valid_raw_d : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, lsu_result_m : UInt<32>, lsu_result_corr_r : UInt<32>, lsu_load_stall_any : UInt<1>, lsu_store_stall_any : UInt<1>, lsu_fastint_stall_any : UInt<1>, lsu_idle_any : UInt<1>, lsu_active : UInt<1>, lsu_fir_addr : UInt<31>, lsu_fir_error : UInt<2>, lsu_single_ecc_error_incr : UInt<1>, lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, lsu_pmu_misaligned_m : UInt<1>, lsu_trigger_match_m : UInt<4>, flip lsu_bus_clk_en : UInt<1>, flip scan_mode : UInt<1>, flip active_clk : Clock} wire dma_dccm_wdata : UInt<64> dma_dccm_wdata <= UInt<64>("h00") @@ -15573,614 +15826,671 @@ circuit lsu : lsu_busm_clken <= UInt<1>("h00") wire lsu_bus_obuf_c1_clken : UInt<1> lsu_bus_obuf_c1_clken <= UInt<1>("h00") - inst lsu_lsc_ctl of lsu_lsc_ctl @[lsu.scala 65:30] + wire lsu_addr_d : UInt<32> + lsu_addr_d <= UInt<32>("h00") + wire lsu_addr_m : UInt<32> + lsu_addr_m <= UInt<32>("h00") + wire lsu_addr_r : UInt<32> + lsu_addr_r <= UInt<32>("h00") + wire end_addr_d : UInt<32> + end_addr_d <= UInt<32>("h00") + wire end_addr_m : UInt<32> + end_addr_m <= UInt<32>("h00") + wire end_addr_r : UInt<32> + end_addr_r <= UInt<32>("h00") + wire lsu_busreq_r : UInt<1> + lsu_busreq_r <= UInt<1>("h00") + inst lsu_lsc_ctl of lsu_lsc_ctl @[lsu.scala 70:30] lsu_lsc_ctl.clock <= clock lsu_lsc_ctl.reset <= reset - io.lsu_result_m <= lsu_lsc_ctl.io.lsu_result_m @[lsu.scala 66:19] - io.lsu_result_corr_r <= lsu_lsc_ctl.io.lsu_result_corr_r @[lsu.scala 67:24] - inst dccm_ctl of lsu_dccm_ctl @[lsu.scala 68:30] + io.lsu_result_m <= lsu_lsc_ctl.io.lsu_result_m @[lsu.scala 71:19] + io.lsu_result_corr_r <= lsu_lsc_ctl.io.lsu_result_corr_r @[lsu.scala 72:24] + inst dccm_ctl of lsu_dccm_ctl @[lsu.scala 73:30] dccm_ctl.clock <= clock dccm_ctl.reset <= reset - inst stbuf of lsu_stbuf @[lsu.scala 69:30] + inst stbuf of lsu_stbuf @[lsu.scala 74:30] stbuf.clock <= clock stbuf.reset <= reset - inst ecc of lsu_ecc @[lsu.scala 70:30] + inst ecc of lsu_ecc @[lsu.scala 75:30] ecc.clock <= clock ecc.reset <= reset - inst trigger of lsu_trigger @[lsu.scala 71:30] + inst trigger of lsu_trigger @[lsu.scala 76:30] trigger.clock <= clock trigger.reset <= reset - inst clkdomain of lsu_clkdomain @[lsu.scala 72:30] + inst clkdomain of lsu_clkdomain @[lsu.scala 77:30] clkdomain.clock <= clock clkdomain.reset <= reset - inst bus_intf of lsu_bus_intf @[lsu.scala 73:30] + inst bus_intf of lsu_bus_intf @[lsu.scala 78:30] bus_intf.clock <= clock bus_intf.reset <= reset - node lsu_raw_fwd_lo_m = orr(stbuf.io.stbuf_fwdbyteen_lo_m) @[lsu.scala 75:56] - node lsu_raw_fwd_hi_m = orr(stbuf.io.stbuf_fwdbyteen_hi_m) @[lsu.scala 76:56] - node _T = or(stbuf.io.lsu_stbuf_full_any, bus_intf.io.lsu_bus_buffer_full_any) @[lsu.scala 79:57] - node _T_1 = or(_T, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 79:95] - io.lsu_store_stall_any <= _T_1 @[lsu.scala 79:26] - node _T_2 = or(bus_intf.io.lsu_bus_buffer_full_any, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 80:64] - io.lsu_load_stall_any <= _T_2 @[lsu.scala 80:25] - io.lsu_fastint_stall_any <= dccm_ctl.io.ld_single_ecc_error_r @[lsu.scala 81:28] - node _T_3 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu.scala 86:58] - node _T_4 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_3) @[lsu.scala 86:56] - node _T_5 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[lsu.scala 86:126] - node _T_6 = and(_T_4, _T_5) @[lsu.scala 86:93] - node ldst_nodma_mtor = and(_T_6, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 86:158] - node _T_7 = or(io.dec_lsu_valid_raw_d, ldst_nodma_mtor) @[lsu.scala 87:53] - node _T_8 = or(_T_7, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 87:71] - node _T_9 = eq(_T_8, UInt<1>("h00")) @[lsu.scala 87:28] - io.lsu_dma.dccm_ready <= _T_9 @[lsu.scala 87:25] - node _T_10 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[lsu.scala 88:58] - node _T_11 = and(_T_10, lsu_lsc_ctl.io.addr_in_dccm_d) @[lsu.scala 88:97] - node _T_12 = bits(io.lsu_dma.dma_lsc_ctl.dma_mem_sz, 1, 1) @[lsu.scala 88:164] - node dma_dccm_wen = and(_T_11, _T_12) @[lsu.scala 88:129] - node _T_13 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[lsu.scala 89:58] - node dma_pic_wen = and(_T_13, lsu_lsc_ctl.io.addr_in_pic_d) @[lsu.scala 89:97] - node _T_14 = bits(io.lsu_dma.dma_lsc_ctl.dma_mem_addr, 2, 0) @[lsu.scala 90:100] + node lsu_raw_fwd_lo_m = orr(stbuf.io.stbuf_fwdbyteen_lo_m) @[lsu.scala 80:56] + node lsu_raw_fwd_hi_m = orr(stbuf.io.stbuf_fwdbyteen_hi_m) @[lsu.scala 81:56] + node _T = or(stbuf.io.lsu_stbuf_full_any, bus_intf.io.lsu_bus_buffer_full_any) @[lsu.scala 84:57] + node _T_1 = or(_T, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 84:95] + io.lsu_store_stall_any <= _T_1 @[lsu.scala 84:26] + node _T_2 = or(bus_intf.io.lsu_bus_buffer_full_any, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 85:64] + io.lsu_load_stall_any <= _T_2 @[lsu.scala 85:25] + io.lsu_fastint_stall_any <= dccm_ctl.io.ld_single_ecc_error_r @[lsu.scala 86:28] + node _T_3 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu.scala 91:58] + node _T_4 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_3) @[lsu.scala 91:56] + node _T_5 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[lsu.scala 91:126] + node _T_6 = and(_T_4, _T_5) @[lsu.scala 91:93] + node ldst_nodma_mtor = and(_T_6, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 91:158] + node _T_7 = or(io.dec_lsu_valid_raw_d, ldst_nodma_mtor) @[lsu.scala 92:53] + node _T_8 = or(_T_7, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 92:71] + node _T_9 = eq(_T_8, UInt<1>("h00")) @[lsu.scala 92:28] + io.lsu_dma.dccm_ready <= _T_9 @[lsu.scala 92:25] + node _T_10 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[lsu.scala 93:58] + node _T_11 = and(_T_10, lsu_lsc_ctl.io.addr_in_dccm_d) @[lsu.scala 93:97] + node _T_12 = bits(io.lsu_dma.dma_lsc_ctl.dma_mem_sz, 1, 1) @[lsu.scala 93:164] + node dma_dccm_wen = and(_T_11, _T_12) @[lsu.scala 93:129] + node _T_13 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[lsu.scala 94:58] + node dma_pic_wen = and(_T_13, lsu_lsc_ctl.io.addr_in_pic_d) @[lsu.scala 94:97] + node _T_14 = bits(io.lsu_dma.dma_lsc_ctl.dma_mem_addr, 2, 0) @[lsu.scala 95:100] node _T_15 = cat(_T_14, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_16 = dshr(io.lsu_dma.dma_lsc_ctl.dma_mem_wdata, _T_15) @[lsu.scala 90:58] - dma_dccm_wdata <= _T_16 @[lsu.scala 90:18] - node _T_17 = bits(dma_dccm_wdata, 63, 32) @[lsu.scala 91:38] - dma_dccm_wdata_hi <= _T_17 @[lsu.scala 91:21] - node _T_18 = bits(dma_dccm_wdata, 31, 0) @[lsu.scala 92:38] - dma_dccm_wdata_lo <= _T_18 @[lsu.scala 92:21] - node _T_19 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu.scala 101:58] - node _T_20 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_19) @[lsu.scala 101:56] - node _T_21 = eq(lsu_lsc_ctl.io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu.scala 101:130] - node _T_22 = and(lsu_lsc_ctl.io.lsu_pkt_r.valid, _T_21) @[lsu.scala 101:128] - node _T_23 = or(_T_20, _T_22) @[lsu.scala 101:94] - node _T_24 = eq(_T_23, UInt<1>("h00")) @[lsu.scala 101:22] - node _T_25 = and(_T_24, bus_intf.io.lsu_bus_buffer_empty_any) @[lsu.scala 101:167] - io.lsu_idle_any <= _T_25 @[lsu.scala 101:19] - node _T_26 = or(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_r.valid) @[lsu.scala 102:52] - node _T_27 = or(_T_26, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 102:85] - node _T_28 = eq(bus_intf.io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu.scala 102:127] - node _T_29 = or(_T_27, _T_28) @[lsu.scala 102:125] - io.lsu_active <= _T_29 @[lsu.scala 102:17] - node _T_30 = and(lsu_lsc_ctl.io.lsu_pkt_r.valid, lsu_lsc_ctl.io.lsu_pkt_r.bits.store) @[lsu.scala 104:61] - node _T_31 = and(_T_30, lsu_lsc_ctl.io.addr_in_dccm_r) @[lsu.scala 104:99] - node _T_32 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[lsu.scala 104:133] - node _T_33 = and(_T_31, _T_32) @[lsu.scala 104:131] - node _T_34 = eq(lsu_lsc_ctl.io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu.scala 104:145] - node _T_35 = or(lsu_lsc_ctl.io.lsu_pkt_r.bits.by, lsu_lsc_ctl.io.lsu_pkt_r.bits.half) @[lsu.scala 104:217] - node _T_36 = eq(ecc.io.lsu_double_ecc_error_r, UInt<1>("h00")) @[lsu.scala 104:257] - node _T_37 = and(_T_35, _T_36) @[lsu.scala 104:255] - node _T_38 = or(_T_34, _T_37) @[lsu.scala 104:180] - node store_stbuf_reqvld_r = and(_T_33, _T_38) @[lsu.scala 104:142] - node _T_39 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 106:90] - node _T_40 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_39) @[lsu.scala 106:52] - node _T_41 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[lsu.scala 106:162] - node lsu_cmpen_m = and(_T_40, _T_41) @[lsu.scala 106:129] - node _T_42 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 108:92] - node _T_43 = and(_T_42, lsu_lsc_ctl.io.addr_external_m) @[lsu.scala 108:131] - node _T_44 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_43) @[lsu.scala 108:53] - node _T_45 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[lsu.scala 108:167] - node _T_46 = and(_T_44, _T_45) @[lsu.scala 108:165] - node _T_47 = eq(lsu_lsc_ctl.io.lsu_exc_m, UInt<1>("h00")) @[lsu.scala 108:181] - node _T_48 = and(_T_46, _T_47) @[lsu.scala 108:179] - node _T_49 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int, UInt<1>("h00")) @[lsu.scala 108:209] - node lsu_busreq_m = and(_T_48, _T_49) @[lsu.scala 108:207] - node _T_50 = bits(lsu_lsc_ctl.io.lsu_addr_d, 2, 2) @[lsu.scala 110:47] - node _T_51 = bits(lsu_lsc_ctl.io.end_addr_d, 2, 2) @[lsu.scala 110:80] - node ldst_dual_d = neq(_T_50, _T_51) @[lsu.scala 110:51] - node _T_52 = bits(lsu_lsc_ctl.io.lsu_addr_m, 2, 2) @[lsu.scala 111:47] - node _T_53 = bits(lsu_lsc_ctl.io.end_addr_m, 2, 2) @[lsu.scala 111:80] - node ldst_dual_m = neq(_T_52, _T_53) @[lsu.scala 111:51] - node _T_54 = bits(lsu_lsc_ctl.io.lsu_addr_r, 2, 2) @[lsu.scala 112:47] - node _T_55 = bits(lsu_lsc_ctl.io.end_addr_r, 2, 2) @[lsu.scala 112:80] - node ldst_dual_r = neq(_T_54, _T_55) @[lsu.scala 112:51] - node _T_56 = bits(lsu_lsc_ctl.io.lsu_addr_m, 0, 0) @[lsu.scala 114:127] - node _T_57 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.half, _T_56) @[lsu.scala 114:100] - node _T_58 = bits(lsu_lsc_ctl.io.lsu_addr_m, 1, 0) @[lsu.scala 114:197] - node _T_59 = orr(_T_58) @[lsu.scala 114:203] - node _T_60 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.word, _T_59) @[lsu.scala 114:170] - node _T_61 = or(_T_57, _T_60) @[lsu.scala 114:132] - node _T_62 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_61) @[lsu.scala 114:61] - io.lsu_pmu_misaligned_m <= _T_62 @[lsu.scala 114:27] - node _T_63 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_m.bits.load) @[lsu.scala 115:73] - node _T_64 = and(_T_63, lsu_lsc_ctl.io.addr_external_m) @[lsu.scala 115:110] - io.lsu_tlu.lsu_pmu_load_external_m <= _T_64 @[lsu.scala 115:39] - node _T_65 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 116:73] - node _T_66 = and(_T_65, lsu_lsc_ctl.io.addr_external_m) @[lsu.scala 116:111] - io.lsu_tlu.lsu_pmu_store_external_m <= _T_66 @[lsu.scala 116:39] - lsu_lsc_ctl.io.clk_override <= io.clk_override @[lsu.scala 120:46] - lsu_lsc_ctl.io.lsu_c1_m_clk <= clkdomain.io.lsu_c1_m_clk @[lsu.scala 121:46] - lsu_lsc_ctl.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[lsu.scala 122:46] - lsu_lsc_ctl.io.lsu_c2_m_clk <= clkdomain.io.lsu_c2_m_clk @[lsu.scala 123:46] - lsu_lsc_ctl.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 124:46] - lsu_lsc_ctl.io.lsu_store_c1_m_clk <= clkdomain.io.lsu_store_c1_m_clk @[lsu.scala 125:46] - lsu_lsc_ctl.io.lsu_ld_data_r <= dccm_ctl.io.lsu_ld_data_r @[lsu.scala 126:46] - lsu_lsc_ctl.io.lsu_ld_data_corr_r <= dccm_ctl.io.lsu_ld_data_corr_r @[lsu.scala 127:46] - lsu_lsc_ctl.io.lsu_single_ecc_error_r <= ecc.io.lsu_single_ecc_error_r @[lsu.scala 128:46] - lsu_lsc_ctl.io.lsu_double_ecc_error_r <= ecc.io.lsu_double_ecc_error_r @[lsu.scala 129:46] - lsu_lsc_ctl.io.lsu_ld_data_m <= dccm_ctl.io.lsu_ld_data_m @[lsu.scala 130:46] - lsu_lsc_ctl.io.lsu_single_ecc_error_m <= ecc.io.lsu_single_ecc_error_m @[lsu.scala 131:46] - lsu_lsc_ctl.io.lsu_double_ecc_error_m <= ecc.io.lsu_double_ecc_error_m @[lsu.scala 132:46] - lsu_lsc_ctl.io.flush_m_up <= io.dec_tlu_flush_lower_r @[lsu.scala 133:46] - lsu_lsc_ctl.io.flush_r <= io.dec_tlu_i0_kill_writeb_r @[lsu.scala 134:46] - lsu_lsc_ctl.io.ldst_dual_d <= ldst_dual_d @[lsu.scala 135:46] - lsu_lsc_ctl.io.ldst_dual_m <= ldst_dual_m @[lsu.scala 136:46] - lsu_lsc_ctl.io.ldst_dual_r <= ldst_dual_r @[lsu.scala 137:46] - lsu_lsc_ctl.io.lsu_exu.exu_lsu_rs2_d <= io.lsu_exu.exu_lsu_rs2_d @[lsu.scala 138:46] - lsu_lsc_ctl.io.lsu_exu.exu_lsu_rs1_d <= io.lsu_exu.exu_lsu_rs1_d @[lsu.scala 138:46] - lsu_lsc_ctl.io.lsu_p.bits.store_data_bypass_m <= io.lsu_p.bits.store_data_bypass_m @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.load_ldst_bypass_d <= io.lsu_p.bits.load_ldst_bypass_d @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.store_data_bypass_d <= io.lsu_p.bits.store_data_bypass_d @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.dma <= io.lsu_p.bits.dma @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.unsign <= io.lsu_p.bits.unsign @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.store <= io.lsu_p.bits.store @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.load <= io.lsu_p.bits.load @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.dword <= io.lsu_p.bits.dword @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.word <= io.lsu_p.bits.word @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.half <= io.lsu_p.bits.half @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.by <= io.lsu_p.bits.by @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.bits.fast_int <= io.lsu_p.bits.fast_int @[lsu.scala 139:46] - lsu_lsc_ctl.io.lsu_p.valid <= io.lsu_p.valid @[lsu.scala 139:46] - lsu_lsc_ctl.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[lsu.scala 140:46] - lsu_lsc_ctl.io.dec_lsu_offset_d <= io.dec_lsu_offset_d @[lsu.scala 141:46] - lsu_lsc_ctl.io.picm_mask_data_m <= dccm_ctl.io.picm_mask_data_m @[lsu.scala 142:46] - lsu_lsc_ctl.io.bus_read_data_m <= bus_intf.io.bus_read_data_m @[lsu.scala 143:46] - lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[lsu.scala 144:38] - lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_write <= io.lsu_dma.dma_lsc_ctl.dma_mem_write @[lsu.scala 144:38] - lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_sz <= io.lsu_dma.dma_lsc_ctl.dma_mem_sz @[lsu.scala 144:38] - lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[lsu.scala 144:38] - lsu_lsc_ctl.io.dma_lsc_ctl.dma_dccm_req <= io.lsu_dma.dma_lsc_ctl.dma_dccm_req @[lsu.scala 144:38] - lsu_lsc_ctl.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[lsu.scala 145:46] - lsu_lsc_ctl.io.scan_mode <= io.scan_mode @[lsu.scala 146:46] - io.lsu_single_ecc_error_incr <= lsu_lsc_ctl.io.lsu_single_ecc_error_incr @[lsu.scala 149:49] - io.lsu_error_pkt_r.bits.addr <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.addr @[lsu.scala 150:49] - io.lsu_error_pkt_r.bits.mscause <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.mscause @[lsu.scala 150:49] - io.lsu_error_pkt_r.bits.exc_type <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.exc_type @[lsu.scala 150:49] - io.lsu_error_pkt_r.bits.inst_type <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.inst_type @[lsu.scala 150:49] - io.lsu_error_pkt_r.bits.single_ecc_error <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.single_ecc_error @[lsu.scala 150:49] - io.lsu_error_pkt_r.valid <= lsu_lsc_ctl.io.lsu_error_pkt_r.valid @[lsu.scala 150:49] - io.lsu_fir_addr <= lsu_lsc_ctl.io.lsu_fir_addr @[lsu.scala 151:49] - io.lsu_fir_error <= lsu_lsc_ctl.io.lsu_fir_error @[lsu.scala 152:49] - dccm_ctl.io.clk_override <= io.clk_override @[lsu.scala 155:46] - dccm_ctl.io.ldst_dual_m <= ldst_dual_m @[lsu.scala 156:46] - dccm_ctl.io.ldst_dual_r <= ldst_dual_r @[lsu.scala 157:46] - dccm_ctl.io.lsu_c2_m_clk <= clkdomain.io.lsu_c2_m_clk @[lsu.scala 158:46] - dccm_ctl.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 159:46] - dccm_ctl.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[lsu.scala 160:46] - dccm_ctl.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[lsu.scala 161:46] - dccm_ctl.io.lsu_store_c1_r_clk <= clkdomain.io.lsu_store_c1_r_clk @[lsu.scala 162:46] - dccm_ctl.io.lsu_pkt_d.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_m @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_d @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dma @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_d.bits.unsign @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.store <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.load <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dword @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.word <= lsu_lsc_ctl.io.lsu_pkt_d.bits.word @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.half <= lsu_lsc_ctl.io.lsu_pkt_d.bits.half @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.by <= lsu_lsc_ctl.io.lsu_pkt_d.bits.by @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_d.bits.fast_int @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_d.valid <= lsu_lsc_ctl.io.lsu_pkt_d.valid @[lsu.scala 163:46] - dccm_ctl.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 164:46] - dccm_ctl.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 165:46] - dccm_ctl.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 165:46] - dccm_ctl.io.addr_in_dccm_d <= lsu_lsc_ctl.io.addr_in_dccm_d @[lsu.scala 166:46] - dccm_ctl.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[lsu.scala 167:46] - dccm_ctl.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[lsu.scala 168:46] - dccm_ctl.io.addr_in_pic_d <= lsu_lsc_ctl.io.addr_in_pic_d @[lsu.scala 169:46] - dccm_ctl.io.addr_in_pic_m <= lsu_lsc_ctl.io.addr_in_pic_m @[lsu.scala 170:46] - dccm_ctl.io.addr_in_pic_r <= lsu_lsc_ctl.io.addr_in_pic_r @[lsu.scala 171:46] - dccm_ctl.io.lsu_raw_fwd_lo_r <= lsu_raw_fwd_lo_r @[lsu.scala 172:46] - dccm_ctl.io.lsu_raw_fwd_hi_r <= lsu_raw_fwd_hi_r @[lsu.scala 173:46] - dccm_ctl.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[lsu.scala 174:46] - dccm_ctl.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[lsu.scala 175:46] - dccm_ctl.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 176:46] - dccm_ctl.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[lsu.scala 177:46] - dccm_ctl.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[lsu.scala 178:46] - dccm_ctl.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[lsu.scala 179:46] - dccm_ctl.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[lsu.scala 180:46] - dccm_ctl.io.stbuf_reqvld_any <= stbuf.io.stbuf_reqvld_any @[lsu.scala 181:46] - dccm_ctl.io.stbuf_addr_any <= stbuf.io.stbuf_addr_any @[lsu.scala 182:46] - dccm_ctl.io.stbuf_data_any <= stbuf.io.stbuf_data_any @[lsu.scala 183:46] - dccm_ctl.io.stbuf_ecc_any <= ecc.io.stbuf_ecc_any @[lsu.scala 184:46] - dccm_ctl.io.stbuf_fwddata_hi_m <= stbuf.io.stbuf_fwddata_hi_m @[lsu.scala 185:46] - dccm_ctl.io.stbuf_fwddata_lo_m <= stbuf.io.stbuf_fwddata_lo_m @[lsu.scala 186:46] - dccm_ctl.io.stbuf_fwdbyteen_lo_m <= stbuf.io.stbuf_fwdbyteen_lo_m @[lsu.scala 187:46] - dccm_ctl.io.stbuf_fwdbyteen_hi_m <= stbuf.io.stbuf_fwdbyteen_hi_m @[lsu.scala 188:46] - dccm_ctl.io.lsu_double_ecc_error_r <= ecc.io.lsu_double_ecc_error_r @[lsu.scala 189:46] - dccm_ctl.io.single_ecc_error_hi_r <= ecc.io.single_ecc_error_hi_r @[lsu.scala 190:46] - dccm_ctl.io.single_ecc_error_lo_r <= ecc.io.single_ecc_error_lo_r @[lsu.scala 191:46] - dccm_ctl.io.sec_data_hi_r <= ecc.io.sec_data_hi_r @[lsu.scala 192:46] - dccm_ctl.io.sec_data_lo_r <= ecc.io.sec_data_lo_r @[lsu.scala 193:46] - dccm_ctl.io.sec_data_hi_r_ff <= ecc.io.sec_data_hi_r_ff @[lsu.scala 194:46] - dccm_ctl.io.sec_data_lo_r_ff <= ecc.io.sec_data_lo_r_ff @[lsu.scala 195:46] - dccm_ctl.io.sec_data_ecc_hi_r_ff <= ecc.io.sec_data_ecc_hi_r_ff @[lsu.scala 196:46] - dccm_ctl.io.sec_data_ecc_lo_r_ff <= ecc.io.sec_data_ecc_lo_r_ff @[lsu.scala 197:46] - dccm_ctl.io.lsu_double_ecc_error_m <= ecc.io.lsu_double_ecc_error_m @[lsu.scala 198:46] - dccm_ctl.io.sec_data_hi_m <= ecc.io.sec_data_hi_m @[lsu.scala 199:46] - dccm_ctl.io.sec_data_lo_m <= ecc.io.sec_data_lo_m @[lsu.scala 200:46] - dccm_ctl.io.store_data_m <= lsu_lsc_ctl.io.store_data_m @[lsu.scala 201:46] - dccm_ctl.io.dma_dccm_wen <= dma_dccm_wen @[lsu.scala 202:46] - dccm_ctl.io.dma_pic_wen <= dma_pic_wen @[lsu.scala 203:46] - dccm_ctl.io.dma_mem_tag_m <= dma_mem_tag_m @[lsu.scala 204:46] - dccm_ctl.io.dma_dccm_wdata_lo <= dma_dccm_wdata_lo @[lsu.scala 205:46] - dccm_ctl.io.dma_dccm_wdata_hi <= dma_dccm_wdata_hi @[lsu.scala 206:46] - dccm_ctl.io.dma_dccm_wdata_ecc_hi <= ecc.io.dma_dccm_wdata_ecc_hi @[lsu.scala 207:46] - dccm_ctl.io.dma_dccm_wdata_ecc_lo <= ecc.io.dma_dccm_wdata_ecc_lo @[lsu.scala 208:46] - dccm_ctl.io.scan_mode <= io.scan_mode @[lsu.scala 209:46] - io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_rdata @[lsu.scala 211:27] - io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_rtag @[lsu.scala 211:27] - io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_ecc_error @[lsu.scala 211:27] - io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_rvalid @[lsu.scala 211:27] - dccm_ctl.io.dma_dccm_ctl.dma_mem_wdata <= io.lsu_dma.dma_dccm_ctl.dma_mem_wdata @[lsu.scala 211:27] - dccm_ctl.io.dma_dccm_ctl.dma_mem_addr <= io.lsu_dma.dma_dccm_ctl.dma_mem_addr @[lsu.scala 211:27] - dccm_ctl.io.dccm.rd_data_hi <= io.dccm.rd_data_hi @[lsu.scala 212:11] - dccm_ctl.io.dccm.rd_data_lo <= io.dccm.rd_data_lo @[lsu.scala 212:11] - io.dccm.wr_data_hi <= dccm_ctl.io.dccm.wr_data_hi @[lsu.scala 212:11] - io.dccm.wr_data_lo <= dccm_ctl.io.dccm.wr_data_lo @[lsu.scala 212:11] - io.dccm.rd_addr_hi <= dccm_ctl.io.dccm.rd_addr_hi @[lsu.scala 212:11] - io.dccm.rd_addr_lo <= dccm_ctl.io.dccm.rd_addr_lo @[lsu.scala 212:11] - io.dccm.wr_addr_hi <= dccm_ctl.io.dccm.wr_addr_hi @[lsu.scala 212:11] - io.dccm.wr_addr_lo <= dccm_ctl.io.dccm.wr_addr_lo @[lsu.scala 212:11] - io.dccm.rden <= dccm_ctl.io.dccm.rden @[lsu.scala 212:11] - io.dccm.wren <= dccm_ctl.io.dccm.wren @[lsu.scala 212:11] - dccm_ctl.io.lsu_pic.picm_rd_data <= io.lsu_pic.picm_rd_data @[lsu.scala 213:14] - io.lsu_pic.picm_wr_data <= dccm_ctl.io.lsu_pic.picm_wr_data @[lsu.scala 213:14] - io.lsu_pic.picm_wraddr <= dccm_ctl.io.lsu_pic.picm_wraddr @[lsu.scala 213:14] - io.lsu_pic.picm_rdaddr <= dccm_ctl.io.lsu_pic.picm_rdaddr @[lsu.scala 213:14] - io.lsu_pic.picm_mken <= dccm_ctl.io.lsu_pic.picm_mken @[lsu.scala 213:14] - io.lsu_pic.picm_rden <= dccm_ctl.io.lsu_pic.picm_rden @[lsu.scala 213:14] - io.lsu_pic.picm_wren <= dccm_ctl.io.lsu_pic.picm_wren @[lsu.scala 213:14] - stbuf.io.ldst_dual_d <= ldst_dual_d @[lsu.scala 216:50] - stbuf.io.ldst_dual_m <= ldst_dual_m @[lsu.scala 217:50] - stbuf.io.ldst_dual_r <= ldst_dual_r @[lsu.scala 218:50] - stbuf.io.lsu_stbuf_c1_clk <= clkdomain.io.lsu_stbuf_c1_clk @[lsu.scala 219:54] - stbuf.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[lsu.scala 220:54] - stbuf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 221:48] - stbuf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 221:48] - stbuf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 222:48] - stbuf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 222:48] - stbuf.io.store_stbuf_reqvld_r <= store_stbuf_reqvld_r @[lsu.scala 223:48] - stbuf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[lsu.scala 224:49] - stbuf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[lsu.scala 225:49] - stbuf.io.store_data_hi_r <= dccm_ctl.io.store_data_hi_r @[lsu.scala 226:62] - stbuf.io.store_data_lo_r <= dccm_ctl.io.store_data_lo_r @[lsu.scala 227:62] - stbuf.io.store_datafn_hi_r <= dccm_ctl.io.store_datafn_hi_r @[lsu.scala 228:49] - stbuf.io.store_datafn_lo_r <= dccm_ctl.io.store_datafn_lo_r @[lsu.scala 229:56] - stbuf.io.lsu_stbuf_commit_any <= dccm_ctl.io.lsu_stbuf_commit_any @[lsu.scala 230:52] - stbuf.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[lsu.scala 231:64] - stbuf.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 232:64] - stbuf.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[lsu.scala 233:64] - stbuf.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[lsu.scala 234:64] - stbuf.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[lsu.scala 235:64] - stbuf.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[lsu.scala 236:64] - stbuf.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[lsu.scala 237:49] - stbuf.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[lsu.scala 238:56] - stbuf.io.lsu_cmpen_m <= lsu_cmpen_m @[lsu.scala 239:54] - stbuf.io.scan_mode <= io.scan_mode @[lsu.scala 240:49] - ecc.io.clk_override <= io.clk_override @[lsu.scala 244:50] - ecc.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 245:52] - ecc.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 246:52] - ecc.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 246:52] - ecc.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 247:52] - ecc.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 247:52] - ecc.io.stbuf_data_any <= stbuf.io.stbuf_data_any @[lsu.scala 248:54] - ecc.io.dec_tlu_core_ecc_disable <= io.dec_tlu_core_ecc_disable @[lsu.scala 249:50] - ecc.io.lsu_dccm_rden_r <= dccm_ctl.io.lsu_dccm_rden_r @[lsu.scala 250:56] - ecc.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[lsu.scala 251:50] - ecc.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[lsu.scala 252:58] - ecc.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[lsu.scala 253:58] - ecc.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 254:58] - ecc.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[lsu.scala 255:58] - ecc.io.dccm_rdata_hi_r <= dccm_ctl.io.dccm_rdata_hi_r @[lsu.scala 256:54] - ecc.io.dccm_rdata_lo_r <= dccm_ctl.io.dccm_rdata_lo_r @[lsu.scala 257:54] - ecc.io.dccm_rdata_hi_m <= dccm_ctl.io.dccm_rdata_hi_m @[lsu.scala 258:54] - ecc.io.dccm_rdata_lo_m <= dccm_ctl.io.dccm_rdata_lo_m @[lsu.scala 259:54] - ecc.io.dccm_data_ecc_hi_r <= dccm_ctl.io.dccm_data_ecc_hi_r @[lsu.scala 260:50] - ecc.io.dccm_data_ecc_lo_r <= dccm_ctl.io.dccm_data_ecc_lo_r @[lsu.scala 261:50] - ecc.io.dccm_data_ecc_hi_m <= dccm_ctl.io.dccm_data_ecc_hi_m @[lsu.scala 262:50] - ecc.io.dccm_data_ecc_lo_m <= dccm_ctl.io.dccm_data_ecc_lo_m @[lsu.scala 263:50] - ecc.io.ld_single_ecc_error_r <= dccm_ctl.io.ld_single_ecc_error_r @[lsu.scala 264:50] - ecc.io.ld_single_ecc_error_r_ff <= dccm_ctl.io.ld_single_ecc_error_r_ff @[lsu.scala 265:50] - ecc.io.lsu_dccm_rden_m <= dccm_ctl.io.lsu_dccm_rden_m @[lsu.scala 266:50] - ecc.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[lsu.scala 267:50] - ecc.io.dma_dccm_wen <= dma_dccm_wen @[lsu.scala 268:50] - ecc.io.dma_dccm_wdata_lo <= dma_dccm_wdata_lo @[lsu.scala 269:50] - ecc.io.dma_dccm_wdata_hi <= dma_dccm_wdata_hi @[lsu.scala 270:50] - ecc.io.scan_mode <= io.scan_mode @[lsu.scala 271:50] - trigger.io.trigger_pkt_any[0].tdata2 <= io.trigger_pkt_any[0].tdata2 @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[0].m <= io.trigger_pkt_any[0].m @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[0].execute <= io.trigger_pkt_any[0].execute @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[0].load <= io.trigger_pkt_any[0].load @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[0].store <= io.trigger_pkt_any[0].store @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[0].match_pkt <= io.trigger_pkt_any[0].match_pkt @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[0].select <= io.trigger_pkt_any[0].select @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[1].tdata2 <= io.trigger_pkt_any[1].tdata2 @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[1].m <= io.trigger_pkt_any[1].m @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[1].execute <= io.trigger_pkt_any[1].execute @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[1].load <= io.trigger_pkt_any[1].load @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[1].store <= io.trigger_pkt_any[1].store @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[1].match_pkt <= io.trigger_pkt_any[1].match_pkt @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[1].select <= io.trigger_pkt_any[1].select @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[2].tdata2 <= io.trigger_pkt_any[2].tdata2 @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[2].m <= io.trigger_pkt_any[2].m @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[2].execute <= io.trigger_pkt_any[2].execute @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[2].load <= io.trigger_pkt_any[2].load @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[2].store <= io.trigger_pkt_any[2].store @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[2].match_pkt <= io.trigger_pkt_any[2].match_pkt @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[2].select <= io.trigger_pkt_any[2].select @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[3].tdata2 <= io.trigger_pkt_any[3].tdata2 @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[3].m <= io.trigger_pkt_any[3].m @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[3].execute <= io.trigger_pkt_any[3].execute @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[3].load <= io.trigger_pkt_any[3].load @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[3].store <= io.trigger_pkt_any[3].store @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[3].match_pkt <= io.trigger_pkt_any[3].match_pkt @[lsu.scala 275:50] - trigger.io.trigger_pkt_any[3].select <= io.trigger_pkt_any[3].select @[lsu.scala 275:50] - trigger.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 276:50] - trigger.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 276:50] - trigger.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 277:50] - trigger.io.store_data_m <= lsu_lsc_ctl.io.store_data_m @[lsu.scala 278:50] - io.lsu_trigger_match_m <= trigger.io.lsu_trigger_match_m @[lsu.scala 280:50] - clkdomain.io.active_clk <= io.active_clk @[lsu.scala 284:50] - clkdomain.io.clk_override <= io.clk_override @[lsu.scala 285:50] - clkdomain.io.dec_tlu_force_halt <= io.dec_tlu_force_halt @[lsu.scala 286:50] - clkdomain.io.dma_dccm_req <= io.lsu_dma.dma_lsc_ctl.dma_dccm_req @[lsu.scala 287:50] - clkdomain.io.ldst_stbuf_reqvld_r <= stbuf.io.ldst_stbuf_reqvld_r @[lsu.scala 288:50] - clkdomain.io.stbuf_reqvld_any <= stbuf.io.stbuf_reqvld_any @[lsu.scala 289:50] - clkdomain.io.stbuf_reqvld_flushed_any <= stbuf.io.stbuf_reqvld_flushed_any @[lsu.scala 290:50] - clkdomain.io.lsu_busreq_r <= bus_intf.io.lsu_busreq_r @[lsu.scala 291:50] - clkdomain.io.lsu_bus_buffer_pend_any <= bus_intf.io.lsu_bus_buffer_pend_any @[lsu.scala 292:50] - clkdomain.io.lsu_bus_buffer_empty_any <= bus_intf.io.lsu_bus_buffer_empty_any @[lsu.scala 293:50] - clkdomain.io.lsu_stbuf_empty_any <= stbuf.io.lsu_stbuf_empty_any @[lsu.scala 294:50] - clkdomain.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[lsu.scala 295:50] - clkdomain.io.lsu_p.bits.store_data_bypass_m <= io.lsu_p.bits.store_data_bypass_m @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.load_ldst_bypass_d <= io.lsu_p.bits.load_ldst_bypass_d @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.store_data_bypass_d <= io.lsu_p.bits.store_data_bypass_d @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.dma <= io.lsu_p.bits.dma @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.unsign <= io.lsu_p.bits.unsign @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.store <= io.lsu_p.bits.store @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.load <= io.lsu_p.bits.load @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.dword <= io.lsu_p.bits.dword @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.word <= io.lsu_p.bits.word @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.half <= io.lsu_p.bits.half @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.by <= io.lsu_p.bits.by @[lsu.scala 296:50] - clkdomain.io.lsu_p.bits.fast_int <= io.lsu_p.bits.fast_int @[lsu.scala 296:50] - clkdomain.io.lsu_p.valid <= io.lsu_p.valid @[lsu.scala 296:50] - clkdomain.io.lsu_pkt_d.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_m @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_d @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dma @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_d.bits.unsign @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.store <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.load <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dword @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.word <= lsu_lsc_ctl.io.lsu_pkt_d.bits.word @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.half <= lsu_lsc_ctl.io.lsu_pkt_d.bits.half @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.by <= lsu_lsc_ctl.io.lsu_pkt_d.bits.by @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_d.bits.fast_int @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_d.valid <= lsu_lsc_ctl.io.lsu_pkt_d.valid @[lsu.scala 297:50] - clkdomain.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 298:50] - clkdomain.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 299:50] - clkdomain.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 299:50] - clkdomain.io.scan_mode <= io.scan_mode @[lsu.scala 300:50] - bus_intf.io.scan_mode <= io.scan_mode @[lsu.scala 304:49] - io.lsu_dec.tlu_busbuff.lsu_imprecise_error_addr_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_addr_any @[lsu.scala 305:26] - io.lsu_dec.tlu_busbuff.lsu_imprecise_error_store_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_store_any @[lsu.scala 305:26] - io.lsu_dec.tlu_busbuff.lsu_imprecise_error_load_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_load_any @[lsu.scala 305:26] - bus_intf.io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_sideeffect_posted_disable @[lsu.scala 305:26] - bus_intf.io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_wb_coalescing_disable @[lsu.scala 305:26] - bus_intf.io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_external_ldfwd_disable @[lsu.scala 305:26] - io.lsu_dec.tlu_busbuff.lsu_pmu_bus_busy <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_busy @[lsu.scala 305:26] - io.lsu_dec.tlu_busbuff.lsu_pmu_bus_error <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_error @[lsu.scala 305:26] - io.lsu_dec.tlu_busbuff.lsu_pmu_bus_misaligned <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_misaligned @[lsu.scala 305:26] - io.lsu_dec.tlu_busbuff.lsu_pmu_bus_trxn <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_trxn @[lsu.scala 305:26] - bus_intf.io.clk_override <= io.clk_override @[lsu.scala 306:49] - bus_intf.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[lsu.scala 307:49] - bus_intf.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 308:49] - bus_intf.io.lsu_busm_clken <= lsu_busm_clken @[lsu.scala 309:49] - bus_intf.io.lsu_bus_obuf_c1_clken <= lsu_bus_obuf_c1_clken @[lsu.scala 310:49] - bus_intf.io.lsu_bus_ibuf_c1_clk <= clkdomain.io.lsu_bus_ibuf_c1_clk @[lsu.scala 311:49] - bus_intf.io.lsu_bus_obuf_c1_clk <= clkdomain.io.lsu_bus_obuf_c1_clk @[lsu.scala 312:49] - bus_intf.io.lsu_bus_buf_c1_clk <= clkdomain.io.lsu_bus_buf_c1_clk @[lsu.scala 313:49] - bus_intf.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[lsu.scala 314:49] - bus_intf.io.active_clk <= io.active_clk @[lsu.scala 315:49] - bus_intf.io.lsu_busm_clk <= clkdomain.io.lsu_busm_clk @[lsu.scala 316:49] - bus_intf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[lsu.scala 317:49] - bus_intf.io.lsu_busreq_m <= lsu_busreq_m @[lsu.scala 318:49] - bus_intf.io.ldst_dual_d <= ldst_dual_d @[lsu.scala 319:49] - bus_intf.io.ldst_dual_m <= ldst_dual_m @[lsu.scala 320:49] - bus_intf.io.ldst_dual_r <= ldst_dual_r @[lsu.scala 321:49] - bus_intf.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 322:49] - bus_intf.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[lsu.scala 323:49] - bus_intf.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[lsu.scala 324:49] - bus_intf.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[lsu.scala 325:49] - bus_intf.io.store_data_r <= dccm_ctl.io.store_data_r @[lsu.scala 326:49] - bus_intf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 327:49] - bus_intf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 328:49] - bus_intf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 328:49] - bus_intf.io.dec_tlu_force_halt <= io.dec_tlu_force_halt @[lsu.scala 329:49] - bus_intf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[lsu.scala 330:49] - bus_intf.io.is_sideeffects_m <= lsu_lsc_ctl.io.is_sideeffects_m @[lsu.scala 331:49] - bus_intf.io.flush_m_up <= io.dec_tlu_flush_lower_r @[lsu.scala 332:49] - bus_intf.io.flush_r <= io.dec_tlu_i0_kill_writeb_r @[lsu.scala 333:49] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data @[lsu.scala 335:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_tag <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_tag @[lsu.scala 335:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_error <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_error @[lsu.scala 335:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_valid <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_valid @[lsu.scala 335:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_tag_r @[lsu.scala 335:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_r @[lsu.scala 335:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_tag_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_tag_m @[lsu.scala 335:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_valid_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_valid_m @[lsu.scala 335:27] - bus_intf.io.axi.r.bits.last <= io.axi.r.bits.last @[lsu.scala 336:49] - bus_intf.io.axi.r.bits.resp <= io.axi.r.bits.resp @[lsu.scala 336:49] - bus_intf.io.axi.r.bits.data <= io.axi.r.bits.data @[lsu.scala 336:49] - bus_intf.io.axi.r.bits.id <= io.axi.r.bits.id @[lsu.scala 336:49] - bus_intf.io.axi.r.valid <= io.axi.r.valid @[lsu.scala 336:49] - io.axi.r.ready <= bus_intf.io.axi.r.ready @[lsu.scala 336:49] - io.axi.ar.bits.qos <= bus_intf.io.axi.ar.bits.qos @[lsu.scala 336:49] - io.axi.ar.bits.prot <= bus_intf.io.axi.ar.bits.prot @[lsu.scala 336:49] - io.axi.ar.bits.cache <= bus_intf.io.axi.ar.bits.cache @[lsu.scala 336:49] - io.axi.ar.bits.lock <= bus_intf.io.axi.ar.bits.lock @[lsu.scala 336:49] - io.axi.ar.bits.burst <= bus_intf.io.axi.ar.bits.burst @[lsu.scala 336:49] - io.axi.ar.bits.size <= bus_intf.io.axi.ar.bits.size @[lsu.scala 336:49] - io.axi.ar.bits.len <= bus_intf.io.axi.ar.bits.len @[lsu.scala 336:49] - io.axi.ar.bits.region <= bus_intf.io.axi.ar.bits.region @[lsu.scala 336:49] - io.axi.ar.bits.addr <= bus_intf.io.axi.ar.bits.addr @[lsu.scala 336:49] - io.axi.ar.bits.id <= bus_intf.io.axi.ar.bits.id @[lsu.scala 336:49] - io.axi.ar.valid <= bus_intf.io.axi.ar.valid @[lsu.scala 336:49] - bus_intf.io.axi.ar.ready <= io.axi.ar.ready @[lsu.scala 336:49] - bus_intf.io.axi.b.bits.id <= io.axi.b.bits.id @[lsu.scala 336:49] - bus_intf.io.axi.b.bits.resp <= io.axi.b.bits.resp @[lsu.scala 336:49] - bus_intf.io.axi.b.valid <= io.axi.b.valid @[lsu.scala 336:49] - io.axi.b.ready <= bus_intf.io.axi.b.ready @[lsu.scala 336:49] - io.axi.w.bits.last <= bus_intf.io.axi.w.bits.last @[lsu.scala 336:49] - io.axi.w.bits.strb <= bus_intf.io.axi.w.bits.strb @[lsu.scala 336:49] - io.axi.w.bits.data <= bus_intf.io.axi.w.bits.data @[lsu.scala 336:49] - io.axi.w.valid <= bus_intf.io.axi.w.valid @[lsu.scala 336:49] - bus_intf.io.axi.w.ready <= io.axi.w.ready @[lsu.scala 336:49] - io.axi.aw.bits.qos <= bus_intf.io.axi.aw.bits.qos @[lsu.scala 336:49] - io.axi.aw.bits.prot <= bus_intf.io.axi.aw.bits.prot @[lsu.scala 336:49] - io.axi.aw.bits.cache <= bus_intf.io.axi.aw.bits.cache @[lsu.scala 336:49] - io.axi.aw.bits.lock <= bus_intf.io.axi.aw.bits.lock @[lsu.scala 336:49] - io.axi.aw.bits.burst <= bus_intf.io.axi.aw.bits.burst @[lsu.scala 336:49] - io.axi.aw.bits.size <= bus_intf.io.axi.aw.bits.size @[lsu.scala 336:49] - io.axi.aw.bits.len <= bus_intf.io.axi.aw.bits.len @[lsu.scala 336:49] - io.axi.aw.bits.region <= bus_intf.io.axi.aw.bits.region @[lsu.scala 336:49] - io.axi.aw.bits.addr <= bus_intf.io.axi.aw.bits.addr @[lsu.scala 336:49] - io.axi.aw.bits.id <= bus_intf.io.axi.aw.bits.id @[lsu.scala 336:49] - io.axi.aw.valid <= bus_intf.io.axi.aw.valid @[lsu.scala 336:49] - bus_intf.io.axi.aw.ready <= io.axi.aw.ready @[lsu.scala 336:49] - bus_intf.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[lsu.scala 337:49] - reg _T_67 : UInt, clkdomain.io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu.scala 339:67] - _T_67 <= io.lsu_dma.dma_mem_tag @[lsu.scala 339:67] - dma_mem_tag_m <= _T_67 @[lsu.scala 339:57] - reg _T_68 : UInt<1>, clkdomain.io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu.scala 340:67] - _T_68 <= lsu_raw_fwd_hi_m @[lsu.scala 340:67] - lsu_raw_fwd_hi_r <= _T_68 @[lsu.scala 340:57] - reg _T_69 : UInt<1>, clkdomain.io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu.scala 341:67] - _T_69 <= lsu_raw_fwd_lo_m @[lsu.scala 341:67] - lsu_raw_fwd_lo_r <= _T_69 @[lsu.scala 341:57] + node _T_16 = dshr(io.lsu_dma.dma_lsc_ctl.dma_mem_wdata, _T_15) @[lsu.scala 95:58] + dma_dccm_wdata <= _T_16 @[lsu.scala 95:18] + node _T_17 = bits(dma_dccm_wdata, 63, 32) @[lsu.scala 96:38] + dma_dccm_wdata_hi <= _T_17 @[lsu.scala 96:21] + node _T_18 = bits(dma_dccm_wdata, 31, 0) @[lsu.scala 97:38] + dma_dccm_wdata_lo <= _T_18 @[lsu.scala 97:21] + node _T_19 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu.scala 106:58] + node _T_20 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_19) @[lsu.scala 106:56] + node _T_21 = eq(lsu_lsc_ctl.io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu.scala 106:130] + node _T_22 = and(lsu_lsc_ctl.io.lsu_pkt_r.valid, _T_21) @[lsu.scala 106:128] + node _T_23 = or(_T_20, _T_22) @[lsu.scala 106:94] + node _T_24 = eq(_T_23, UInt<1>("h00")) @[lsu.scala 106:22] + node _T_25 = and(_T_24, bus_intf.io.lsu_bus_buffer_empty_any) @[lsu.scala 106:167] + io.lsu_idle_any <= _T_25 @[lsu.scala 106:19] + node _T_26 = or(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_r.valid) @[lsu.scala 107:52] + node _T_27 = or(_T_26, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 107:85] + node _T_28 = eq(bus_intf.io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu.scala 107:127] + node _T_29 = or(_T_27, _T_28) @[lsu.scala 107:125] + io.lsu_active <= _T_29 @[lsu.scala 107:17] + node _T_30 = and(lsu_lsc_ctl.io.lsu_pkt_r.valid, lsu_lsc_ctl.io.lsu_pkt_r.bits.store) @[lsu.scala 109:61] + node _T_31 = and(_T_30, lsu_lsc_ctl.io.addr_in_dccm_r) @[lsu.scala 109:99] + node _T_32 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[lsu.scala 109:133] + node _T_33 = and(_T_31, _T_32) @[lsu.scala 109:131] + node _T_34 = eq(lsu_lsc_ctl.io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu.scala 109:145] + node _T_35 = or(lsu_lsc_ctl.io.lsu_pkt_r.bits.by, lsu_lsc_ctl.io.lsu_pkt_r.bits.half) @[lsu.scala 109:217] + node _T_36 = eq(ecc.io.lsu_double_ecc_error_r, UInt<1>("h00")) @[lsu.scala 109:257] + node _T_37 = and(_T_35, _T_36) @[lsu.scala 109:255] + node _T_38 = or(_T_34, _T_37) @[lsu.scala 109:180] + node store_stbuf_reqvld_r = and(_T_33, _T_38) @[lsu.scala 109:142] + node _T_39 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 111:90] + node _T_40 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_39) @[lsu.scala 111:52] + node _T_41 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[lsu.scala 111:162] + node lsu_cmpen_m = and(_T_40, _T_41) @[lsu.scala 111:129] + node _T_42 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 113:92] + node _T_43 = and(_T_42, lsu_lsc_ctl.io.addr_external_m) @[lsu.scala 113:131] + node _T_44 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_43) @[lsu.scala 113:53] + node _T_45 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[lsu.scala 113:167] + node _T_46 = and(_T_44, _T_45) @[lsu.scala 113:165] + node _T_47 = eq(lsu_lsc_ctl.io.lsu_exc_m, UInt<1>("h00")) @[lsu.scala 113:181] + node _T_48 = and(_T_46, _T_47) @[lsu.scala 113:179] + node _T_49 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int, UInt<1>("h00")) @[lsu.scala 113:209] + node lsu_busreq_m = and(_T_48, _T_49) @[lsu.scala 113:207] + node _T_50 = bits(lsu_addr_d, 2, 2) @[lsu.scala 115:32] + node _T_51 = bits(end_addr_d, 2, 2) @[lsu.scala 115:50] + node ldst_dual_d = neq(_T_50, _T_51) @[lsu.scala 115:36] + node _T_52 = bits(lsu_addr_m, 2, 2) @[lsu.scala 116:32] + node _T_53 = bits(end_addr_m, 2, 2) @[lsu.scala 116:50] + node ldst_dual_m = neq(_T_52, _T_53) @[lsu.scala 116:36] + node _T_54 = bits(lsu_addr_r, 2, 2) @[lsu.scala 117:32] + node _T_55 = bits(end_addr_r, 2, 2) @[lsu.scala 117:50] + node ldst_dual_r = neq(_T_54, _T_55) @[lsu.scala 117:36] + node _T_56 = bits(lsu_lsc_ctl.io.lsu_addr_m, 0, 0) @[lsu.scala 119:127] + node _T_57 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.half, _T_56) @[lsu.scala 119:100] + node _T_58 = bits(lsu_lsc_ctl.io.lsu_addr_m, 1, 0) @[lsu.scala 119:197] + node _T_59 = orr(_T_58) @[lsu.scala 119:203] + node _T_60 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.word, _T_59) @[lsu.scala 119:170] + node _T_61 = or(_T_57, _T_60) @[lsu.scala 119:132] + node _T_62 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_61) @[lsu.scala 119:61] + io.lsu_pmu_misaligned_m <= _T_62 @[lsu.scala 119:27] + node _T_63 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_m.bits.load) @[lsu.scala 120:73] + node _T_64 = and(_T_63, lsu_lsc_ctl.io.addr_external_m) @[lsu.scala 120:110] + io.lsu_tlu.lsu_pmu_load_external_m <= _T_64 @[lsu.scala 120:39] + node _T_65 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 121:73] + node _T_66 = and(_T_65, lsu_lsc_ctl.io.addr_external_m) @[lsu.scala 121:111] + io.lsu_tlu.lsu_pmu_store_external_m <= _T_66 @[lsu.scala 121:39] + lsu_lsc_ctl.io.clk_override <= io.clk_override @[lsu.scala 125:46] + lsu_lsc_ctl.io.lsu_c1_m_clk <= clkdomain.io.lsu_c1_m_clk @[lsu.scala 126:46] + lsu_lsc_ctl.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[lsu.scala 127:46] + lsu_lsc_ctl.io.lsu_c2_m_clk <= clkdomain.io.lsu_c2_m_clk @[lsu.scala 128:46] + lsu_lsc_ctl.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 129:46] + lsu_lsc_ctl.io.lsu_store_c1_m_clk <= clkdomain.io.lsu_store_c1_m_clk @[lsu.scala 130:46] + lsu_lsc_ctl.io.lsu_ld_data_r <= dccm_ctl.io.lsu_ld_data_r @[lsu.scala 131:46] + lsu_lsc_ctl.io.lsu_ld_data_corr_r <= dccm_ctl.io.lsu_ld_data_corr_r @[lsu.scala 132:46] + lsu_lsc_ctl.io.lsu_single_ecc_error_r <= ecc.io.lsu_single_ecc_error_r @[lsu.scala 133:46] + lsu_lsc_ctl.io.lsu_double_ecc_error_r <= ecc.io.lsu_double_ecc_error_r @[lsu.scala 134:46] + lsu_lsc_ctl.io.lsu_ld_data_m <= dccm_ctl.io.lsu_ld_data_m @[lsu.scala 135:46] + lsu_lsc_ctl.io.lsu_single_ecc_error_m <= ecc.io.lsu_single_ecc_error_m @[lsu.scala 136:46] + lsu_lsc_ctl.io.lsu_double_ecc_error_m <= ecc.io.lsu_double_ecc_error_m @[lsu.scala 137:46] + lsu_lsc_ctl.io.flush_m_up <= io.dec_tlu_flush_lower_r @[lsu.scala 138:46] + lsu_lsc_ctl.io.flush_r <= io.dec_tlu_i0_kill_writeb_r @[lsu.scala 139:46] + lsu_lsc_ctl.io.ldst_dual_d <= ldst_dual_d @[lsu.scala 140:46] + lsu_lsc_ctl.io.ldst_dual_m <= ldst_dual_m @[lsu.scala 141:46] + lsu_lsc_ctl.io.ldst_dual_r <= ldst_dual_r @[lsu.scala 142:46] + lsu_lsc_ctl.io.lsu_exu.exu_lsu_rs2_d <= io.lsu_exu.exu_lsu_rs2_d @[lsu.scala 143:46] + lsu_lsc_ctl.io.lsu_exu.exu_lsu_rs1_d <= io.lsu_exu.exu_lsu_rs1_d @[lsu.scala 143:46] + lsu_lsc_ctl.io.lsu_p.bits.store_data_bypass_m <= io.lsu_p.bits.store_data_bypass_m @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.load_ldst_bypass_d <= io.lsu_p.bits.load_ldst_bypass_d @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.store_data_bypass_d <= io.lsu_p.bits.store_data_bypass_d @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.dma <= io.lsu_p.bits.dma @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.unsign <= io.lsu_p.bits.unsign @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.store <= io.lsu_p.bits.store @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.load <= io.lsu_p.bits.load @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.dword <= io.lsu_p.bits.dword @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.word <= io.lsu_p.bits.word @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.half <= io.lsu_p.bits.half @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.by <= io.lsu_p.bits.by @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.stack <= io.lsu_p.bits.stack @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.bits.fast_int <= io.lsu_p.bits.fast_int @[lsu.scala 144:46] + lsu_lsc_ctl.io.lsu_p.valid <= io.lsu_p.valid @[lsu.scala 144:46] + lsu_lsc_ctl.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[lsu.scala 145:46] + lsu_lsc_ctl.io.dec_lsu_offset_d <= io.dec_lsu_offset_d @[lsu.scala 146:46] + lsu_lsc_ctl.io.picm_mask_data_m <= dccm_ctl.io.picm_mask_data_m @[lsu.scala 147:46] + lsu_lsc_ctl.io.bus_read_data_m <= bus_intf.io.bus_read_data_m @[lsu.scala 148:46] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[lsu.scala 149:46] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_write <= io.lsu_dma.dma_lsc_ctl.dma_mem_write @[lsu.scala 149:46] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_sz <= io.lsu_dma.dma_lsc_ctl.dma_mem_sz @[lsu.scala 149:46] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[lsu.scala 149:46] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_dccm_req <= io.lsu_dma.dma_lsc_ctl.dma_dccm_req @[lsu.scala 149:46] + lsu_lsc_ctl.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[lsu.scala 150:46] + lsu_lsc_ctl.io.scan_mode <= io.scan_mode @[lsu.scala 151:46] + lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[lsu.scala 153:14] + lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 154:14] + lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[lsu.scala 155:14] + end_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[lsu.scala 156:14] + end_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 157:14] + end_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[lsu.scala 158:14] + io.lsu_single_ecc_error_incr <= lsu_lsc_ctl.io.lsu_single_ecc_error_incr @[lsu.scala 159:49] + io.lsu_error_pkt_r.bits.addr <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.addr @[lsu.scala 160:49] + io.lsu_error_pkt_r.bits.mscause <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.mscause @[lsu.scala 160:49] + io.lsu_error_pkt_r.bits.exc_type <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.exc_type @[lsu.scala 160:49] + io.lsu_error_pkt_r.bits.inst_type <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.inst_type @[lsu.scala 160:49] + io.lsu_error_pkt_r.bits.single_ecc_error <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.single_ecc_error @[lsu.scala 160:49] + io.lsu_error_pkt_r.valid <= lsu_lsc_ctl.io.lsu_error_pkt_r.valid @[lsu.scala 160:49] + io.lsu_fir_addr <= lsu_lsc_ctl.io.lsu_fir_addr @[lsu.scala 161:49] + io.lsu_fir_error <= lsu_lsc_ctl.io.lsu_fir_error @[lsu.scala 162:49] + dccm_ctl.io.clk_override <= io.clk_override @[lsu.scala 165:46] + dccm_ctl.io.ldst_dual_m <= ldst_dual_m @[lsu.scala 166:46] + dccm_ctl.io.ldst_dual_r <= ldst_dual_r @[lsu.scala 167:46] + dccm_ctl.io.lsu_c2_m_clk <= clkdomain.io.lsu_c2_m_clk @[lsu.scala 168:46] + dccm_ctl.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 169:46] + dccm_ctl.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[lsu.scala 170:46] + dccm_ctl.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[lsu.scala 171:46] + dccm_ctl.io.lsu_store_c1_r_clk <= clkdomain.io.lsu_store_c1_r_clk @[lsu.scala 172:46] + dccm_ctl.io.lsu_pkt_d.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_m @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_d @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dma @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_d.bits.unsign @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.store <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.load <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dword @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.word <= lsu_lsc_ctl.io.lsu_pkt_d.bits.word @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.half <= lsu_lsc_ctl.io.lsu_pkt_d.bits.half @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.by <= lsu_lsc_ctl.io.lsu_pkt_d.bits.by @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_d.bits.stack @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_d.bits.fast_int @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_d.valid <= lsu_lsc_ctl.io.lsu_pkt_d.valid @[lsu.scala 173:46] + dccm_ctl.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_m.bits.stack @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 174:46] + dccm_ctl.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_r.bits.stack @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 175:46] + dccm_ctl.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 175:46] + dccm_ctl.io.addr_in_dccm_d <= lsu_lsc_ctl.io.addr_in_dccm_d @[lsu.scala 176:46] + dccm_ctl.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[lsu.scala 177:46] + dccm_ctl.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[lsu.scala 178:46] + dccm_ctl.io.addr_in_pic_d <= lsu_lsc_ctl.io.addr_in_pic_d @[lsu.scala 179:46] + dccm_ctl.io.addr_in_pic_m <= lsu_lsc_ctl.io.addr_in_pic_m @[lsu.scala 180:46] + dccm_ctl.io.addr_in_pic_r <= lsu_lsc_ctl.io.addr_in_pic_r @[lsu.scala 181:46] + dccm_ctl.io.lsu_raw_fwd_lo_r <= lsu_raw_fwd_lo_r @[lsu.scala 182:46] + dccm_ctl.io.lsu_raw_fwd_hi_r <= lsu_raw_fwd_hi_r @[lsu.scala 183:46] + dccm_ctl.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[lsu.scala 184:46] + dccm_ctl.io.lsu_addr_d <= lsu_addr_d @[lsu.scala 185:46] + node _T_67 = bits(lsu_addr_m, 15, 0) @[lsu.scala 186:59] + dccm_ctl.io.lsu_addr_m <= _T_67 @[lsu.scala 186:46] + dccm_ctl.io.lsu_addr_r <= lsu_addr_r @[lsu.scala 187:46] + node _T_68 = bits(end_addr_d, 15, 0) @[lsu.scala 188:59] + dccm_ctl.io.end_addr_d <= _T_68 @[lsu.scala 188:46] + node _T_69 = bits(end_addr_m, 15, 0) @[lsu.scala 189:59] + dccm_ctl.io.end_addr_m <= _T_69 @[lsu.scala 189:46] + node _T_70 = bits(end_addr_r, 15, 0) @[lsu.scala 190:59] + dccm_ctl.io.end_addr_r <= _T_70 @[lsu.scala 190:46] + dccm_ctl.io.stbuf_reqvld_any <= stbuf.io.stbuf_reqvld_any @[lsu.scala 191:46] + dccm_ctl.io.stbuf_addr_any <= stbuf.io.stbuf_addr_any @[lsu.scala 192:46] + dccm_ctl.io.stbuf_data_any <= stbuf.io.stbuf_data_any @[lsu.scala 193:46] + dccm_ctl.io.stbuf_ecc_any <= ecc.io.stbuf_ecc_any @[lsu.scala 194:46] + dccm_ctl.io.stbuf_fwddata_hi_m <= stbuf.io.stbuf_fwddata_hi_m @[lsu.scala 195:46] + dccm_ctl.io.stbuf_fwddata_lo_m <= stbuf.io.stbuf_fwddata_lo_m @[lsu.scala 196:46] + dccm_ctl.io.stbuf_fwdbyteen_lo_m <= stbuf.io.stbuf_fwdbyteen_lo_m @[lsu.scala 197:46] + dccm_ctl.io.stbuf_fwdbyteen_hi_m <= stbuf.io.stbuf_fwdbyteen_hi_m @[lsu.scala 198:46] + dccm_ctl.io.lsu_double_ecc_error_r <= ecc.io.lsu_double_ecc_error_r @[lsu.scala 199:46] + dccm_ctl.io.single_ecc_error_hi_r <= ecc.io.single_ecc_error_hi_r @[lsu.scala 200:46] + dccm_ctl.io.single_ecc_error_lo_r <= ecc.io.single_ecc_error_lo_r @[lsu.scala 201:46] + dccm_ctl.io.sec_data_hi_r <= ecc.io.sec_data_hi_r @[lsu.scala 202:46] + dccm_ctl.io.sec_data_lo_r <= ecc.io.sec_data_lo_r @[lsu.scala 203:46] + dccm_ctl.io.sec_data_hi_r_ff <= ecc.io.sec_data_hi_r_ff @[lsu.scala 204:46] + dccm_ctl.io.sec_data_lo_r_ff <= ecc.io.sec_data_lo_r_ff @[lsu.scala 205:46] + dccm_ctl.io.sec_data_ecc_hi_r_ff <= ecc.io.sec_data_ecc_hi_r_ff @[lsu.scala 206:46] + dccm_ctl.io.sec_data_ecc_lo_r_ff <= ecc.io.sec_data_ecc_lo_r_ff @[lsu.scala 207:46] + dccm_ctl.io.lsu_double_ecc_error_m <= ecc.io.lsu_double_ecc_error_m @[lsu.scala 208:46] + dccm_ctl.io.sec_data_hi_m <= ecc.io.sec_data_hi_m @[lsu.scala 209:46] + dccm_ctl.io.sec_data_lo_m <= ecc.io.sec_data_lo_m @[lsu.scala 210:46] + dccm_ctl.io.store_data_m <= lsu_lsc_ctl.io.store_data_m @[lsu.scala 211:46] + dccm_ctl.io.dma_dccm_wen <= dma_dccm_wen @[lsu.scala 212:46] + dccm_ctl.io.dma_pic_wen <= dma_pic_wen @[lsu.scala 213:46] + dccm_ctl.io.dma_mem_tag_m <= dma_mem_tag_m @[lsu.scala 214:46] + dccm_ctl.io.dma_dccm_wdata_lo <= dma_dccm_wdata_lo @[lsu.scala 215:46] + dccm_ctl.io.dma_dccm_wdata_hi <= dma_dccm_wdata_hi @[lsu.scala 216:46] + dccm_ctl.io.dma_dccm_wdata_ecc_hi <= ecc.io.dma_dccm_wdata_ecc_hi @[lsu.scala 217:46] + dccm_ctl.io.dma_dccm_wdata_ecc_lo <= ecc.io.dma_dccm_wdata_ecc_lo @[lsu.scala 218:46] + dccm_ctl.io.scan_mode <= io.scan_mode @[lsu.scala 219:46] + io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_rdata @[lsu.scala 221:27] + io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_rtag @[lsu.scala 221:27] + io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_ecc_error @[lsu.scala 221:27] + io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_rvalid @[lsu.scala 221:27] + dccm_ctl.io.dma_dccm_ctl.dma_mem_wdata <= io.lsu_dma.dma_dccm_ctl.dma_mem_wdata @[lsu.scala 221:27] + dccm_ctl.io.dma_dccm_ctl.dma_mem_addr <= io.lsu_dma.dma_dccm_ctl.dma_mem_addr @[lsu.scala 221:27] + dccm_ctl.io.dccm.rd_data_hi <= io.dccm.rd_data_hi @[lsu.scala 222:11] + dccm_ctl.io.dccm.rd_data_lo <= io.dccm.rd_data_lo @[lsu.scala 222:11] + io.dccm.wr_data_hi <= dccm_ctl.io.dccm.wr_data_hi @[lsu.scala 222:11] + io.dccm.wr_data_lo <= dccm_ctl.io.dccm.wr_data_lo @[lsu.scala 222:11] + io.dccm.rd_addr_hi <= dccm_ctl.io.dccm.rd_addr_hi @[lsu.scala 222:11] + io.dccm.rd_addr_lo <= dccm_ctl.io.dccm.rd_addr_lo @[lsu.scala 222:11] + io.dccm.wr_addr_hi <= dccm_ctl.io.dccm.wr_addr_hi @[lsu.scala 222:11] + io.dccm.wr_addr_lo <= dccm_ctl.io.dccm.wr_addr_lo @[lsu.scala 222:11] + io.dccm.rden <= dccm_ctl.io.dccm.rden @[lsu.scala 222:11] + io.dccm.wren <= dccm_ctl.io.dccm.wren @[lsu.scala 222:11] + dccm_ctl.io.lsu_pic.picm_rd_data <= io.lsu_pic.picm_rd_data @[lsu.scala 223:14] + io.lsu_pic.picm_wr_data <= dccm_ctl.io.lsu_pic.picm_wr_data @[lsu.scala 223:14] + io.lsu_pic.picm_wraddr <= dccm_ctl.io.lsu_pic.picm_wraddr @[lsu.scala 223:14] + io.lsu_pic.picm_rdaddr <= dccm_ctl.io.lsu_pic.picm_rdaddr @[lsu.scala 223:14] + io.lsu_pic.picm_mken <= dccm_ctl.io.lsu_pic.picm_mken @[lsu.scala 223:14] + io.lsu_pic.picm_rden <= dccm_ctl.io.lsu_pic.picm_rden @[lsu.scala 223:14] + io.lsu_pic.picm_wren <= dccm_ctl.io.lsu_pic.picm_wren @[lsu.scala 223:14] + stbuf.io.ldst_dual_d <= ldst_dual_d @[lsu.scala 226:50] + stbuf.io.ldst_dual_m <= ldst_dual_m @[lsu.scala 227:50] + stbuf.io.ldst_dual_r <= ldst_dual_r @[lsu.scala 228:50] + stbuf.io.lsu_stbuf_c1_clk <= clkdomain.io.lsu_stbuf_c1_clk @[lsu.scala 229:54] + stbuf.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[lsu.scala 230:54] + stbuf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_m.bits.stack @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 231:48] + stbuf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 231:48] + stbuf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_r.bits.stack @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 232:48] + stbuf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 232:48] + stbuf.io.store_stbuf_reqvld_r <= store_stbuf_reqvld_r @[lsu.scala 233:48] + stbuf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[lsu.scala 234:49] + stbuf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[lsu.scala 235:49] + stbuf.io.store_data_hi_r <= dccm_ctl.io.store_data_hi_r @[lsu.scala 236:62] + stbuf.io.store_data_lo_r <= dccm_ctl.io.store_data_lo_r @[lsu.scala 237:62] + stbuf.io.store_datafn_hi_r <= dccm_ctl.io.store_datafn_hi_r @[lsu.scala 238:49] + stbuf.io.store_datafn_lo_r <= dccm_ctl.io.store_datafn_lo_r @[lsu.scala 239:56] + stbuf.io.lsu_stbuf_commit_any <= dccm_ctl.io.lsu_stbuf_commit_any @[lsu.scala 240:52] + stbuf.io.lsu_addr_d <= lsu_addr_d @[lsu.scala 241:64] + stbuf.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 242:64] + stbuf.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[lsu.scala 243:64] + stbuf.io.end_addr_d <= end_addr_d @[lsu.scala 244:64] + stbuf.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[lsu.scala 245:64] + stbuf.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[lsu.scala 246:64] + stbuf.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[lsu.scala 247:49] + stbuf.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[lsu.scala 248:56] + stbuf.io.lsu_cmpen_m <= lsu_cmpen_m @[lsu.scala 249:54] + stbuf.io.scan_mode <= io.scan_mode @[lsu.scala 250:49] + ecc.io.clk_override <= io.clk_override @[lsu.scala 254:50] + ecc.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 255:52] + ecc.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_m.bits.stack @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 256:52] + ecc.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 256:52] + ecc.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_r.bits.stack @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 257:52] + ecc.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 257:52] + ecc.io.stbuf_data_any <= stbuf.io.stbuf_data_any @[lsu.scala 258:54] + ecc.io.dec_tlu_core_ecc_disable <= io.dec_tlu_core_ecc_disable @[lsu.scala 259:50] + ecc.io.lsu_dccm_rden_r <= dccm_ctl.io.lsu_dccm_rden_r @[lsu.scala 260:56] + ecc.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[lsu.scala 261:50] + ecc.io.lsu_addr_r <= lsu_addr_r @[lsu.scala 262:58] + ecc.io.end_addr_r <= end_addr_r @[lsu.scala 263:58] + ecc.io.lsu_addr_m <= lsu_addr_m @[lsu.scala 264:58] + ecc.io.end_addr_m <= end_addr_m @[lsu.scala 265:58] + ecc.io.dccm_rdata_hi_r <= dccm_ctl.io.dccm_rdata_hi_r @[lsu.scala 266:54] + ecc.io.dccm_rdata_lo_r <= dccm_ctl.io.dccm_rdata_lo_r @[lsu.scala 267:54] + ecc.io.dccm_rdata_hi_m <= dccm_ctl.io.dccm_rdata_hi_m @[lsu.scala 268:54] + ecc.io.dccm_rdata_lo_m <= dccm_ctl.io.dccm_rdata_lo_m @[lsu.scala 269:54] + ecc.io.dccm_data_ecc_hi_r <= dccm_ctl.io.dccm_data_ecc_hi_r @[lsu.scala 270:50] + ecc.io.dccm_data_ecc_lo_r <= dccm_ctl.io.dccm_data_ecc_lo_r @[lsu.scala 271:50] + ecc.io.dccm_data_ecc_hi_m <= dccm_ctl.io.dccm_data_ecc_hi_m @[lsu.scala 272:50] + ecc.io.dccm_data_ecc_lo_m <= dccm_ctl.io.dccm_data_ecc_lo_m @[lsu.scala 273:50] + ecc.io.ld_single_ecc_error_r <= dccm_ctl.io.ld_single_ecc_error_r @[lsu.scala 274:50] + ecc.io.ld_single_ecc_error_r_ff <= dccm_ctl.io.ld_single_ecc_error_r_ff @[lsu.scala 275:50] + ecc.io.lsu_dccm_rden_m <= dccm_ctl.io.lsu_dccm_rden_m @[lsu.scala 276:50] + ecc.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[lsu.scala 277:50] + ecc.io.dma_dccm_wen <= dma_dccm_wen @[lsu.scala 278:50] + ecc.io.dma_dccm_wdata_lo <= dma_dccm_wdata_lo @[lsu.scala 279:50] + ecc.io.dma_dccm_wdata_hi <= dma_dccm_wdata_hi @[lsu.scala 280:50] + ecc.io.scan_mode <= io.scan_mode @[lsu.scala 281:50] + trigger.io.trigger_pkt_any[0].tdata2 <= io.trigger_pkt_any[0].tdata2 @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[0].m <= io.trigger_pkt_any[0].m @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[0].execute <= io.trigger_pkt_any[0].execute @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[0].load <= io.trigger_pkt_any[0].load @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[0].store <= io.trigger_pkt_any[0].store @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[0].match_pkt <= io.trigger_pkt_any[0].match_pkt @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[0].select <= io.trigger_pkt_any[0].select @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[1].tdata2 <= io.trigger_pkt_any[1].tdata2 @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[1].m <= io.trigger_pkt_any[1].m @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[1].execute <= io.trigger_pkt_any[1].execute @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[1].load <= io.trigger_pkt_any[1].load @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[1].store <= io.trigger_pkt_any[1].store @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[1].match_pkt <= io.trigger_pkt_any[1].match_pkt @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[1].select <= io.trigger_pkt_any[1].select @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[2].tdata2 <= io.trigger_pkt_any[2].tdata2 @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[2].m <= io.trigger_pkt_any[2].m @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[2].execute <= io.trigger_pkt_any[2].execute @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[2].load <= io.trigger_pkt_any[2].load @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[2].store <= io.trigger_pkt_any[2].store @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[2].match_pkt <= io.trigger_pkt_any[2].match_pkt @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[2].select <= io.trigger_pkt_any[2].select @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[3].tdata2 <= io.trigger_pkt_any[3].tdata2 @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[3].m <= io.trigger_pkt_any[3].m @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[3].execute <= io.trigger_pkt_any[3].execute @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[3].load <= io.trigger_pkt_any[3].load @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[3].store <= io.trigger_pkt_any[3].store @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[3].match_pkt <= io.trigger_pkt_any[3].match_pkt @[lsu.scala 285:50] + trigger.io.trigger_pkt_any[3].select <= io.trigger_pkt_any[3].select @[lsu.scala 285:50] + trigger.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_m.bits.stack @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 286:50] + trigger.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 286:50] + trigger.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 287:50] + trigger.io.store_data_m <= lsu_lsc_ctl.io.store_data_m @[lsu.scala 288:50] + io.lsu_trigger_match_m <= trigger.io.lsu_trigger_match_m @[lsu.scala 290:50] + clkdomain.io.active_clk <= io.active_clk @[lsu.scala 294:50] + clkdomain.io.clk_override <= io.clk_override @[lsu.scala 295:50] + clkdomain.io.dec_tlu_force_halt <= io.dec_tlu_force_halt @[lsu.scala 296:50] + clkdomain.io.dma_dccm_req <= io.lsu_dma.dma_lsc_ctl.dma_dccm_req @[lsu.scala 297:50] + clkdomain.io.ldst_stbuf_reqvld_r <= stbuf.io.ldst_stbuf_reqvld_r @[lsu.scala 298:50] + clkdomain.io.stbuf_reqvld_any <= stbuf.io.stbuf_reqvld_any @[lsu.scala 299:50] + clkdomain.io.stbuf_reqvld_flushed_any <= stbuf.io.stbuf_reqvld_flushed_any @[lsu.scala 300:50] + clkdomain.io.lsu_busreq_r <= bus_intf.io.lsu_busreq_r @[lsu.scala 301:50] + clkdomain.io.lsu_bus_buffer_pend_any <= bus_intf.io.lsu_bus_buffer_pend_any @[lsu.scala 302:50] + clkdomain.io.lsu_bus_buffer_empty_any <= bus_intf.io.lsu_bus_buffer_empty_any @[lsu.scala 303:50] + clkdomain.io.lsu_stbuf_empty_any <= stbuf.io.lsu_stbuf_empty_any @[lsu.scala 304:50] + clkdomain.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[lsu.scala 305:50] + clkdomain.io.lsu_p.bits.store_data_bypass_m <= io.lsu_p.bits.store_data_bypass_m @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.load_ldst_bypass_d <= io.lsu_p.bits.load_ldst_bypass_d @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.store_data_bypass_d <= io.lsu_p.bits.store_data_bypass_d @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.dma <= io.lsu_p.bits.dma @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.unsign <= io.lsu_p.bits.unsign @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.store <= io.lsu_p.bits.store @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.load <= io.lsu_p.bits.load @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.dword <= io.lsu_p.bits.dword @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.word <= io.lsu_p.bits.word @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.half <= io.lsu_p.bits.half @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.by <= io.lsu_p.bits.by @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.stack <= io.lsu_p.bits.stack @[lsu.scala 306:50] + clkdomain.io.lsu_p.bits.fast_int <= io.lsu_p.bits.fast_int @[lsu.scala 306:50] + clkdomain.io.lsu_p.valid <= io.lsu_p.valid @[lsu.scala 306:50] + clkdomain.io.lsu_pkt_d.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_m @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_d @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dma @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_d.bits.unsign @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.store <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.load <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dword @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.word <= lsu_lsc_ctl.io.lsu_pkt_d.bits.word @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.half <= lsu_lsc_ctl.io.lsu_pkt_d.bits.half @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.by <= lsu_lsc_ctl.io.lsu_pkt_d.bits.by @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_d.bits.stack @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_d.bits.fast_int @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_d.valid <= lsu_lsc_ctl.io.lsu_pkt_d.valid @[lsu.scala 307:50] + clkdomain.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_m.bits.stack @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 308:50] + clkdomain.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_r.bits.stack @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 309:50] + clkdomain.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 309:50] + clkdomain.io.scan_mode <= io.scan_mode @[lsu.scala 310:50] + bus_intf.io.scan_mode <= io.scan_mode @[lsu.scala 314:49] + io.lsu_dec.tlu_busbuff.lsu_imprecise_error_addr_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_addr_any @[lsu.scala 315:26] + io.lsu_dec.tlu_busbuff.lsu_imprecise_error_store_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_store_any @[lsu.scala 315:26] + io.lsu_dec.tlu_busbuff.lsu_imprecise_error_load_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_load_any @[lsu.scala 315:26] + bus_intf.io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_sideeffect_posted_disable @[lsu.scala 315:26] + bus_intf.io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_wb_coalescing_disable @[lsu.scala 315:26] + bus_intf.io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_external_ldfwd_disable @[lsu.scala 315:26] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_busy <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_busy @[lsu.scala 315:26] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_error <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_error @[lsu.scala 315:26] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_misaligned <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_misaligned @[lsu.scala 315:26] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_trxn <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_trxn @[lsu.scala 315:26] + bus_intf.io.clk_override <= io.clk_override @[lsu.scala 316:49] + bus_intf.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[lsu.scala 317:49] + bus_intf.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 318:49] + bus_intf.io.lsu_busm_clken <= lsu_busm_clken @[lsu.scala 319:49] + bus_intf.io.lsu_bus_obuf_c1_clken <= lsu_bus_obuf_c1_clken @[lsu.scala 320:49] + bus_intf.io.lsu_bus_ibuf_c1_clk <= clkdomain.io.lsu_bus_ibuf_c1_clk @[lsu.scala 321:49] + bus_intf.io.lsu_bus_obuf_c1_clk <= clkdomain.io.lsu_bus_obuf_c1_clk @[lsu.scala 322:49] + bus_intf.io.lsu_bus_buf_c1_clk <= clkdomain.io.lsu_bus_buf_c1_clk @[lsu.scala 323:49] + bus_intf.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[lsu.scala 324:49] + bus_intf.io.active_clk <= io.active_clk @[lsu.scala 325:49] + bus_intf.io.lsu_busm_clk <= clkdomain.io.lsu_busm_clk @[lsu.scala 326:49] + bus_intf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[lsu.scala 327:49] + bus_intf.io.lsu_busreq_m <= lsu_busreq_m @[lsu.scala 328:49] + bus_intf.io.ldst_dual_d <= ldst_dual_d @[lsu.scala 329:49] + bus_intf.io.ldst_dual_m <= ldst_dual_m @[lsu.scala 330:49] + bus_intf.io.ldst_dual_r <= ldst_dual_r @[lsu.scala 331:49] + node _T_71 = and(lsu_lsc_ctl.io.addr_external_m, lsu_lsc_ctl.io.lsu_pkt_m.valid) @[lsu.scala 332:104] + node _T_72 = bits(_T_71, 0, 0) @[Bitwise.scala 72:15] + node _T_73 = mux(_T_72, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_74 = and(lsu_addr_m, _T_73) @[lsu.scala 332:63] + bus_intf.io.lsu_addr_m <= _T_74 @[lsu.scala 332:49] + node _T_75 = bits(lsu_busreq_r, 0, 0) @[Bitwise.scala 72:15] + node _T_76 = mux(_T_75, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_77 = and(lsu_addr_r, _T_76) @[lsu.scala 333:63] + bus_intf.io.lsu_addr_r <= _T_77 @[lsu.scala 333:49] + node _T_78 = and(lsu_lsc_ctl.io.addr_external_m, lsu_lsc_ctl.io.lsu_pkt_m.valid) @[lsu.scala 334:104] + node _T_79 = bits(_T_78, 0, 0) @[Bitwise.scala 72:15] + node _T_80 = mux(_T_79, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_81 = and(end_addr_m, _T_80) @[lsu.scala 334:63] + bus_intf.io.end_addr_m <= _T_81 @[lsu.scala 334:49] + node _T_82 = bits(lsu_busreq_r, 0, 0) @[Bitwise.scala 72:15] + node _T_83 = mux(_T_82, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_84 = and(end_addr_r, _T_83) @[lsu.scala 335:63] + bus_intf.io.end_addr_r <= _T_84 @[lsu.scala 335:49] + node _T_85 = bits(lsu_busreq_r, 0, 0) @[Bitwise.scala 72:15] + node _T_86 = mux(_T_85, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_87 = and(dccm_ctl.io.store_data_r, _T_86) @[lsu.scala 336:77] + bus_intf.io.store_data_r <= _T_87 @[lsu.scala 336:49] + bus_intf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_m.bits.stack @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 337:49] + bus_intf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_r.bits.stack @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 338:49] + bus_intf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 338:49] + bus_intf.io.dec_tlu_force_halt <= io.dec_tlu_force_halt @[lsu.scala 339:49] + bus_intf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[lsu.scala 340:49] + bus_intf.io.is_sideeffects_m <= lsu_lsc_ctl.io.is_sideeffects_m @[lsu.scala 341:49] + bus_intf.io.flush_m_up <= io.dec_tlu_flush_lower_r @[lsu.scala 342:49] + bus_intf.io.flush_r <= io.dec_tlu_i0_kill_writeb_r @[lsu.scala 343:49] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data @[lsu.scala 345:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_tag <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_tag @[lsu.scala 345:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_error <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_error @[lsu.scala 345:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_valid <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_valid @[lsu.scala 345:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_tag_r @[lsu.scala 345:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_r @[lsu.scala 345:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_tag_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_tag_m @[lsu.scala 345:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_valid_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_valid_m @[lsu.scala 345:27] + lsu_busreq_r <= bus_intf.io.lsu_busreq_r @[lsu.scala 346:16] + bus_intf.io.axi.r.bits.last <= io.axi.r.bits.last @[lsu.scala 347:49] + bus_intf.io.axi.r.bits.resp <= io.axi.r.bits.resp @[lsu.scala 347:49] + bus_intf.io.axi.r.bits.data <= io.axi.r.bits.data @[lsu.scala 347:49] + bus_intf.io.axi.r.bits.id <= io.axi.r.bits.id @[lsu.scala 347:49] + bus_intf.io.axi.r.valid <= io.axi.r.valid @[lsu.scala 347:49] + io.axi.r.ready <= bus_intf.io.axi.r.ready @[lsu.scala 347:49] + io.axi.ar.bits.qos <= bus_intf.io.axi.ar.bits.qos @[lsu.scala 347:49] + io.axi.ar.bits.prot <= bus_intf.io.axi.ar.bits.prot @[lsu.scala 347:49] + io.axi.ar.bits.cache <= bus_intf.io.axi.ar.bits.cache @[lsu.scala 347:49] + io.axi.ar.bits.lock <= bus_intf.io.axi.ar.bits.lock @[lsu.scala 347:49] + io.axi.ar.bits.burst <= bus_intf.io.axi.ar.bits.burst @[lsu.scala 347:49] + io.axi.ar.bits.size <= bus_intf.io.axi.ar.bits.size @[lsu.scala 347:49] + io.axi.ar.bits.len <= bus_intf.io.axi.ar.bits.len @[lsu.scala 347:49] + io.axi.ar.bits.region <= bus_intf.io.axi.ar.bits.region @[lsu.scala 347:49] + io.axi.ar.bits.addr <= bus_intf.io.axi.ar.bits.addr @[lsu.scala 347:49] + io.axi.ar.bits.id <= bus_intf.io.axi.ar.bits.id @[lsu.scala 347:49] + io.axi.ar.valid <= bus_intf.io.axi.ar.valid @[lsu.scala 347:49] + bus_intf.io.axi.ar.ready <= io.axi.ar.ready @[lsu.scala 347:49] + bus_intf.io.axi.b.bits.id <= io.axi.b.bits.id @[lsu.scala 347:49] + bus_intf.io.axi.b.bits.resp <= io.axi.b.bits.resp @[lsu.scala 347:49] + bus_intf.io.axi.b.valid <= io.axi.b.valid @[lsu.scala 347:49] + io.axi.b.ready <= bus_intf.io.axi.b.ready @[lsu.scala 347:49] + io.axi.w.bits.last <= bus_intf.io.axi.w.bits.last @[lsu.scala 347:49] + io.axi.w.bits.strb <= bus_intf.io.axi.w.bits.strb @[lsu.scala 347:49] + io.axi.w.bits.data <= bus_intf.io.axi.w.bits.data @[lsu.scala 347:49] + io.axi.w.valid <= bus_intf.io.axi.w.valid @[lsu.scala 347:49] + bus_intf.io.axi.w.ready <= io.axi.w.ready @[lsu.scala 347:49] + io.axi.aw.bits.qos <= bus_intf.io.axi.aw.bits.qos @[lsu.scala 347:49] + io.axi.aw.bits.prot <= bus_intf.io.axi.aw.bits.prot @[lsu.scala 347:49] + io.axi.aw.bits.cache <= bus_intf.io.axi.aw.bits.cache @[lsu.scala 347:49] + io.axi.aw.bits.lock <= bus_intf.io.axi.aw.bits.lock @[lsu.scala 347:49] + io.axi.aw.bits.burst <= bus_intf.io.axi.aw.bits.burst @[lsu.scala 347:49] + io.axi.aw.bits.size <= bus_intf.io.axi.aw.bits.size @[lsu.scala 347:49] + io.axi.aw.bits.len <= bus_intf.io.axi.aw.bits.len @[lsu.scala 347:49] + io.axi.aw.bits.region <= bus_intf.io.axi.aw.bits.region @[lsu.scala 347:49] + io.axi.aw.bits.addr <= bus_intf.io.axi.aw.bits.addr @[lsu.scala 347:49] + io.axi.aw.bits.id <= bus_intf.io.axi.aw.bits.id @[lsu.scala 347:49] + io.axi.aw.valid <= bus_intf.io.axi.aw.valid @[lsu.scala 347:49] + bus_intf.io.axi.aw.ready <= io.axi.aw.ready @[lsu.scala 347:49] + bus_intf.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[lsu.scala 348:49] + reg _T_88 : UInt, clkdomain.io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu.scala 350:67] + _T_88 <= io.lsu_dma.dma_mem_tag @[lsu.scala 350:67] + dma_mem_tag_m <= _T_88 @[lsu.scala 350:57] + reg _T_89 : UInt<1>, clkdomain.io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu.scala 351:67] + _T_89 <= lsu_raw_fwd_hi_m @[lsu.scala 351:67] + lsu_raw_fwd_hi_r <= _T_89 @[lsu.scala 351:57] + reg _T_90 : UInt<1>, clkdomain.io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu.scala 352:67] + _T_90 <= lsu_raw_fwd_lo_m @[lsu.scala 352:67] + lsu_raw_fwd_lo_r <= _T_90 @[lsu.scala 352:57] diff --git a/lsu.v b/lsu.v index 1cea6e1a..0ef0faa3 100644 --- a/lsu.v +++ b/lsu.v @@ -26,13 +26,13 @@ module lsu_addrcheck( `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; `endif // RANDOMIZE_REG_INIT - wire start_addr_in_dccm_region_d = io_start_addr_d[31:28] == 4'hf; // @[lib.scala 356:49] - wire start_addr_in_dccm_d = io_start_addr_d[31:16] == 16'hf004; // @[lib.scala 361:39] - wire end_addr_in_dccm_region_d = io_end_addr_d[31:28] == 4'hf; // @[lib.scala 356:49] - wire end_addr_in_dccm_d = io_end_addr_d[31:16] == 16'hf004; // @[lib.scala 361:39] + wire start_addr_in_dccm_region_d = io_start_addr_d[31:28] == 4'hf; // @[lib.scala 365:49] + wire start_addr_in_dccm_d = io_start_addr_d[31:16] == 16'hf004; // @[lib.scala 370:39] + wire end_addr_in_dccm_region_d = io_end_addr_d[31:28] == 4'hf; // @[lib.scala 365:49] + wire end_addr_in_dccm_d = io_end_addr_d[31:16] == 16'hf004; // @[lib.scala 370:39] wire addr_in_iccm = io_start_addr_d[31:28] == 4'he; // @[lsu_addrcheck.scala 42:45] - wire start_addr_in_pic_d = io_start_addr_d[31:15] == 17'h1e018; // @[lib.scala 361:39] - wire end_addr_in_pic_d = io_end_addr_d[31:15] == 17'h1e018; // @[lib.scala 361:39] + wire start_addr_in_pic_d = io_start_addr_d[31:15] == 17'h1e018; // @[lib.scala 370:39] + wire end_addr_in_pic_d = io_end_addr_d[31:15] == 17'h1e018; // @[lib.scala 370:39] wire start_addr_dccm_or_pic = start_addr_in_dccm_region_d | start_addr_in_dccm_region_d; // @[lsu_addrcheck.scala 54:60] wire _T_17 = io_rs1_region_d == 4'hf; // @[lsu_addrcheck.scala 55:55] wire base_reg_dccm_or_pic = _T_17 | _T_17; // @[lsu_addrcheck.scala 55:91] @@ -186,8 +186,7 @@ endmodule module rvclkhdr( output io_l1clk, input io_clk, - input io_en, - input io_scan_mode + input io_en ); wire clkhdr_Q; // @[lib.scala 334:26] wire clkhdr_CK; // @[lib.scala 334:26] @@ -202,7 +201,7 @@ module rvclkhdr( assign io_l1clk = clkhdr_Q; // @[lib.scala 335:14] assign clkhdr_CK = io_clk; // @[lib.scala 336:18] assign clkhdr_EN = io_en; // @[lib.scala 337:18] - assign clkhdr_SE = io_scan_mode; // @[lib.scala 338:18] + assign clkhdr_SE = 1'h0; // @[lib.scala 338:18] endmodule module lsu_lsc_ctl( input clock, @@ -213,16 +212,15 @@ module lsu_lsc_ctl( input io_lsu_c2_m_clk, input io_lsu_c2_r_clk, input io_lsu_store_c1_m_clk, + input [31:0] io_lsu_ld_data_r, input [31:0] io_lsu_ld_data_corr_r, input io_lsu_single_ecc_error_r, input io_lsu_double_ecc_error_r, - input [31:0] io_lsu_ld_data_m, - input io_lsu_single_ecc_error_m, - input io_lsu_double_ecc_error_m, input io_flush_m_up, input io_flush_r, input io_ldst_dual_d, input io_ldst_dual_m, + input io_ldst_dual_r, input [31:0] io_lsu_exu_exu_lsu_rs1_d, input [31:0] io_lsu_exu_exu_lsu_rs2_d, input io_lsu_p_valid, @@ -301,6 +299,7 @@ module lsu_lsc_ctl( output io_lsu_pkt_m_bits_dma, output io_lsu_pkt_m_bits_store_data_bypass_m, output io_lsu_pkt_r_valid, + output io_lsu_pkt_r_bits_fast_int, output io_lsu_pkt_r_bits_by, output io_lsu_pkt_r_bits_half, output io_lsu_pkt_r_bits_word, @@ -308,8 +307,7 @@ module lsu_lsc_ctl( output io_lsu_pkt_r_bits_load, output io_lsu_pkt_r_bits_store, output io_lsu_pkt_r_bits_unsign, - output io_lsu_pkt_r_bits_dma, - input io_scan_mode + output io_lsu_pkt_r_bits_dma ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; @@ -356,226 +354,213 @@ module lsu_lsc_ctl( reg [31:0] _RAND_41; reg [31:0] _RAND_42; reg [31:0] _RAND_43; + reg [31:0] _RAND_44; `endif // RANDOMIZE_REG_INIT - wire addrcheck_reset; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_lsu_c2_m_clk; // @[lsu_lsc_ctl.scala 118:25] - wire [31:0] addrcheck_io_start_addr_d; // @[lsu_lsc_ctl.scala 118:25] - wire [31:0] addrcheck_io_end_addr_d; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_lsu_pkt_d_valid; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_lsu_pkt_d_bits_fast_int; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_lsu_pkt_d_bits_by; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_lsu_pkt_d_bits_half; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_lsu_pkt_d_bits_word; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_lsu_pkt_d_bits_load; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_lsu_pkt_d_bits_store; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_lsu_pkt_d_bits_dma; // @[lsu_lsc_ctl.scala 118:25] - wire [31:0] addrcheck_io_dec_tlu_mrac_ff; // @[lsu_lsc_ctl.scala 118:25] - wire [3:0] addrcheck_io_rs1_region_d; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_is_sideeffects_m; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_addr_in_dccm_d; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_addr_in_pic_d; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_addr_external_d; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_access_fault_d; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_misaligned_fault_d; // @[lsu_lsc_ctl.scala 118:25] - wire [3:0] addrcheck_io_exc_mscause_d; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_fir_dccm_access_error_d; // @[lsu_lsc_ctl.scala 118:25] - wire addrcheck_io_fir_nondccm_access_error_d; // @[lsu_lsc_ctl.scala 118:25] - wire rvclkhdr_io_l1clk; // @[lib.scala 378:23] - wire rvclkhdr_io_clk; // @[lib.scala 378:23] - wire rvclkhdr_io_en; // @[lib.scala 378:23] - wire rvclkhdr_io_scan_mode; // @[lib.scala 378:23] - wire rvclkhdr_1_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_en; // @[lib.scala 368:23] - wire rvclkhdr_1_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_2_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_en; // @[lib.scala 368:23] - wire rvclkhdr_2_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_3_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_en; // @[lib.scala 368:23] - wire rvclkhdr_3_io_scan_mode; // @[lib.scala 368:23] - wire [31:0] lsu_rs1_d = io_dec_lsu_valid_raw_d ? io_lsu_exu_exu_lsu_rs1_d : io_dma_lsc_ctl_dma_mem_addr; // @[lsu_lsc_ctl.scala 100:28] - wire [11:0] _T_3 = io_dec_lsu_valid_raw_d ? 12'hfff : 12'h0; // @[Bitwise.scala 72:12] - wire [11:0] lsu_offset_d = io_dec_lsu_offset_d & _T_3; // @[lsu_lsc_ctl.scala 101:51] - wire [31:0] rs1_d = io_lsu_pkt_d_bits_load_ldst_bypass_d ? io_lsu_result_m : lsu_rs1_d; // @[lsu_lsc_ctl.scala 104:28] - wire [12:0] _T_6 = {1'h0,rs1_d[11:0]}; // @[Cat.scala 29:58] - wire [12:0] _T_8 = {1'h0,lsu_offset_d}; // @[Cat.scala 29:58] - wire [12:0] _T_10 = _T_6 + _T_8; // @[lib.scala 92:39] - wire _T_13 = lsu_offset_d[11] ^ _T_10[12]; // @[lib.scala 93:46] - wire _T_14 = ~_T_13; // @[lib.scala 93:33] - wire [19:0] _T_16 = _T_14 ? 20'hfffff : 20'h0; // @[Bitwise.scala 72:12] - wire [19:0] _T_18 = _T_16 & rs1_d[31:12]; // @[lib.scala 93:58] - wire _T_20 = ~lsu_offset_d[11]; // @[lib.scala 94:18] - wire _T_22 = _T_20 & _T_10[12]; // @[lib.scala 94:30] - wire [19:0] _T_24 = _T_22 ? 20'hfffff : 20'h0; // @[Bitwise.scala 72:12] - wire [19:0] _T_27 = rs1_d[31:12] + 20'h1; // @[lib.scala 94:54] - wire [19:0] _T_28 = _T_24 & _T_27; // @[lib.scala 94:41] - wire [19:0] _T_29 = _T_18 | _T_28; // @[lib.scala 93:72] - wire _T_32 = ~_T_10[12]; // @[lib.scala 95:31] - wire _T_33 = lsu_offset_d[11] & _T_32; // @[lib.scala 95:29] - wire [19:0] _T_35 = _T_33 ? 20'hfffff : 20'h0; // @[Bitwise.scala 72:12] - wire [19:0] _T_38 = rs1_d[31:12] - 20'h1; // @[lib.scala 95:54] - wire [19:0] _T_39 = _T_35 & _T_38; // @[lib.scala 95:41] - wire [19:0] _T_40 = _T_29 | _T_39; // @[lib.scala 94:61] - wire [2:0] _T_43 = io_lsu_pkt_d_bits_half ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire [2:0] _T_44 = _T_43 & 3'h1; // @[lsu_lsc_ctl.scala 109:58] - wire [2:0] _T_46 = io_lsu_pkt_d_bits_word ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire [2:0] _T_47 = _T_46 & 3'h3; // @[lsu_lsc_ctl.scala 110:40] - wire [2:0] _T_48 = _T_44 | _T_47; // @[lsu_lsc_ctl.scala 109:70] - wire [2:0] _T_50 = io_lsu_pkt_d_bits_dword ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire [2:0] addr_offset_d = _T_48 | _T_50; // @[lsu_lsc_ctl.scala 110:52] - wire [12:0] _T_54 = {lsu_offset_d[11],lsu_offset_d}; // @[Cat.scala 29:58] - wire [11:0] _T_57 = {9'h0,addr_offset_d}; // @[Cat.scala 29:58] - wire [12:0] _GEN_0 = {{1'd0}, _T_57}; // @[lsu_lsc_ctl.scala 113:60] - wire [12:0] end_addr_offset_d = _T_54 + _GEN_0; // @[lsu_lsc_ctl.scala 113:60] - wire [18:0] _T_62 = end_addr_offset_d[12] ? 19'h7ffff : 19'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_64 = {_T_62,end_addr_offset_d}; // @[Cat.scala 29:58] - reg access_fault_m; // @[lsu_lsc_ctl.scala 149:75] - reg misaligned_fault_m; // @[lsu_lsc_ctl.scala 150:75] - reg [3:0] exc_mscause_m; // @[lsu_lsc_ctl.scala 151:75] - reg fir_dccm_access_error_m; // @[lsu_lsc_ctl.scala 152:75] - reg fir_nondccm_access_error_m; // @[lsu_lsc_ctl.scala 153:75] - wire _T_69 = access_fault_m | misaligned_fault_m; // @[lsu_lsc_ctl.scala 155:34] - wire _T_70 = ~io_lsu_double_ecc_error_r; // @[lsu_lsc_ctl.scala 156:64] - wire _T_71 = io_lsu_single_ecc_error_r & _T_70; // @[lsu_lsc_ctl.scala 156:62] - wire _T_72 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[lsu_lsc_ctl.scala 156:111] - wire _T_73 = _T_71 & _T_72; // @[lsu_lsc_ctl.scala 156:92] - wire _T_76 = _T_69 | io_lsu_double_ecc_error_m; // @[lsu_lsc_ctl.scala 178:67] - wire _T_77 = _T_76 & io_lsu_pkt_m_valid; // @[lsu_lsc_ctl.scala 178:96] - wire _T_78 = ~io_lsu_pkt_m_bits_dma; // @[lsu_lsc_ctl.scala 178:119] - wire _T_79 = _T_77 & _T_78; // @[lsu_lsc_ctl.scala 178:117] - wire _T_80 = ~io_lsu_pkt_m_bits_fast_int; // @[lsu_lsc_ctl.scala 178:144] - wire _T_81 = _T_79 & _T_80; // @[lsu_lsc_ctl.scala 178:142] - wire _T_82 = ~io_flush_m_up; // @[lsu_lsc_ctl.scala 178:174] - wire lsu_error_pkt_m_valid = _T_81 & _T_82; // @[lsu_lsc_ctl.scala 178:172] - wire _T_84 = ~lsu_error_pkt_m_valid; // @[lsu_lsc_ctl.scala 179:75] - wire _T_85 = io_lsu_single_ecc_error_m & _T_84; // @[lsu_lsc_ctl.scala 179:73] - wire lsu_error_pkt_m_bits_single_ecc_error = _T_85 & _T_78; // @[lsu_lsc_ctl.scala 179:99] - wire lsu_error_pkt_m_bits_exc_type = ~misaligned_fault_m; // @[lsu_lsc_ctl.scala 181:46] - wire _T_90 = io_lsu_double_ecc_error_m & lsu_error_pkt_m_bits_exc_type; // @[lsu_lsc_ctl.scala 182:78] - wire _T_91 = ~access_fault_m; // @[lsu_lsc_ctl.scala 182:102] - wire _T_92 = _T_90 & _T_91; // @[lsu_lsc_ctl.scala 182:100] - wire _T_99 = io_lsu_pkt_m_bits_fast_int & io_lsu_double_ecc_error_m; // @[lsu_lsc_ctl.scala 184:166] - wire _T_104 = lsu_error_pkt_m_valid | lsu_error_pkt_m_bits_single_ecc_error; // @[lsu_lsc_ctl.scala 185:73] - reg _T_109_bits_inst_type; // @[lib.scala 384:16] - reg _T_109_bits_exc_type; // @[lib.scala 384:16] - reg [3:0] _T_109_bits_mscause; // @[lib.scala 384:16] - reg [31:0] _T_109_bits_addr; // @[lib.scala 384:16] - reg _T_110; // @[lsu_lsc_ctl.scala 186:83] - reg _T_111; // @[lsu_lsc_ctl.scala 187:67] - reg [1:0] _T_112; // @[lsu_lsc_ctl.scala 188:48] + wire addrcheck_reset; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_lsu_c2_m_clk; // @[lsu_lsc_ctl.scala 117:25] + wire [31:0] addrcheck_io_start_addr_d; // @[lsu_lsc_ctl.scala 117:25] + wire [31:0] addrcheck_io_end_addr_d; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_lsu_pkt_d_valid; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_lsu_pkt_d_bits_fast_int; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_lsu_pkt_d_bits_by; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_lsu_pkt_d_bits_half; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_lsu_pkt_d_bits_word; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_lsu_pkt_d_bits_load; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_lsu_pkt_d_bits_store; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_lsu_pkt_d_bits_dma; // @[lsu_lsc_ctl.scala 117:25] + wire [31:0] addrcheck_io_dec_tlu_mrac_ff; // @[lsu_lsc_ctl.scala 117:25] + wire [3:0] addrcheck_io_rs1_region_d; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_is_sideeffects_m; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_addr_in_dccm_d; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_addr_in_pic_d; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_addr_external_d; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_access_fault_d; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_misaligned_fault_d; // @[lsu_lsc_ctl.scala 117:25] + wire [3:0] addrcheck_io_exc_mscause_d; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_fir_dccm_access_error_d; // @[lsu_lsc_ctl.scala 117:25] + wire addrcheck_io_fir_nondccm_access_error_d; // @[lsu_lsc_ctl.scala 117:25] + wire rvclkhdr_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_io_en; // @[lib.scala 390:23] + wire rvclkhdr_1_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_en; // @[lib.scala 390:23] + wire rvclkhdr_2_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_en; // @[lib.scala 390:23] + wire [31:0] lsu_rs1_d = io_dec_lsu_valid_raw_d ? io_lsu_exu_exu_lsu_rs1_d : io_dma_lsc_ctl_dma_mem_addr; // @[lsu_lsc_ctl.scala 99:28] + wire [11:0] _T_4 = io_dec_lsu_valid_raw_d ? 12'hfff : 12'h0; // @[Bitwise.scala 72:12] + wire [11:0] lsu_offset_d = io_dec_lsu_offset_d & _T_4; // @[lsu_lsc_ctl.scala 100:51] + wire [31:0] rs1_d = io_lsu_pkt_d_bits_load_ldst_bypass_d ? io_lsu_result_m : lsu_rs1_d; // @[lsu_lsc_ctl.scala 103:28] + wire [12:0] _T_7 = {1'h0,rs1_d[11:0]}; // @[Cat.scala 29:58] + wire [12:0] _T_9 = {1'h0,lsu_offset_d}; // @[Cat.scala 29:58] + wire [12:0] _T_11 = _T_7 + _T_9; // @[lib.scala 92:39] + wire _T_14 = lsu_offset_d[11] ^ _T_11[12]; // @[lib.scala 93:46] + wire _T_15 = ~_T_14; // @[lib.scala 93:33] + wire [19:0] _T_17 = _T_15 ? 20'hfffff : 20'h0; // @[Bitwise.scala 72:12] + wire [19:0] _T_19 = _T_17 & rs1_d[31:12]; // @[lib.scala 93:58] + wire _T_21 = ~lsu_offset_d[11]; // @[lib.scala 94:18] + wire _T_23 = _T_21 & _T_11[12]; // @[lib.scala 94:30] + wire [19:0] _T_25 = _T_23 ? 20'hfffff : 20'h0; // @[Bitwise.scala 72:12] + wire [19:0] _T_28 = rs1_d[31:12] + 20'h1; // @[lib.scala 94:54] + wire [19:0] _T_29 = _T_25 & _T_28; // @[lib.scala 94:41] + wire [19:0] _T_30 = _T_19 | _T_29; // @[lib.scala 93:72] + wire _T_33 = ~_T_11[12]; // @[lib.scala 95:31] + wire _T_34 = lsu_offset_d[11] & _T_33; // @[lib.scala 95:29] + wire [19:0] _T_36 = _T_34 ? 20'hfffff : 20'h0; // @[Bitwise.scala 72:12] + wire [19:0] _T_39 = rs1_d[31:12] - 20'h1; // @[lib.scala 95:54] + wire [19:0] _T_40 = _T_36 & _T_39; // @[lib.scala 95:41] + wire [19:0] _T_41 = _T_30 | _T_40; // @[lib.scala 94:61] + wire [2:0] _T_44 = io_lsu_pkt_d_bits_half ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] + wire [2:0] _T_45 = _T_44 & 3'h1; // @[lsu_lsc_ctl.scala 108:58] + wire [2:0] _T_47 = io_lsu_pkt_d_bits_word ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] + wire [2:0] _T_48 = _T_47 & 3'h3; // @[lsu_lsc_ctl.scala 109:40] + wire [2:0] _T_49 = _T_45 | _T_48; // @[lsu_lsc_ctl.scala 108:70] + wire [2:0] _T_51 = io_lsu_pkt_d_bits_dword ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] + wire [2:0] addr_offset_d = _T_49 | _T_51; // @[lsu_lsc_ctl.scala 109:52] + wire [12:0] _T_55 = {lsu_offset_d[11],lsu_offset_d}; // @[Cat.scala 29:58] + wire [11:0] _T_58 = {9'h0,addr_offset_d}; // @[Cat.scala 29:58] + wire [12:0] _GEN_3 = {{1'd0}, _T_58}; // @[lsu_lsc_ctl.scala 112:60] + wire [12:0] end_addr_offset_d = _T_55 + _GEN_3; // @[lsu_lsc_ctl.scala 112:60] + wire [18:0] _T_63 = end_addr_offset_d[12] ? 19'h7ffff : 19'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_65 = {_T_63,end_addr_offset_d}; // @[Cat.scala 29:58] + reg access_fault_m; // @[lsu_lsc_ctl.scala 148:75] + reg misaligned_fault_m; // @[lsu_lsc_ctl.scala 149:75] + reg [3:0] exc_mscause_m; // @[lsu_lsc_ctl.scala 150:75] + reg fir_dccm_access_error_m; // @[lsu_lsc_ctl.scala 151:75] + reg fir_nondccm_access_error_m; // @[lsu_lsc_ctl.scala 152:75] + wire _T_71 = ~io_lsu_double_ecc_error_r; // @[lsu_lsc_ctl.scala 155:64] + wire _T_72 = io_lsu_single_ecc_error_r & _T_71; // @[lsu_lsc_ctl.scala 155:62] + wire _T_73 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[lsu_lsc_ctl.scala 155:111] + wire _T_74 = _T_72 & _T_73; // @[lsu_lsc_ctl.scala 155:92] + reg access_fault_r; // @[lsu_lsc_ctl.scala 167:71] + reg misaligned_fault_r; // @[lsu_lsc_ctl.scala 171:71] + wire _T_76 = access_fault_r | misaligned_fault_r; // @[lsu_lsc_ctl.scala 159:49] + wire _T_77 = _T_76 | io_lsu_double_ecc_error_r; // @[lsu_lsc_ctl.scala 159:70] + wire _T_78 = _T_77 & io_lsu_pkt_r_valid; // @[lsu_lsc_ctl.scala 159:99] + wire _T_79 = ~io_lsu_pkt_r_bits_dma; // @[lsu_lsc_ctl.scala 159:122] + wire _T_80 = _T_78 & _T_79; // @[lsu_lsc_ctl.scala 159:120] + wire _T_81 = ~io_lsu_pkt_r_bits_fast_int; // @[lsu_lsc_ctl.scala 159:147] + wire _T_83 = ~io_lsu_error_pkt_r_valid; // @[lsu_lsc_ctl.scala 160:77] + wire _T_84 = io_lsu_single_ecc_error_r & _T_83; // @[lsu_lsc_ctl.scala 160:75] + wire _T_87 = ~misaligned_fault_r; // @[lsu_lsc_ctl.scala 162:42] + wire _T_89 = io_lsu_double_ecc_error_r & _T_87; // @[lsu_lsc_ctl.scala 163:73] + wire _T_90 = ~access_fault_r; // @[lsu_lsc_ctl.scala 163:97] + wire _T_91 = _T_89 & _T_90; // @[lsu_lsc_ctl.scala 163:95] + reg [3:0] exc_mscause_r; // @[lsu_lsc_ctl.scala 168:71] + reg fir_nondccm_access_error_r; // @[lsu_lsc_ctl.scala 170:71] + reg fir_dccm_access_error_r; // @[lsu_lsc_ctl.scala 169:71] + wire _T_98 = io_lsu_pkt_r_bits_fast_int & io_lsu_double_ecc_error_r; // @[lsu_lsc_ctl.scala 165:162] + wire [1:0] _T_100 = _T_98 ? 2'h1 : 2'h0; // @[lsu_lsc_ctl.scala 165:133] + wire [1:0] _T_101 = fir_dccm_access_error_r ? 2'h2 : _T_100; // @[lsu_lsc_ctl.scala 165:88] wire dma_pkt_d_bits_load = ~io_dma_lsc_ctl_dma_mem_write; // @[lsu_lsc_ctl.scala 195:30] wire dma_pkt_d_bits_by = io_dma_lsc_ctl_dma_mem_sz == 3'h0; // @[lsu_lsc_ctl.scala 196:62] wire dma_pkt_d_bits_half = io_dma_lsc_ctl_dma_mem_sz == 3'h1; // @[lsu_lsc_ctl.scala 197:62] wire dma_pkt_d_bits_word = io_dma_lsc_ctl_dma_mem_sz == 3'h2; // @[lsu_lsc_ctl.scala 198:62] wire dma_pkt_d_bits_dword = io_dma_lsc_ctl_dma_mem_sz == 3'h3; // @[lsu_lsc_ctl.scala 199:62] - wire _T_124 = ~io_lsu_p_bits_fast_int; // @[lsu_lsc_ctl.scala 212:64] - wire _T_125 = io_flush_m_up & _T_124; // @[lsu_lsc_ctl.scala 212:61] - wire _T_126 = ~_T_125; // @[lsu_lsc_ctl.scala 212:45] - wire _T_127 = io_lsu_p_valid & _T_126; // @[lsu_lsc_ctl.scala 212:43] - wire _T_129 = ~io_lsu_pkt_d_bits_dma; // @[lsu_lsc_ctl.scala 213:68] - wire _T_130 = io_flush_m_up & _T_129; // @[lsu_lsc_ctl.scala 213:65] - wire _T_131 = ~_T_130; // @[lsu_lsc_ctl.scala 213:49] - wire _T_134 = io_flush_m_up & _T_78; // @[lsu_lsc_ctl.scala 214:65] - wire _T_135 = ~_T_134; // @[lsu_lsc_ctl.scala 214:49] - reg _T_138_bits_fast_int; // @[lsu_lsc_ctl.scala 216:65] - reg _T_138_bits_by; // @[lsu_lsc_ctl.scala 216:65] - reg _T_138_bits_half; // @[lsu_lsc_ctl.scala 216:65] - reg _T_138_bits_word; // @[lsu_lsc_ctl.scala 216:65] - reg _T_138_bits_dword; // @[lsu_lsc_ctl.scala 216:65] - reg _T_138_bits_load; // @[lsu_lsc_ctl.scala 216:65] - reg _T_138_bits_store; // @[lsu_lsc_ctl.scala 216:65] - reg _T_138_bits_unsign; // @[lsu_lsc_ctl.scala 216:65] - reg _T_138_bits_dma; // @[lsu_lsc_ctl.scala 216:65] - reg _T_138_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 216:65] - reg _T_140_bits_by; // @[lsu_lsc_ctl.scala 217:65] - reg _T_140_bits_half; // @[lsu_lsc_ctl.scala 217:65] - reg _T_140_bits_word; // @[lsu_lsc_ctl.scala 217:65] - reg _T_140_bits_dword; // @[lsu_lsc_ctl.scala 217:65] - reg _T_140_bits_load; // @[lsu_lsc_ctl.scala 217:65] - reg _T_140_bits_store; // @[lsu_lsc_ctl.scala 217:65] - reg _T_140_bits_unsign; // @[lsu_lsc_ctl.scala 217:65] - reg _T_140_bits_dma; // @[lsu_lsc_ctl.scala 217:65] - reg _T_141; // @[lsu_lsc_ctl.scala 218:65] - reg _T_142; // @[lsu_lsc_ctl.scala 219:65] - wire [5:0] _T_145 = {io_dma_lsc_ctl_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] - wire [63:0] dma_mem_wdata_shifted = io_dma_lsc_ctl_dma_mem_wdata >> _T_145; // @[lsu_lsc_ctl.scala 221:66] + wire _T_119 = ~io_lsu_p_bits_fast_int; // @[lsu_lsc_ctl.scala 212:64] + wire _T_120 = io_flush_m_up & _T_119; // @[lsu_lsc_ctl.scala 212:61] + wire _T_121 = ~_T_120; // @[lsu_lsc_ctl.scala 212:45] + wire _T_122 = io_lsu_p_valid & _T_121; // @[lsu_lsc_ctl.scala 212:43] + wire _T_124 = ~io_lsu_pkt_d_bits_dma; // @[lsu_lsc_ctl.scala 213:68] + wire _T_125 = io_flush_m_up & _T_124; // @[lsu_lsc_ctl.scala 213:65] + wire _T_126 = ~_T_125; // @[lsu_lsc_ctl.scala 213:49] + wire _T_128 = ~io_lsu_pkt_m_bits_dma; // @[lsu_lsc_ctl.scala 214:68] + wire _T_129 = io_flush_m_up & _T_128; // @[lsu_lsc_ctl.scala 214:65] + wire _T_130 = ~_T_129; // @[lsu_lsc_ctl.scala 214:49] + reg _T_133_bits_fast_int; // @[lsu_lsc_ctl.scala 216:65] + reg _T_133_bits_by; // @[lsu_lsc_ctl.scala 216:65] + reg _T_133_bits_half; // @[lsu_lsc_ctl.scala 216:65] + reg _T_133_bits_word; // @[lsu_lsc_ctl.scala 216:65] + reg _T_133_bits_dword; // @[lsu_lsc_ctl.scala 216:65] + reg _T_133_bits_load; // @[lsu_lsc_ctl.scala 216:65] + reg _T_133_bits_store; // @[lsu_lsc_ctl.scala 216:65] + reg _T_133_bits_unsign; // @[lsu_lsc_ctl.scala 216:65] + reg _T_133_bits_dma; // @[lsu_lsc_ctl.scala 216:65] + reg _T_133_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 216:65] + reg _T_135_bits_fast_int; // @[lsu_lsc_ctl.scala 217:65] + reg _T_135_bits_by; // @[lsu_lsc_ctl.scala 217:65] + reg _T_135_bits_half; // @[lsu_lsc_ctl.scala 217:65] + reg _T_135_bits_word; // @[lsu_lsc_ctl.scala 217:65] + reg _T_135_bits_dword; // @[lsu_lsc_ctl.scala 217:65] + reg _T_135_bits_load; // @[lsu_lsc_ctl.scala 217:65] + reg _T_135_bits_store; // @[lsu_lsc_ctl.scala 217:65] + reg _T_135_bits_unsign; // @[lsu_lsc_ctl.scala 217:65] + reg _T_135_bits_dma; // @[lsu_lsc_ctl.scala 217:65] + reg _T_136; // @[lsu_lsc_ctl.scala 218:65] + reg _T_137; // @[lsu_lsc_ctl.scala 219:65] + wire [5:0] _T_140 = {io_dma_lsc_ctl_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] + wire [63:0] dma_mem_wdata_shifted = io_dma_lsc_ctl_dma_mem_wdata >> _T_140; // @[lsu_lsc_ctl.scala 221:66] reg [31:0] store_data_pre_m; // @[lsu_lsc_ctl.scala 225:72] - reg [31:0] _T_152; // @[lsu_lsc_ctl.scala 226:62] - reg [31:0] _T_153; // @[lsu_lsc_ctl.scala 227:62] - wire _T_167 = io_lsu_pkt_d_valid & io_ldst_dual_d; // @[lsu_lsc_ctl.scala 232:69] - wire _T_173 = io_lsu_pkt_m_valid & io_ldst_dual_m; // @[lsu_lsc_ctl.scala 233:69] - reg [31:0] _T_178; // @[lsu_lsc_ctl.scala 236:62] - reg [31:0] _T_179; // @[lsu_lsc_ctl.scala 237:62] - reg _T_180; // @[lsu_lsc_ctl.scala 238:62] - reg _T_181; // @[lsu_lsc_ctl.scala 239:62] - reg _T_182; // @[lsu_lsc_ctl.scala 240:62] - reg _T_183; // @[lsu_lsc_ctl.scala 241:62] - reg _T_184; // @[lsu_lsc_ctl.scala 242:62] - reg addr_external_r; // @[lsu_lsc_ctl.scala 243:66] - reg [31:0] bus_read_data_r; // @[lib.scala 374:16] - wire _T_189 = io_lsu_pkt_r_bits_store | io_lsu_pkt_r_bits_load; // @[lsu_lsc_ctl.scala 251:68] - wire _T_190 = io_lsu_pkt_r_valid & _T_189; // @[lsu_lsc_ctl.scala 251:41] - wire _T_191 = ~io_flush_r; // @[lsu_lsc_ctl.scala 251:96] - wire _T_192 = _T_190 & _T_191; // @[lsu_lsc_ctl.scala 251:94] - wire _T_193 = ~io_lsu_pkt_r_bits_dma; // @[lsu_lsc_ctl.scala 251:110] - wire _T_196 = ~io_addr_in_pic_m; // @[lsu_lsc_ctl.scala 252:69] - wire [31:0] _T_198 = _T_196 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_199 = io_picm_mask_data_m | _T_198; // @[lsu_lsc_ctl.scala 252:59] - wire [31:0] _T_201 = io_lsu_pkt_m_bits_store_data_bypass_m ? io_lsu_result_m : store_data_pre_m; // @[lsu_lsc_ctl.scala 252:94] - wire [31:0] lsu_ld_datafn_m = io_addr_external_m ? io_bus_read_data_m : io_lsu_ld_data_m; // @[lsu_lsc_ctl.scala 273:33] - wire [31:0] lsu_ld_datafn_corr_r = addr_external_r ? bus_read_data_r : io_lsu_ld_data_corr_r; // @[lsu_lsc_ctl.scala 274:33] - wire _T_207 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_by; // @[lsu_lsc_ctl.scala 275:66] - wire [31:0] _T_209 = _T_207 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_211 = {24'h0,lsu_ld_datafn_m[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_212 = _T_209 & _T_211; // @[lsu_lsc_ctl.scala 275:94] - wire _T_213 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_half; // @[lsu_lsc_ctl.scala 276:43] + reg [31:0] _T_147; // @[lsu_lsc_ctl.scala 226:62] + reg [31:0] _T_148; // @[lsu_lsc_ctl.scala 227:62] + reg [28:0] end_addr_pre_m; // @[Reg.scala 27:20] + wire [28:0] _T_151 = io_ldst_dual_m ? end_addr_pre_m : io_lsu_addr_m[31:3]; // @[lsu_lsc_ctl.scala 228:27] + reg [2:0] _T_153; // @[lsu_lsc_ctl.scala 228:114] + reg [28:0] end_addr_pre_r; // @[Reg.scala 27:20] + wire [28:0] _T_157 = io_ldst_dual_r ? end_addr_pre_r : io_lsu_addr_r[31:3]; // @[lsu_lsc_ctl.scala 229:27] + reg [2:0] _T_159; // @[lsu_lsc_ctl.scala 229:114] + wire _T_162 = io_lsu_pkt_d_valid & io_ldst_dual_d; // @[lsu_lsc_ctl.scala 230:69] + wire _T_163 = _T_162 | io_clk_override; // @[lsu_lsc_ctl.scala 230:87] + wire _T_168 = io_lsu_pkt_m_valid & io_ldst_dual_m; // @[lsu_lsc_ctl.scala 231:69] + wire _T_169 = _T_168 | io_clk_override; // @[lsu_lsc_ctl.scala 231:87] + reg _T_173; // @[lsu_lsc_ctl.scala 232:62] + reg _T_174; // @[lsu_lsc_ctl.scala 233:62] + reg _T_175; // @[lsu_lsc_ctl.scala 234:62] + reg _T_176; // @[lsu_lsc_ctl.scala 235:62] + reg _T_177; // @[lsu_lsc_ctl.scala 236:62] + reg addr_external_r; // @[lsu_lsc_ctl.scala 237:66] + wire _T_178 = io_addr_external_m | io_clk_override; // @[lsu_lsc_ctl.scala 238:77] + reg [31:0] bus_read_data_r; // @[Reg.scala 27:20] + wire _T_181 = io_lsu_pkt_r_bits_store | io_lsu_pkt_r_bits_load; // @[lsu_lsc_ctl.scala 245:68] + wire _T_182 = io_lsu_pkt_r_valid & _T_181; // @[lsu_lsc_ctl.scala 245:41] + wire _T_183 = ~io_flush_r; // @[lsu_lsc_ctl.scala 245:96] + wire _T_184 = _T_182 & _T_183; // @[lsu_lsc_ctl.scala 245:94] + wire _T_188 = ~io_addr_in_pic_m; // @[lsu_lsc_ctl.scala 246:69] + wire [31:0] _T_190 = _T_188 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_191 = io_picm_mask_data_m | _T_190; // @[lsu_lsc_ctl.scala 246:59] + wire [31:0] _T_193 = io_lsu_pkt_m_bits_store_data_bypass_m ? io_lsu_result_m : store_data_pre_m; // @[lsu_lsc_ctl.scala 246:94] + wire [31:0] lsu_ld_datafn_r = addr_external_r ? bus_read_data_r : io_lsu_ld_data_r; // @[lsu_lsc_ctl.scala 250:33] + wire [31:0] lsu_ld_datafn_corr_r = addr_external_r ? bus_read_data_r : io_lsu_ld_data_corr_r; // @[lsu_lsc_ctl.scala 251:33] + wire _T_199 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 253:66] + wire [31:0] _T_201 = _T_199 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_203 = {24'h0,lsu_ld_datafn_r[7:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_204 = _T_201 & _T_203; // @[lsu_lsc_ctl.scala 253:94] + wire _T_205 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 254:43] + wire [31:0] _T_207 = _T_205 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_209 = {16'h0,lsu_ld_datafn_r[15:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_210 = _T_207 & _T_209; // @[lsu_lsc_ctl.scala 254:71] + wire [31:0] _T_211 = _T_204 | _T_210; // @[lsu_lsc_ctl.scala 253:133] + wire _T_212 = ~io_lsu_pkt_r_bits_unsign; // @[lsu_lsc_ctl.scala 255:17] + wire _T_213 = _T_212 & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 255:43] wire [31:0] _T_215 = _T_213 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_217 = {16'h0,lsu_ld_datafn_m[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_218 = _T_215 & _T_217; // @[lsu_lsc_ctl.scala 276:71] - wire [31:0] _T_219 = _T_212 | _T_218; // @[lsu_lsc_ctl.scala 275:133] - wire _T_220 = ~io_lsu_pkt_m_bits_unsign; // @[lsu_lsc_ctl.scala 277:17] - wire _T_221 = _T_220 & io_lsu_pkt_m_bits_by; // @[lsu_lsc_ctl.scala 277:43] - wire [31:0] _T_223 = _T_221 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [23:0] _T_226 = lsu_ld_datafn_m[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_228 = {_T_226,lsu_ld_datafn_m[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_229 = _T_223 & _T_228; // @[lsu_lsc_ctl.scala 277:71] - wire [31:0] _T_230 = _T_219 | _T_229; // @[lsu_lsc_ctl.scala 276:114] - wire _T_232 = _T_220 & io_lsu_pkt_m_bits_half; // @[lsu_lsc_ctl.scala 278:43] - wire [31:0] _T_234 = _T_232 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [15:0] _T_237 = lsu_ld_datafn_m[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_239 = {_T_237,lsu_ld_datafn_m[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_240 = _T_234 & _T_239; // @[lsu_lsc_ctl.scala 278:71] - wire [31:0] _T_241 = _T_230 | _T_240; // @[lsu_lsc_ctl.scala 277:134] - wire [31:0] _T_243 = io_lsu_pkt_m_bits_word ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_245 = _T_243 & lsu_ld_datafn_m; // @[lsu_lsc_ctl.scala 279:43] - wire _T_247 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 280:66] - wire [31:0] _T_249 = _T_247 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_251 = {24'h0,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_252 = _T_249 & _T_251; // @[lsu_lsc_ctl.scala 280:94] - wire _T_253 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 281:43] - wire [31:0] _T_255 = _T_253 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_257 = {16'h0,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_258 = _T_255 & _T_257; // @[lsu_lsc_ctl.scala 281:71] - wire [31:0] _T_259 = _T_252 | _T_258; // @[lsu_lsc_ctl.scala 280:138] - wire _T_260 = ~io_lsu_pkt_r_bits_unsign; // @[lsu_lsc_ctl.scala 282:17] - wire _T_261 = _T_260 & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 282:43] - wire [31:0] _T_263 = _T_261 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [23:0] _T_266 = lsu_ld_datafn_corr_r[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_268 = {_T_266,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_269 = _T_263 & _T_268; // @[lsu_lsc_ctl.scala 282:71] - wire [31:0] _T_270 = _T_259 | _T_269; // @[lsu_lsc_ctl.scala 281:119] - wire _T_272 = _T_260 & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 283:43] - wire [31:0] _T_274 = _T_272 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [15:0] _T_277 = lsu_ld_datafn_corr_r[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_279 = {_T_277,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_280 = _T_274 & _T_279; // @[lsu_lsc_ctl.scala 283:71] - wire [31:0] _T_281 = _T_270 | _T_280; // @[lsu_lsc_ctl.scala 282:144] - wire [31:0] _T_283 = io_lsu_pkt_r_bits_word ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_285 = _T_283 & lsu_ld_datafn_corr_r; // @[lsu_lsc_ctl.scala 284:43] - lsu_addrcheck addrcheck ( // @[lsu_lsc_ctl.scala 118:25] + wire [23:0] _T_218 = lsu_ld_datafn_r[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_220 = {_T_218,lsu_ld_datafn_r[7:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_221 = _T_215 & _T_220; // @[lsu_lsc_ctl.scala 255:71] + wire [31:0] _T_222 = _T_211 | _T_221; // @[lsu_lsc_ctl.scala 254:114] + wire _T_224 = _T_212 & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 256:43] + wire [31:0] _T_226 = _T_224 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [15:0] _T_229 = lsu_ld_datafn_r[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_231 = {_T_229,lsu_ld_datafn_r[15:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_232 = _T_226 & _T_231; // @[lsu_lsc_ctl.scala 256:71] + wire [31:0] _T_233 = _T_222 | _T_232; // @[lsu_lsc_ctl.scala 255:134] + wire [31:0] _T_235 = io_lsu_pkt_r_bits_word ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_237 = _T_235 & lsu_ld_datafn_r; // @[lsu_lsc_ctl.scala 257:43] + wire [31:0] _T_243 = {24'h0,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_244 = _T_201 & _T_243; // @[lsu_lsc_ctl.scala 259:94] + wire [31:0] _T_249 = {16'h0,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_250 = _T_207 & _T_249; // @[lsu_lsc_ctl.scala 260:71] + wire [31:0] _T_251 = _T_244 | _T_250; // @[lsu_lsc_ctl.scala 259:138] + wire [23:0] _T_258 = lsu_ld_datafn_corr_r[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_260 = {_T_258,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_261 = _T_215 & _T_260; // @[lsu_lsc_ctl.scala 261:71] + wire [31:0] _T_262 = _T_251 | _T_261; // @[lsu_lsc_ctl.scala 260:119] + wire [15:0] _T_269 = lsu_ld_datafn_corr_r[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_271 = {_T_269,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_272 = _T_226 & _T_271; // @[lsu_lsc_ctl.scala 262:71] + wire [31:0] _T_273 = _T_262 | _T_272; // @[lsu_lsc_ctl.scala 261:144] + wire [31:0] _T_277 = _T_235 & lsu_ld_datafn_corr_r; // @[lsu_lsc_ctl.scala 263:43] + lsu_addrcheck addrcheck ( // @[lsu_lsc_ctl.scala 117:25] .reset(addrcheck_reset), .io_lsu_c2_m_clk(addrcheck_io_lsu_c2_m_clk), .io_start_addr_d(addrcheck_io_start_addr_d), @@ -600,59 +585,50 @@ module lsu_lsc_ctl( .io_fir_dccm_access_error_d(addrcheck_io_fir_dccm_access_error_d), .io_fir_nondccm_access_error_d(addrcheck_io_fir_nondccm_access_error_d) ); - rvclkhdr rvclkhdr ( // @[lib.scala 378:23] + rvclkhdr rvclkhdr ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), - .io_en(rvclkhdr_io_en), - .io_scan_mode(rvclkhdr_io_scan_mode) + .io_en(rvclkhdr_io_en) ); - rvclkhdr rvclkhdr_1 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_1 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_1_io_l1clk), .io_clk(rvclkhdr_1_io_clk), - .io_en(rvclkhdr_1_io_en), - .io_scan_mode(rvclkhdr_1_io_scan_mode) + .io_en(rvclkhdr_1_io_en) ); - rvclkhdr rvclkhdr_2 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_2 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_2_io_l1clk), .io_clk(rvclkhdr_2_io_clk), - .io_en(rvclkhdr_2_io_en), - .io_scan_mode(rvclkhdr_2_io_scan_mode) + .io_en(rvclkhdr_2_io_en) ); - rvclkhdr rvclkhdr_3 ( // @[lib.scala 368:23] - .io_l1clk(rvclkhdr_3_io_l1clk), - .io_clk(rvclkhdr_3_io_clk), - .io_en(rvclkhdr_3_io_en), - .io_scan_mode(rvclkhdr_3_io_scan_mode) - ); - assign io_lsu_result_m = _T_241 | _T_245; // @[lsu_lsc_ctl.scala 275:27] - assign io_lsu_result_corr_r = _T_281 | _T_285; // @[lsu_lsc_ctl.scala 280:27] - assign io_lsu_addr_d = {_T_40,_T_10[11:0]}; // @[lsu_lsc_ctl.scala 249:28] - assign io_lsu_addr_m = _T_152; // @[lsu_lsc_ctl.scala 226:24] - assign io_lsu_addr_r = _T_153; // @[lsu_lsc_ctl.scala 227:24] - assign io_end_addr_d = rs1_d + _T_64; // @[lsu_lsc_ctl.scala 115:24] - assign io_end_addr_m = _T_178; // @[lsu_lsc_ctl.scala 229:17 lsu_lsc_ctl.scala 236:24] - assign io_end_addr_r = _T_179; // @[lsu_lsc_ctl.scala 230:17 lsu_lsc_ctl.scala 237:24] - assign io_store_data_m = _T_199 & _T_201; // @[lsu_lsc_ctl.scala 252:29] - assign io_lsu_exc_m = access_fault_m | misaligned_fault_m; // @[lsu_lsc_ctl.scala 155:16] - assign io_is_sideeffects_m = addrcheck_io_is_sideeffects_m; // @[lsu_lsc_ctl.scala 128:42] - assign io_lsu_commit_r = _T_192 & _T_193; // @[lsu_lsc_ctl.scala 251:19] - assign io_lsu_single_ecc_error_incr = _T_73 & io_lsu_pkt_r_valid; // @[lsu_lsc_ctl.scala 156:32] - assign io_lsu_error_pkt_r_valid = _T_111; // @[lsu_lsc_ctl.scala 185:24 lsu_lsc_ctl.scala 187:30] - assign io_lsu_error_pkt_r_bits_single_ecc_error = _T_110; // @[lsu_lsc_ctl.scala 185:24 lsu_lsc_ctl.scala 186:46] - assign io_lsu_error_pkt_r_bits_inst_type = _T_109_bits_inst_type; // @[lsu_lsc_ctl.scala 185:24] - assign io_lsu_error_pkt_r_bits_exc_type = _T_109_bits_exc_type; // @[lsu_lsc_ctl.scala 185:24] - assign io_lsu_error_pkt_r_bits_mscause = _T_109_bits_mscause; // @[lsu_lsc_ctl.scala 185:24] - assign io_lsu_error_pkt_r_bits_addr = _T_109_bits_addr; // @[lsu_lsc_ctl.scala 185:24] - assign io_lsu_fir_addr = io_lsu_ld_data_corr_r[31:1]; // @[lsu_lsc_ctl.scala 247:28] - assign io_lsu_fir_error = _T_112; // @[lsu_lsc_ctl.scala 188:38] - assign io_addr_in_dccm_d = addrcheck_io_addr_in_dccm_d; // @[lsu_lsc_ctl.scala 129:42] - assign io_addr_in_dccm_m = _T_180; // @[lsu_lsc_ctl.scala 238:24] - assign io_addr_in_dccm_r = _T_181; // @[lsu_lsc_ctl.scala 239:24] - assign io_addr_in_pic_d = addrcheck_io_addr_in_pic_d; // @[lsu_lsc_ctl.scala 130:42] - assign io_addr_in_pic_m = _T_182; // @[lsu_lsc_ctl.scala 240:24] - assign io_addr_in_pic_r = _T_183; // @[lsu_lsc_ctl.scala 241:24] - assign io_addr_external_m = _T_184; // @[lsu_lsc_ctl.scala 242:24] - assign io_lsu_pkt_d_valid = _T_127 | io_dma_lsc_ctl_dma_dccm_req; // @[lsu_lsc_ctl.scala 208:20 lsu_lsc_ctl.scala 212:24] + assign io_lsu_result_m = _T_233 | _T_237; // @[lsu_lsc_ctl.scala 253:27] + assign io_lsu_result_corr_r = _T_273 | _T_277; // @[lsu_lsc_ctl.scala 259:27] + assign io_lsu_addr_d = {_T_41,_T_11[11:0]}; // @[lsu_lsc_ctl.scala 243:28] + assign io_lsu_addr_m = _T_147; // @[lsu_lsc_ctl.scala 226:24] + assign io_lsu_addr_r = _T_148; // @[lsu_lsc_ctl.scala 227:24] + assign io_end_addr_d = rs1_d + _T_65; // @[lsu_lsc_ctl.scala 114:24] + assign io_end_addr_m = {_T_151,_T_153}; // @[lsu_lsc_ctl.scala 228:17] + assign io_end_addr_r = {_T_157,_T_159}; // @[lsu_lsc_ctl.scala 229:17] + assign io_store_data_m = _T_191 & _T_193; // @[lsu_lsc_ctl.scala 246:29] + assign io_lsu_exc_m = access_fault_m | misaligned_fault_m; // @[lsu_lsc_ctl.scala 154:16] + assign io_is_sideeffects_m = addrcheck_io_is_sideeffects_m; // @[lsu_lsc_ctl.scala 127:42] + assign io_lsu_commit_r = _T_184 & _T_79; // @[lsu_lsc_ctl.scala 245:19] + assign io_lsu_single_ecc_error_incr = _T_74 & io_lsu_pkt_r_valid; // @[lsu_lsc_ctl.scala 155:32] + assign io_lsu_error_pkt_r_valid = _T_80 & _T_81; // @[lsu_lsc_ctl.scala 159:30] + assign io_lsu_error_pkt_r_bits_single_ecc_error = _T_84 & _T_79; // @[lsu_lsc_ctl.scala 160:46] + assign io_lsu_error_pkt_r_bits_inst_type = io_lsu_pkt_r_bits_store; // @[lsu_lsc_ctl.scala 161:39] + assign io_lsu_error_pkt_r_bits_exc_type = ~misaligned_fault_r; // @[lsu_lsc_ctl.scala 162:39] + assign io_lsu_error_pkt_r_bits_mscause = _T_91 ? 4'h1 : exc_mscause_r; // @[lsu_lsc_ctl.scala 163:39] + assign io_lsu_error_pkt_r_bits_addr = io_lsu_addr_r; // @[lsu_lsc_ctl.scala 164:39] + assign io_lsu_fir_addr = io_lsu_ld_data_corr_r[31:1]; // @[lsu_lsc_ctl.scala 241:28] + assign io_lsu_fir_error = fir_nondccm_access_error_r ? 2'h3 : _T_101; // @[lsu_lsc_ctl.scala 165:34] + assign io_addr_in_dccm_d = addrcheck_io_addr_in_dccm_d; // @[lsu_lsc_ctl.scala 128:42] + assign io_addr_in_dccm_m = _T_173; // @[lsu_lsc_ctl.scala 232:24] + assign io_addr_in_dccm_r = _T_174; // @[lsu_lsc_ctl.scala 233:24] + assign io_addr_in_pic_d = addrcheck_io_addr_in_pic_d; // @[lsu_lsc_ctl.scala 129:42] + assign io_addr_in_pic_m = _T_175; // @[lsu_lsc_ctl.scala 234:24] + assign io_addr_in_pic_r = _T_176; // @[lsu_lsc_ctl.scala 235:24] + assign io_addr_external_m = _T_177; // @[lsu_lsc_ctl.scala 236:24] + assign io_lsu_pkt_d_valid = _T_122 | io_dma_lsc_ctl_dma_dccm_req; // @[lsu_lsc_ctl.scala 208:20 lsu_lsc_ctl.scala 212:24] assign io_lsu_pkt_d_bits_fast_int = io_dec_lsu_valid_raw_d & io_lsu_p_bits_fast_int; // @[lsu_lsc_ctl.scala 208:20] assign io_lsu_pkt_d_bits_by = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_by : dma_pkt_d_bits_by; // @[lsu_lsc_ctl.scala 208:20] assign io_lsu_pkt_d_bits_half = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_half : dma_pkt_d_bits_half; // @[lsu_lsc_ctl.scala 208:20] @@ -665,52 +641,47 @@ module lsu_lsc_ctl( assign io_lsu_pkt_d_bits_store_data_bypass_d = io_dec_lsu_valid_raw_d & io_lsu_p_bits_store_data_bypass_d; // @[lsu_lsc_ctl.scala 208:20] assign io_lsu_pkt_d_bits_load_ldst_bypass_d = io_dec_lsu_valid_raw_d & io_lsu_p_bits_load_ldst_bypass_d; // @[lsu_lsc_ctl.scala 208:20] assign io_lsu_pkt_d_bits_store_data_bypass_m = io_dec_lsu_valid_raw_d & io_lsu_p_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 208:20] - assign io_lsu_pkt_m_valid = _T_141; // @[lsu_lsc_ctl.scala 216:28 lsu_lsc_ctl.scala 218:28] - assign io_lsu_pkt_m_bits_fast_int = _T_138_bits_fast_int; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_m_bits_by = _T_138_bits_by; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_m_bits_half = _T_138_bits_half; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_m_bits_word = _T_138_bits_word; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_m_bits_dword = _T_138_bits_dword; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_m_bits_load = _T_138_bits_load; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_m_bits_store = _T_138_bits_store; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_m_bits_unsign = _T_138_bits_unsign; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_m_bits_dma = _T_138_bits_dma; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_m_bits_store_data_bypass_m = _T_138_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_r_valid = _T_142; // @[lsu_lsc_ctl.scala 217:28 lsu_lsc_ctl.scala 219:28] - assign io_lsu_pkt_r_bits_by = _T_140_bits_by; // @[lsu_lsc_ctl.scala 217:28] - assign io_lsu_pkt_r_bits_half = _T_140_bits_half; // @[lsu_lsc_ctl.scala 217:28] - assign io_lsu_pkt_r_bits_word = _T_140_bits_word; // @[lsu_lsc_ctl.scala 217:28] - assign io_lsu_pkt_r_bits_dword = _T_140_bits_dword; // @[lsu_lsc_ctl.scala 217:28] - assign io_lsu_pkt_r_bits_load = _T_140_bits_load; // @[lsu_lsc_ctl.scala 217:28] - assign io_lsu_pkt_r_bits_store = _T_140_bits_store; // @[lsu_lsc_ctl.scala 217:28] - assign io_lsu_pkt_r_bits_unsign = _T_140_bits_unsign; // @[lsu_lsc_ctl.scala 217:28] - assign io_lsu_pkt_r_bits_dma = _T_140_bits_dma; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_valid = _T_136; // @[lsu_lsc_ctl.scala 216:28 lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_fast_int = _T_133_bits_fast_int; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_m_bits_by = _T_133_bits_by; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_m_bits_half = _T_133_bits_half; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_m_bits_word = _T_133_bits_word; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_m_bits_dword = _T_133_bits_dword; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_m_bits_load = _T_133_bits_load; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_m_bits_store = _T_133_bits_store; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_m_bits_unsign = _T_133_bits_unsign; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_m_bits_dma = _T_133_bits_dma; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_m_bits_store_data_bypass_m = _T_133_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 216:28] + assign io_lsu_pkt_r_valid = _T_137; // @[lsu_lsc_ctl.scala 217:28 lsu_lsc_ctl.scala 219:28] + assign io_lsu_pkt_r_bits_fast_int = _T_135_bits_fast_int; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_r_bits_by = _T_135_bits_by; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_r_bits_half = _T_135_bits_half; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_r_bits_word = _T_135_bits_word; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_r_bits_dword = _T_135_bits_dword; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_r_bits_load = _T_135_bits_load; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_r_bits_store = _T_135_bits_store; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_r_bits_unsign = _T_135_bits_unsign; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_r_bits_dma = _T_135_bits_dma; // @[lsu_lsc_ctl.scala 217:28] assign addrcheck_reset = reset; - assign addrcheck_io_lsu_c2_m_clk = io_lsu_c2_m_clk; // @[lsu_lsc_ctl.scala 120:42] - assign addrcheck_io_start_addr_d = {_T_40,_T_10[11:0]}; // @[lsu_lsc_ctl.scala 122:42] - assign addrcheck_io_end_addr_d = rs1_d + _T_64; // @[lsu_lsc_ctl.scala 123:42] - assign addrcheck_io_lsu_pkt_d_valid = io_lsu_pkt_d_valid; // @[lsu_lsc_ctl.scala 124:42] - assign addrcheck_io_lsu_pkt_d_bits_fast_int = io_lsu_pkt_d_bits_fast_int; // @[lsu_lsc_ctl.scala 124:42] - assign addrcheck_io_lsu_pkt_d_bits_by = io_lsu_pkt_d_bits_by; // @[lsu_lsc_ctl.scala 124:42] - assign addrcheck_io_lsu_pkt_d_bits_half = io_lsu_pkt_d_bits_half; // @[lsu_lsc_ctl.scala 124:42] - assign addrcheck_io_lsu_pkt_d_bits_word = io_lsu_pkt_d_bits_word; // @[lsu_lsc_ctl.scala 124:42] - assign addrcheck_io_lsu_pkt_d_bits_load = io_lsu_pkt_d_bits_load; // @[lsu_lsc_ctl.scala 124:42] - assign addrcheck_io_lsu_pkt_d_bits_store = io_lsu_pkt_d_bits_store; // @[lsu_lsc_ctl.scala 124:42] - assign addrcheck_io_lsu_pkt_d_bits_dma = io_lsu_pkt_d_bits_dma; // @[lsu_lsc_ctl.scala 124:42] - assign addrcheck_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[lsu_lsc_ctl.scala 125:42] - assign addrcheck_io_rs1_region_d = rs1_d[31:28]; // @[lsu_lsc_ctl.scala 126:42] - assign rvclkhdr_io_clk = clock; // @[lib.scala 380:18] - assign rvclkhdr_io_en = _T_104 | io_clk_override; // @[lib.scala 381:17] - assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 382:24] - assign rvclkhdr_1_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_1_io_en = _T_167 | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_1_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_2_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_2_io_en = _T_173 | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_2_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_3_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_3_io_en = io_addr_external_m | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] + assign addrcheck_io_lsu_c2_m_clk = io_lsu_c2_m_clk; // @[lsu_lsc_ctl.scala 119:42] + assign addrcheck_io_start_addr_d = {_T_41,_T_11[11:0]}; // @[lsu_lsc_ctl.scala 121:42] + assign addrcheck_io_end_addr_d = rs1_d + _T_65; // @[lsu_lsc_ctl.scala 122:42] + assign addrcheck_io_lsu_pkt_d_valid = io_lsu_pkt_d_valid; // @[lsu_lsc_ctl.scala 123:42] + assign addrcheck_io_lsu_pkt_d_bits_fast_int = io_lsu_pkt_d_bits_fast_int; // @[lsu_lsc_ctl.scala 123:42] + assign addrcheck_io_lsu_pkt_d_bits_by = io_lsu_pkt_d_bits_by; // @[lsu_lsc_ctl.scala 123:42] + assign addrcheck_io_lsu_pkt_d_bits_half = io_lsu_pkt_d_bits_half; // @[lsu_lsc_ctl.scala 123:42] + assign addrcheck_io_lsu_pkt_d_bits_word = io_lsu_pkt_d_bits_word; // @[lsu_lsc_ctl.scala 123:42] + assign addrcheck_io_lsu_pkt_d_bits_load = io_lsu_pkt_d_bits_load; // @[lsu_lsc_ctl.scala 123:42] + assign addrcheck_io_lsu_pkt_d_bits_store = io_lsu_pkt_d_bits_store; // @[lsu_lsc_ctl.scala 123:42] + assign addrcheck_io_lsu_pkt_d_bits_dma = io_lsu_pkt_d_bits_dma; // @[lsu_lsc_ctl.scala 123:42] + assign addrcheck_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_rs1_region_d = rs1_d[31:28]; // @[lsu_lsc_ctl.scala 125:42] + assign rvclkhdr_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_io_en = _T_162 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_1_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_1_io_en = _T_168 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_2_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_2_io_en = io_addr_external_m | io_clk_override; // @[lib.scala 393:17] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -757,83 +728,85 @@ initial begin _RAND_4 = {1{`RANDOM}}; fir_nondccm_access_error_m = _RAND_4[0:0]; _RAND_5 = {1{`RANDOM}}; - _T_109_bits_inst_type = _RAND_5[0:0]; + access_fault_r = _RAND_5[0:0]; _RAND_6 = {1{`RANDOM}}; - _T_109_bits_exc_type = _RAND_6[0:0]; + misaligned_fault_r = _RAND_6[0:0]; _RAND_7 = {1{`RANDOM}}; - _T_109_bits_mscause = _RAND_7[3:0]; + exc_mscause_r = _RAND_7[3:0]; _RAND_8 = {1{`RANDOM}}; - _T_109_bits_addr = _RAND_8[31:0]; + fir_nondccm_access_error_r = _RAND_8[0:0]; _RAND_9 = {1{`RANDOM}}; - _T_110 = _RAND_9[0:0]; + fir_dccm_access_error_r = _RAND_9[0:0]; _RAND_10 = {1{`RANDOM}}; - _T_111 = _RAND_10[0:0]; + _T_133_bits_fast_int = _RAND_10[0:0]; _RAND_11 = {1{`RANDOM}}; - _T_112 = _RAND_11[1:0]; + _T_133_bits_by = _RAND_11[0:0]; _RAND_12 = {1{`RANDOM}}; - _T_138_bits_fast_int = _RAND_12[0:0]; + _T_133_bits_half = _RAND_12[0:0]; _RAND_13 = {1{`RANDOM}}; - _T_138_bits_by = _RAND_13[0:0]; + _T_133_bits_word = _RAND_13[0:0]; _RAND_14 = {1{`RANDOM}}; - _T_138_bits_half = _RAND_14[0:0]; + _T_133_bits_dword = _RAND_14[0:0]; _RAND_15 = {1{`RANDOM}}; - _T_138_bits_word = _RAND_15[0:0]; + _T_133_bits_load = _RAND_15[0:0]; _RAND_16 = {1{`RANDOM}}; - _T_138_bits_dword = _RAND_16[0:0]; + _T_133_bits_store = _RAND_16[0:0]; _RAND_17 = {1{`RANDOM}}; - _T_138_bits_load = _RAND_17[0:0]; + _T_133_bits_unsign = _RAND_17[0:0]; _RAND_18 = {1{`RANDOM}}; - _T_138_bits_store = _RAND_18[0:0]; + _T_133_bits_dma = _RAND_18[0:0]; _RAND_19 = {1{`RANDOM}}; - _T_138_bits_unsign = _RAND_19[0:0]; + _T_133_bits_store_data_bypass_m = _RAND_19[0:0]; _RAND_20 = {1{`RANDOM}}; - _T_138_bits_dma = _RAND_20[0:0]; + _T_135_bits_fast_int = _RAND_20[0:0]; _RAND_21 = {1{`RANDOM}}; - _T_138_bits_store_data_bypass_m = _RAND_21[0:0]; + _T_135_bits_by = _RAND_21[0:0]; _RAND_22 = {1{`RANDOM}}; - _T_140_bits_by = _RAND_22[0:0]; + _T_135_bits_half = _RAND_22[0:0]; _RAND_23 = {1{`RANDOM}}; - _T_140_bits_half = _RAND_23[0:0]; + _T_135_bits_word = _RAND_23[0:0]; _RAND_24 = {1{`RANDOM}}; - _T_140_bits_word = _RAND_24[0:0]; + _T_135_bits_dword = _RAND_24[0:0]; _RAND_25 = {1{`RANDOM}}; - _T_140_bits_dword = _RAND_25[0:0]; + _T_135_bits_load = _RAND_25[0:0]; _RAND_26 = {1{`RANDOM}}; - _T_140_bits_load = _RAND_26[0:0]; + _T_135_bits_store = _RAND_26[0:0]; _RAND_27 = {1{`RANDOM}}; - _T_140_bits_store = _RAND_27[0:0]; + _T_135_bits_unsign = _RAND_27[0:0]; _RAND_28 = {1{`RANDOM}}; - _T_140_bits_unsign = _RAND_28[0:0]; + _T_135_bits_dma = _RAND_28[0:0]; _RAND_29 = {1{`RANDOM}}; - _T_140_bits_dma = _RAND_29[0:0]; + _T_136 = _RAND_29[0:0]; _RAND_30 = {1{`RANDOM}}; - _T_141 = _RAND_30[0:0]; + _T_137 = _RAND_30[0:0]; _RAND_31 = {1{`RANDOM}}; - _T_142 = _RAND_31[0:0]; + store_data_pre_m = _RAND_31[31:0]; _RAND_32 = {1{`RANDOM}}; - store_data_pre_m = _RAND_32[31:0]; + _T_147 = _RAND_32[31:0]; _RAND_33 = {1{`RANDOM}}; - _T_152 = _RAND_33[31:0]; + _T_148 = _RAND_33[31:0]; _RAND_34 = {1{`RANDOM}}; - _T_153 = _RAND_34[31:0]; + end_addr_pre_m = _RAND_34[28:0]; _RAND_35 = {1{`RANDOM}}; - _T_178 = _RAND_35[31:0]; + _T_153 = _RAND_35[2:0]; _RAND_36 = {1{`RANDOM}}; - _T_179 = _RAND_36[31:0]; + end_addr_pre_r = _RAND_36[28:0]; _RAND_37 = {1{`RANDOM}}; - _T_180 = _RAND_37[0:0]; + _T_159 = _RAND_37[2:0]; _RAND_38 = {1{`RANDOM}}; - _T_181 = _RAND_38[0:0]; + _T_173 = _RAND_38[0:0]; _RAND_39 = {1{`RANDOM}}; - _T_182 = _RAND_39[0:0]; + _T_174 = _RAND_39[0:0]; _RAND_40 = {1{`RANDOM}}; - _T_183 = _RAND_40[0:0]; + _T_175 = _RAND_40[0:0]; _RAND_41 = {1{`RANDOM}}; - _T_184 = _RAND_41[0:0]; + _T_176 = _RAND_41[0:0]; _RAND_42 = {1{`RANDOM}}; - addr_external_r = _RAND_42[0:0]; + _T_177 = _RAND_42[0:0]; _RAND_43 = {1{`RANDOM}}; - bus_read_data_r = _RAND_43[31:0]; + addr_external_r = _RAND_43[0:0]; + _RAND_44 = {1{`RANDOM}}; + bus_read_data_r = _RAND_44[31:0]; `endif // RANDOMIZE_REG_INIT if (reset) begin access_fault_m = 1'h0; @@ -851,115 +824,118 @@ initial begin fir_nondccm_access_error_m = 1'h0; end if (reset) begin - _T_109_bits_inst_type = 1'h0; + access_fault_r = 1'h0; end if (reset) begin - _T_109_bits_exc_type = 1'h0; + misaligned_fault_r = 1'h0; end if (reset) begin - _T_109_bits_mscause = 4'h0; + exc_mscause_r = 4'h0; end if (reset) begin - _T_109_bits_addr = 32'h0; + fir_nondccm_access_error_r = 1'h0; end if (reset) begin - _T_110 = 1'h0; + fir_dccm_access_error_r = 1'h0; end if (reset) begin - _T_111 = 1'h0; + _T_133_bits_fast_int = 1'h0; end if (reset) begin - _T_112 = 2'h0; + _T_133_bits_by = 1'h0; end if (reset) begin - _T_138_bits_fast_int = 1'h0; + _T_133_bits_half = 1'h0; end if (reset) begin - _T_138_bits_by = 1'h0; + _T_133_bits_word = 1'h0; end if (reset) begin - _T_138_bits_half = 1'h0; + _T_133_bits_dword = 1'h0; end if (reset) begin - _T_138_bits_word = 1'h0; + _T_133_bits_load = 1'h0; end if (reset) begin - _T_138_bits_dword = 1'h0; + _T_133_bits_store = 1'h0; end if (reset) begin - _T_138_bits_load = 1'h0; + _T_133_bits_unsign = 1'h0; end if (reset) begin - _T_138_bits_store = 1'h0; + _T_133_bits_dma = 1'h0; end if (reset) begin - _T_138_bits_unsign = 1'h0; + _T_133_bits_store_data_bypass_m = 1'h0; end if (reset) begin - _T_138_bits_dma = 1'h0; + _T_135_bits_fast_int = 1'h0; end if (reset) begin - _T_138_bits_store_data_bypass_m = 1'h0; + _T_135_bits_by = 1'h0; end if (reset) begin - _T_140_bits_by = 1'h0; + _T_135_bits_half = 1'h0; end if (reset) begin - _T_140_bits_half = 1'h0; + _T_135_bits_word = 1'h0; end if (reset) begin - _T_140_bits_word = 1'h0; + _T_135_bits_dword = 1'h0; end if (reset) begin - _T_140_bits_dword = 1'h0; + _T_135_bits_load = 1'h0; end if (reset) begin - _T_140_bits_load = 1'h0; + _T_135_bits_store = 1'h0; end if (reset) begin - _T_140_bits_store = 1'h0; + _T_135_bits_unsign = 1'h0; end if (reset) begin - _T_140_bits_unsign = 1'h0; + _T_135_bits_dma = 1'h0; end if (reset) begin - _T_140_bits_dma = 1'h0; + _T_136 = 1'h0; end if (reset) begin - _T_141 = 1'h0; - end - if (reset) begin - _T_142 = 1'h0; + _T_137 = 1'h0; end if (reset) begin store_data_pre_m = 32'h0; end if (reset) begin - _T_152 = 32'h0; + _T_147 = 32'h0; end if (reset) begin - _T_153 = 32'h0; + _T_148 = 32'h0; end if (reset) begin - _T_178 = 32'h0; + end_addr_pre_m = 29'h0; end if (reset) begin - _T_179 = 32'h0; + _T_153 = 3'h0; end if (reset) begin - _T_180 = 1'h0; + end_addr_pre_r = 29'h0; end if (reset) begin - _T_181 = 1'h0; + _T_159 = 3'h0; end if (reset) begin - _T_182 = 1'h0; + _T_173 = 1'h0; end if (reset) begin - _T_183 = 1'h0; + _T_174 = 1'h0; end if (reset) begin - _T_184 = 1'h0; + _T_175 = 1'h0; + end + if (reset) begin + _T_176 = 1'h0; + end + if (reset) begin + _T_177 = 1'h0; end if (reset) begin addr_external_r = 1'h0; @@ -1008,201 +984,186 @@ end // initial fir_nondccm_access_error_m <= addrcheck_io_fir_nondccm_access_error_d; end end - always @(posedge rvclkhdr_io_l1clk or posedge reset) begin + always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_109_bits_inst_type <= 1'h0; + access_fault_r <= 1'h0; end else begin - _T_109_bits_inst_type <= io_lsu_pkt_m_bits_store; - end - end - always @(posedge rvclkhdr_io_l1clk or posedge reset) begin - if (reset) begin - _T_109_bits_exc_type <= 1'h0; - end else begin - _T_109_bits_exc_type <= ~misaligned_fault_m; - end - end - always @(posedge rvclkhdr_io_l1clk or posedge reset) begin - if (reset) begin - _T_109_bits_mscause <= 4'h0; - end else if (_T_92) begin - _T_109_bits_mscause <= 4'h1; - end else begin - _T_109_bits_mscause <= exc_mscause_m; - end - end - always @(posedge rvclkhdr_io_l1clk or posedge reset) begin - if (reset) begin - _T_109_bits_addr <= 32'h0; - end else begin - _T_109_bits_addr <= io_lsu_addr_m; - end - end - always @(posedge io_lsu_c2_r_clk or posedge reset) begin - if (reset) begin - _T_110 <= 1'h0; - end else begin - _T_110 <= _T_85 & _T_78; - end - end - always @(posedge io_lsu_c2_r_clk or posedge reset) begin - if (reset) begin - _T_111 <= 1'h0; - end else begin - _T_111 <= _T_81 & _T_82; - end - end - always @(posedge clock or posedge reset) begin - if (reset) begin - _T_112 <= 2'h0; - end else if (fir_nondccm_access_error_m) begin - _T_112 <= 2'h3; - end else if (fir_dccm_access_error_m) begin - _T_112 <= 2'h2; - end else if (_T_99) begin - _T_112 <= 2'h1; - end else begin - _T_112 <= 2'h0; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_fast_int <= 1'h0; - end else begin - _T_138_bits_fast_int <= io_lsu_pkt_d_bits_fast_int; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_by <= 1'h0; - end else begin - _T_138_bits_by <= io_lsu_pkt_d_bits_by; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_half <= 1'h0; - end else begin - _T_138_bits_half <= io_lsu_pkt_d_bits_half; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_word <= 1'h0; - end else begin - _T_138_bits_word <= io_lsu_pkt_d_bits_word; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_dword <= 1'h0; - end else begin - _T_138_bits_dword <= io_lsu_pkt_d_bits_dword; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_load <= 1'h0; - end else begin - _T_138_bits_load <= io_lsu_pkt_d_bits_load; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_store <= 1'h0; - end else begin - _T_138_bits_store <= io_lsu_pkt_d_bits_store; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_unsign <= 1'h0; - end else begin - _T_138_bits_unsign <= io_lsu_pkt_d_bits_unsign; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_dma <= 1'h0; - end else begin - _T_138_bits_dma <= io_lsu_pkt_d_bits_dma; - end - end - always @(posedge io_lsu_c1_m_clk or posedge reset) begin - if (reset) begin - _T_138_bits_store_data_bypass_m <= 1'h0; - end else begin - _T_138_bits_store_data_bypass_m <= io_lsu_pkt_d_bits_store_data_bypass_m; + access_fault_r <= access_fault_m; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_140_bits_by <= 1'h0; + misaligned_fault_r <= 1'h0; end else begin - _T_140_bits_by <= io_lsu_pkt_m_bits_by; + misaligned_fault_r <= misaligned_fault_m; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_140_bits_half <= 1'h0; + exc_mscause_r <= 4'h0; end else begin - _T_140_bits_half <= io_lsu_pkt_m_bits_half; + exc_mscause_r <= exc_mscause_m; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_140_bits_word <= 1'h0; + fir_nondccm_access_error_r <= 1'h0; end else begin - _T_140_bits_word <= io_lsu_pkt_m_bits_word; + fir_nondccm_access_error_r <= fir_nondccm_access_error_m; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_140_bits_dword <= 1'h0; + fir_dccm_access_error_r <= 1'h0; end else begin - _T_140_bits_dword <= io_lsu_pkt_m_bits_dword; + fir_dccm_access_error_r <= fir_dccm_access_error_m; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_fast_int <= 1'h0; + end else begin + _T_133_bits_fast_int <= io_lsu_pkt_d_bits_fast_int; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_by <= 1'h0; + end else begin + _T_133_bits_by <= io_lsu_pkt_d_bits_by; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_half <= 1'h0; + end else begin + _T_133_bits_half <= io_lsu_pkt_d_bits_half; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_word <= 1'h0; + end else begin + _T_133_bits_word <= io_lsu_pkt_d_bits_word; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_dword <= 1'h0; + end else begin + _T_133_bits_dword <= io_lsu_pkt_d_bits_dword; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_load <= 1'h0; + end else begin + _T_133_bits_load <= io_lsu_pkt_d_bits_load; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_store <= 1'h0; + end else begin + _T_133_bits_store <= io_lsu_pkt_d_bits_store; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_unsign <= 1'h0; + end else begin + _T_133_bits_unsign <= io_lsu_pkt_d_bits_unsign; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_dma <= 1'h0; + end else begin + _T_133_bits_dma <= io_lsu_pkt_d_bits_dma; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_store_data_bypass_m <= 1'h0; + end else begin + _T_133_bits_store_data_bypass_m <= io_lsu_pkt_d_bits_store_data_bypass_m; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_140_bits_load <= 1'h0; + _T_135_bits_fast_int <= 1'h0; end else begin - _T_140_bits_load <= io_lsu_pkt_m_bits_load; + _T_135_bits_fast_int <= io_lsu_pkt_m_bits_fast_int; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_140_bits_store <= 1'h0; + _T_135_bits_by <= 1'h0; end else begin - _T_140_bits_store <= io_lsu_pkt_m_bits_store; + _T_135_bits_by <= io_lsu_pkt_m_bits_by; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_140_bits_unsign <= 1'h0; + _T_135_bits_half <= 1'h0; end else begin - _T_140_bits_unsign <= io_lsu_pkt_m_bits_unsign; + _T_135_bits_half <= io_lsu_pkt_m_bits_half; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_140_bits_dma <= 1'h0; + _T_135_bits_word <= 1'h0; end else begin - _T_140_bits_dma <= io_lsu_pkt_m_bits_dma; + _T_135_bits_word <= io_lsu_pkt_m_bits_word; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_dword <= 1'h0; + end else begin + _T_135_bits_dword <= io_lsu_pkt_m_bits_dword; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_load <= 1'h0; + end else begin + _T_135_bits_load <= io_lsu_pkt_m_bits_load; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_store <= 1'h0; + end else begin + _T_135_bits_store <= io_lsu_pkt_m_bits_store; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_unsign <= 1'h0; + end else begin + _T_135_bits_unsign <= io_lsu_pkt_m_bits_unsign; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_dma <= 1'h0; + end else begin + _T_135_bits_dma <= io_lsu_pkt_m_bits_dma; end end always @(posedge io_lsu_c2_m_clk or posedge reset) begin if (reset) begin - _T_141 <= 1'h0; + _T_136 <= 1'h0; end else begin - _T_141 <= io_lsu_pkt_d_valid & _T_131; + _T_136 <= io_lsu_pkt_d_valid & _T_126; end end always @(posedge io_lsu_c2_r_clk or posedge reset) begin if (reset) begin - _T_142 <= 1'h0; + _T_137 <= 1'h0; end else begin - _T_142 <= io_lsu_pkt_m_valid & _T_135; + _T_137 <= io_lsu_pkt_m_valid & _T_130; end end always @(posedge io_lsu_store_c1_m_clk or posedge reset) begin @@ -1218,65 +1179,79 @@ end // initial end always @(posedge io_lsu_c1_m_clk or posedge reset) begin if (reset) begin - _T_152 <= 32'h0; + _T_147 <= 32'h0; end else begin - _T_152 <= io_lsu_addr_d; + _T_147 <= io_lsu_addr_d; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_153 <= 32'h0; + _T_148 <= 32'h0; end else begin - _T_153 <= io_lsu_addr_m; + _T_148 <= io_lsu_addr_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + end_addr_pre_m <= 29'h0; + end else if (_T_163) begin + end_addr_pre_m <= io_end_addr_d[31:3]; end end always @(posedge io_lsu_c1_m_clk or posedge reset) begin if (reset) begin - _T_178 <= 32'h0; + _T_153 <= 3'h0; end else begin - _T_178 <= io_end_addr_d; + _T_153 <= io_end_addr_d[2:0]; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + end_addr_pre_r <= 29'h0; + end else if (_T_169) begin + end_addr_pre_r <= io_end_addr_m[31:3]; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_179 <= 32'h0; + _T_159 <= 3'h0; end else begin - _T_179 <= io_end_addr_m; + _T_159 <= io_end_addr_m[2:0]; end end always @(posedge io_lsu_c1_m_clk or posedge reset) begin if (reset) begin - _T_180 <= 1'h0; + _T_173 <= 1'h0; end else begin - _T_180 <= io_addr_in_dccm_d; + _T_173 <= io_addr_in_dccm_d; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_181 <= 1'h0; + _T_174 <= 1'h0; end else begin - _T_181 <= io_addr_in_dccm_m; + _T_174 <= io_addr_in_dccm_m; end end always @(posedge io_lsu_c1_m_clk or posedge reset) begin if (reset) begin - _T_182 <= 1'h0; + _T_175 <= 1'h0; end else begin - _T_182 <= io_addr_in_pic_d; + _T_175 <= io_addr_in_pic_d; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin if (reset) begin - _T_183 <= 1'h0; + _T_176 <= 1'h0; end else begin - _T_183 <= io_addr_in_pic_m; + _T_176 <= io_addr_in_pic_m; end end always @(posedge io_lsu_c1_m_clk or posedge reset) begin if (reset) begin - _T_184 <= 1'h0; + _T_177 <= 1'h0; end else begin - _T_184 <= addrcheck_io_addr_external_d; + _T_177 <= addrcheck_io_addr_external_d; end end always @(posedge io_lsu_c1_r_clk or posedge reset) begin @@ -1286,10 +1261,10 @@ end // initial addr_external_r <= io_addr_external_m; end end - always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin bus_read_data_r <= 32'h0; - end else begin + end else if (_T_178) begin bus_read_data_r <= io_bus_read_data_m; end end @@ -1299,7 +1274,9 @@ module lsu_dccm_ctl( input reset, input io_clk_override, input io_lsu_c2_m_clk, + input io_lsu_c2_r_clk, input io_lsu_free_c2_clk, + input io_lsu_c1_r_clk, input io_lsu_store_c1_r_clk, input io_lsu_pkt_d_valid, input io_lsu_pkt_d_bits_word, @@ -1308,10 +1285,6 @@ module lsu_dccm_ctl( input io_lsu_pkt_d_bits_store, input io_lsu_pkt_d_bits_dma, input io_lsu_pkt_m_valid, - input io_lsu_pkt_m_bits_by, - input io_lsu_pkt_m_bits_half, - input io_lsu_pkt_m_bits_word, - input io_lsu_pkt_m_bits_load, input io_lsu_pkt_m_bits_store, input io_lsu_pkt_m_bits_dma, input io_lsu_pkt_r_valid, @@ -1331,6 +1304,7 @@ module lsu_dccm_ctl( input io_lsu_raw_fwd_hi_r, input io_lsu_commit_r, input io_ldst_dual_m, + input io_ldst_dual_r, input [31:0] io_lsu_addr_d, input [15:0] io_lsu_addr_m, input [31:0] io_lsu_addr_r, @@ -1345,10 +1319,17 @@ module lsu_dccm_ctl( input [31:0] io_stbuf_fwddata_lo_m, input [3:0] io_stbuf_fwdbyteen_lo_m, input [3:0] io_stbuf_fwdbyteen_hi_m, + output [31:0] io_dccm_rdata_hi_r, + output [31:0] io_dccm_rdata_lo_r, + output [6:0] io_dccm_data_ecc_hi_r, + output [6:0] io_dccm_data_ecc_lo_r, + output [31:0] io_lsu_ld_data_r, output [31:0] io_lsu_ld_data_corr_r, input io_lsu_double_ecc_error_r, input io_single_ecc_error_hi_r, input io_single_ecc_error_lo_r, + input [31:0] io_sec_data_hi_r, + input [31:0] io_sec_data_lo_r, input [31:0] io_sec_data_hi_r_ff, input [31:0] io_sec_data_lo_r_ff, input [6:0] io_sec_data_ecc_hi_r_ff, @@ -1357,10 +1338,6 @@ module lsu_dccm_ctl( output [31:0] io_dccm_rdata_lo_m, output [6:0] io_dccm_data_ecc_hi_m, output [6:0] io_dccm_data_ecc_lo_m, - output [31:0] io_lsu_ld_data_m, - input io_lsu_double_ecc_error_m, - input [31:0] io_sec_data_hi_m, - input [31:0] io_sec_data_lo_m, input [31:0] io_store_data_m, input io_dma_dccm_wen, input io_dma_pic_wen, @@ -1379,6 +1356,7 @@ module lsu_dccm_ctl( output [31:0] io_picm_mask_data_m, output io_lsu_stbuf_commit_any, output io_lsu_dccm_rden_m, + output io_lsu_dccm_rden_r, input [31:0] io_dma_dccm_ctl_dma_mem_addr, input [63:0] io_dma_dccm_ctl_dma_mem_wdata, output io_dma_dccm_ctl_dccm_dma_rvalid, @@ -1401,11 +1379,10 @@ module lsu_dccm_ctl( output [31:0] io_lsu_pic_picm_rdaddr, output [31:0] io_lsu_pic_picm_wraddr, output [31:0] io_lsu_pic_picm_wr_data, - input [31:0] io_lsu_pic_picm_rd_data, - input io_scan_mode + input [31:0] io_lsu_pic_picm_rd_data ); `ifdef RANDOMIZE_REG_INIT - reg [63:0] _RAND_0; + reg [31:0] _RAND_0; reg [31:0] _RAND_1; reg [31:0] _RAND_2; reg [31:0] _RAND_3; @@ -1414,972 +1391,995 @@ module lsu_dccm_ctl( reg [31:0] _RAND_6; reg [31:0] _RAND_7; reg [31:0] _RAND_8; + reg [31:0] _RAND_9; + reg [31:0] _RAND_10; + reg [31:0] _RAND_11; + reg [31:0] _RAND_12; + reg [31:0] _RAND_13; + reg [31:0] _RAND_14; + reg [31:0] _RAND_15; + reg [31:0] _RAND_16; + reg [31:0] _RAND_17; + reg [31:0] _RAND_18; + reg [31:0] _RAND_19; + reg [31:0] _RAND_20; `endif // RANDOMIZE_REG_INIT - wire rvclkhdr_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_io_en; // @[lib.scala 368:23] - wire rvclkhdr_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_1_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_en; // @[lib.scala 368:23] - wire rvclkhdr_1_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_2_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_en; // @[lib.scala 368:23] - wire rvclkhdr_2_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_3_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_en; // @[lib.scala 368:23] - wire rvclkhdr_3_io_scan_mode; // @[lib.scala 368:23] + wire rvclkhdr_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_io_en; // @[lib.scala 390:23] + wire rvclkhdr_1_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_en; // @[lib.scala 390:23] + wire rvclkhdr_2_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_en; // @[lib.scala 390:23] + wire rvclkhdr_3_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_3_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_3_io_en; // @[lib.scala 390:23] + wire rvclkhdr_4_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_4_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_4_io_en; // @[lib.scala 390:23] + wire rvclkhdr_5_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_5_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_5_io_en; // @[lib.scala 390:23] + wire rvclkhdr_6_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_6_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_6_io_en; // @[lib.scala 390:23] + wire rvclkhdr_7_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_7_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_7_io_en; // @[lib.scala 390:23] + wire rvclkhdr_8_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_8_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_8_io_en; // @[lib.scala 390:23] + wire rvclkhdr_9_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_9_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_9_io_en; // @[lib.scala 390:23] wire [63:0] picm_rd_data_m = {io_lsu_pic_picm_rd_data,io_lsu_pic_picm_rd_data}; // @[Cat.scala 29:58] - wire [63:0] dccm_rdata_corr_m = {io_sec_data_hi_m,io_sec_data_lo_m}; // @[Cat.scala 29:58] - wire [63:0] dccm_rdata_m = {io_dccm_rdata_hi_m,io_dccm_rdata_lo_m}; // @[Cat.scala 29:58] - wire _T = io_lsu_pkt_m_valid & io_lsu_pkt_m_bits_load; // @[lsu_dccm_ctl.scala 145:63] - wire [7:0] _T_5 = {io_stbuf_fwdbyteen_hi_m,io_stbuf_fwdbyteen_lo_m}; // @[Cat.scala 29:58] - wire [63:0] _T_8 = {io_stbuf_fwddata_hi_m,io_stbuf_fwddata_lo_m}; // @[Cat.scala 29:58] - wire [1:0] _T_13 = io_addr_in_dccm_m ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [7:0] _GEN_0 = {{6'd0}, _T_13}; // @[lsu_dccm_ctl.scala 155:294] - wire [7:0] _T_15 = _GEN_0 & dccm_rdata_corr_m[7:0]; // @[lsu_dccm_ctl.scala 155:294] - wire [7:0] _T_16 = io_addr_in_pic_m ? picm_rd_data_m[7:0] : _T_15; // @[lsu_dccm_ctl.scala 155:214] - wire [7:0] _T_17 = _T_5[0] ? _T_8[7:0] : _T_16; // @[lsu_dccm_ctl.scala 155:78] - wire [7:0] _T_21 = {{4'd0}, _T_17[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_23 = {_T_17[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_25 = _T_23 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_26 = _T_21 | _T_25; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_1 = {{2'd0}, _T_26[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_31 = _GEN_1 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_33 = {_T_26[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_35 = _T_33 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_36 = _T_31 | _T_35; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_2 = {{1'd0}, _T_36[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_41 = _GEN_2 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_43 = {_T_36[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_45 = _T_43 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_46 = _T_41 | _T_45; // @[Bitwise.scala 103:39] - wire [7:0] _T_57 = _GEN_0 & dccm_rdata_corr_m[15:8]; // @[lsu_dccm_ctl.scala 155:294] - wire [7:0] _T_58 = io_addr_in_pic_m ? picm_rd_data_m[15:8] : _T_57; // @[lsu_dccm_ctl.scala 155:214] - wire [7:0] _T_59 = _T_5[1] ? _T_8[15:8] : _T_58; // @[lsu_dccm_ctl.scala 155:78] - wire [7:0] _T_63 = {{4'd0}, _T_59[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_65 = {_T_59[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_67 = _T_65 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_68 = _T_63 | _T_67; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_4 = {{2'd0}, _T_68[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_73 = _GEN_4 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_75 = {_T_68[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_77 = _T_75 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_78 = _T_73 | _T_77; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_5 = {{1'd0}, _T_78[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_83 = _GEN_5 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_85 = {_T_78[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_87 = _T_85 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_88 = _T_83 | _T_87; // @[Bitwise.scala 103:39] - wire [7:0] _T_99 = _GEN_0 & dccm_rdata_corr_m[23:16]; // @[lsu_dccm_ctl.scala 155:294] - wire [7:0] _T_100 = io_addr_in_pic_m ? picm_rd_data_m[23:16] : _T_99; // @[lsu_dccm_ctl.scala 155:214] - wire [7:0] _T_101 = _T_5[2] ? _T_8[23:16] : _T_100; // @[lsu_dccm_ctl.scala 155:78] - wire [7:0] _T_105 = {{4'd0}, _T_101[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_107 = {_T_101[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_109 = _T_107 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_110 = _T_105 | _T_109; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_7 = {{2'd0}, _T_110[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_115 = _GEN_7 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_117 = {_T_110[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_119 = _T_117 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_120 = _T_115 | _T_119; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_8 = {{1'd0}, _T_120[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_125 = _GEN_8 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_127 = {_T_120[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_129 = _T_127 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_130 = _T_125 | _T_129; // @[Bitwise.scala 103:39] - wire [7:0] _T_141 = _GEN_0 & dccm_rdata_corr_m[31:24]; // @[lsu_dccm_ctl.scala 155:294] - wire [7:0] _T_142 = io_addr_in_pic_m ? picm_rd_data_m[31:24] : _T_141; // @[lsu_dccm_ctl.scala 155:214] - wire [7:0] _T_143 = _T_5[3] ? _T_8[31:24] : _T_142; // @[lsu_dccm_ctl.scala 155:78] - wire [7:0] _T_147 = {{4'd0}, _T_143[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_149 = {_T_143[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_151 = _T_149 & 8'hf0; // @[Bitwise.scala 103:75] + wire [63:0] dccm_rdata_corr_r = {io_sec_data_hi_r,io_sec_data_lo_r}; // @[Cat.scala 29:58] + wire [63:0] dccm_rdata_r = {io_dccm_rdata_hi_r,io_dccm_rdata_lo_r}; // @[Cat.scala 29:58] + wire _T = io_lsu_pkt_r_valid & io_lsu_pkt_r_bits_load; // @[lsu_dccm_ctl.scala 124:62] + reg [7:0] _T_28; // @[lsu_dccm_ctl.scala 133:64] + wire [63:0] stbuf_fwdbyteen_r = {{56'd0}, _T_28}; // @[lsu_dccm_ctl.scala 133:27] + reg [31:0] _T_31; // @[Reg.scala 27:20] + reg [31:0] _T_34; // @[Reg.scala 27:20] + wire [63:0] stbuf_fwddata_r = {_T_31,_T_34}; // @[Cat.scala 29:58] + reg [31:0] picm_rd_data_r_32; // @[Reg.scala 27:20] + wire [63:0] picm_rd_data_r = {picm_rd_data_r_32,picm_rd_data_r_32}; // @[Cat.scala 29:58] + wire [7:0] _T_49 = io_addr_in_dccm_r ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_51 = _T_49 & dccm_rdata_corr_r[7:0]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_52 = io_addr_in_pic_r ? picm_rd_data_r[7:0] : _T_51; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_53 = stbuf_fwdbyteen_r[0] ? stbuf_fwddata_r[7:0] : _T_52; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_57 = {{4'd0}, _T_53[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_59 = {_T_53[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_61 = _T_59 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_62 = _T_57 | _T_61; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_10 = {{2'd0}, _T_62[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_67 = _GEN_10 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_69 = {_T_62[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_71 = _T_69 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_72 = _T_67 | _T_71; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_11 = {{1'd0}, _T_72[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_77 = _GEN_11 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_79 = {_T_72[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_81 = _T_79 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_82 = _T_77 | _T_81; // @[Bitwise.scala 103:39] + wire [7:0] _T_91 = _T_49 & dccm_rdata_corr_r[15:8]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_92 = io_addr_in_pic_r ? picm_rd_data_r[15:8] : _T_91; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_93 = stbuf_fwdbyteen_r[1] ? stbuf_fwddata_r[15:8] : _T_92; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_97 = {{4'd0}, _T_93[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_99 = {_T_93[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_101 = _T_99 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_102 = _T_97 | _T_101; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_12 = {{2'd0}, _T_102[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_107 = _GEN_12 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_109 = {_T_102[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_111 = _T_109 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_112 = _T_107 | _T_111; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_13 = {{1'd0}, _T_112[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_117 = _GEN_13 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_119 = {_T_112[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_121 = _T_119 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_122 = _T_117 | _T_121; // @[Bitwise.scala 103:39] + wire [7:0] _T_131 = _T_49 & dccm_rdata_corr_r[23:16]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_132 = io_addr_in_pic_r ? picm_rd_data_r[23:16] : _T_131; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_133 = stbuf_fwdbyteen_r[2] ? stbuf_fwddata_r[23:16] : _T_132; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_137 = {{4'd0}, _T_133[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_139 = {_T_133[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_141 = _T_139 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_142 = _T_137 | _T_141; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_14 = {{2'd0}, _T_142[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_147 = _GEN_14 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_149 = {_T_142[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_151 = _T_149 & 8'hcc; // @[Bitwise.scala 103:75] wire [7:0] _T_152 = _T_147 | _T_151; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_10 = {{2'd0}, _T_152[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_157 = _GEN_10 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_159 = {_T_152[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_161 = _T_159 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _GEN_15 = {{1'd0}, _T_152[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_157 = _GEN_15 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_159 = {_T_152[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_161 = _T_159 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_162 = _T_157 | _T_161; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_11 = {{1'd0}, _T_162[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_167 = _GEN_11 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_169 = {_T_162[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_171 = _T_169 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_172 = _T_167 | _T_171; // @[Bitwise.scala 103:39] - wire [7:0] _T_183 = _GEN_0 & dccm_rdata_corr_m[39:32]; // @[lsu_dccm_ctl.scala 155:294] - wire [7:0] _T_184 = io_addr_in_pic_m ? picm_rd_data_m[39:32] : _T_183; // @[lsu_dccm_ctl.scala 155:214] - wire [7:0] _T_185 = _T_5[4] ? _T_8[39:32] : _T_184; // @[lsu_dccm_ctl.scala 155:78] - wire [7:0] _T_189 = {{4'd0}, _T_185[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_191 = {_T_185[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_193 = _T_191 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_194 = _T_189 | _T_193; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_13 = {{2'd0}, _T_194[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_199 = _GEN_13 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_201 = {_T_194[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_203 = _T_201 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_204 = _T_199 | _T_203; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_14 = {{1'd0}, _T_204[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_209 = _GEN_14 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_211 = {_T_204[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_213 = _T_211 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_214 = _T_209 | _T_213; // @[Bitwise.scala 103:39] - wire [7:0] _T_225 = _GEN_0 & dccm_rdata_corr_m[47:40]; // @[lsu_dccm_ctl.scala 155:294] - wire [7:0] _T_226 = io_addr_in_pic_m ? picm_rd_data_m[47:40] : _T_225; // @[lsu_dccm_ctl.scala 155:214] - wire [7:0] _T_227 = _T_5[5] ? _T_8[47:40] : _T_226; // @[lsu_dccm_ctl.scala 155:78] - wire [7:0] _T_231 = {{4'd0}, _T_227[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_233 = {_T_227[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_235 = _T_233 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_236 = _T_231 | _T_235; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_16 = {{2'd0}, _T_236[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_241 = _GEN_16 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_243 = {_T_236[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_245 = _T_243 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_246 = _T_241 | _T_245; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_17 = {{1'd0}, _T_246[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_251 = _GEN_17 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_253 = {_T_246[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_255 = _T_253 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_256 = _T_251 | _T_255; // @[Bitwise.scala 103:39] - wire [7:0] _T_267 = _GEN_0 & dccm_rdata_corr_m[55:48]; // @[lsu_dccm_ctl.scala 155:294] - wire [7:0] _T_268 = io_addr_in_pic_m ? picm_rd_data_m[55:48] : _T_267; // @[lsu_dccm_ctl.scala 155:214] - wire [7:0] _T_269 = _T_5[6] ? _T_8[55:48] : _T_268; // @[lsu_dccm_ctl.scala 155:78] - wire [7:0] _T_273 = {{4'd0}, _T_269[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_275 = {_T_269[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_277 = _T_275 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_278 = _T_273 | _T_277; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_19 = {{2'd0}, _T_278[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_283 = _GEN_19 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_285 = {_T_278[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_287 = _T_285 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_288 = _T_283 | _T_287; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_20 = {{1'd0}, _T_288[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_293 = _GEN_20 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_295 = {_T_288[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_297 = _T_295 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_298 = _T_293 | _T_297; // @[Bitwise.scala 103:39] - wire [7:0] _T_309 = _GEN_0 & dccm_rdata_corr_m[63:56]; // @[lsu_dccm_ctl.scala 155:294] - wire [7:0] _T_310 = io_addr_in_pic_m ? picm_rd_data_m[63:56] : _T_309; // @[lsu_dccm_ctl.scala 155:214] - wire [7:0] _T_311 = _T_5[7] ? _T_8[63:56] : _T_310; // @[lsu_dccm_ctl.scala 155:78] - wire [7:0] _T_315 = {{4'd0}, _T_311[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_317 = {_T_311[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_319 = _T_317 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_320 = _T_315 | _T_319; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_22 = {{2'd0}, _T_320[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_325 = _GEN_22 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_327 = {_T_320[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_329 = _T_327 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_330 = _T_325 | _T_329; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_23 = {{1'd0}, _T_330[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_335 = _GEN_23 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_337 = {_T_330[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_339 = _T_337 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_340 = _T_335 | _T_339; // @[Bitwise.scala 103:39] - wire [63:0] _T_348 = {_T_46,_T_88,_T_130,_T_172,_T_214,_T_256,_T_298,_T_340}; // @[Cat.scala 29:58] - wire [63:0] _T_352 = {{32'd0}, _T_348[63:32]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_354 = {_T_348[31:0], 32'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_356 = _T_354 & 64'hffffffff00000000; // @[Bitwise.scala 103:75] - wire [63:0] _T_357 = _T_352 | _T_356; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_24 = {{16'd0}, _T_357[63:16]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_362 = _GEN_24 & 64'hffff0000ffff; // @[Bitwise.scala 103:31] - wire [63:0] _T_364 = {_T_357[47:0], 16'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_366 = _T_364 & 64'hffff0000ffff0000; // @[Bitwise.scala 103:75] - wire [63:0] _T_367 = _T_362 | _T_366; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_25 = {{8'd0}, _T_367[63:8]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_372 = _GEN_25 & 64'hff00ff00ff00ff; // @[Bitwise.scala 103:31] - wire [63:0] _T_374 = {_T_367[55:0], 8'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_376 = _T_374 & 64'hff00ff00ff00ff00; // @[Bitwise.scala 103:75] - wire [63:0] _T_377 = _T_372 | _T_376; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_26 = {{4'd0}, _T_377[63:4]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_382 = _GEN_26 & 64'hf0f0f0f0f0f0f0f; // @[Bitwise.scala 103:31] - wire [63:0] _T_384 = {_T_377[59:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_386 = _T_384 & 64'hf0f0f0f0f0f0f0f0; // @[Bitwise.scala 103:75] - wire [63:0] _T_387 = _T_382 | _T_386; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_27 = {{2'd0}, _T_387[63:2]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_392 = _GEN_27 & 64'h3333333333333333; // @[Bitwise.scala 103:31] - wire [63:0] _T_394 = {_T_387[61:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_396 = _T_394 & 64'hcccccccccccccccc; // @[Bitwise.scala 103:75] - wire [63:0] _T_397 = _T_392 | _T_396; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_28 = {{1'd0}, _T_397[63:1]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_402 = _GEN_28 & 64'h5555555555555555; // @[Bitwise.scala 103:31] - wire [63:0] _T_404 = {_T_397[62:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_406 = _T_404 & 64'haaaaaaaaaaaaaaaa; // @[Bitwise.scala 103:75] - wire [63:0] lsu_rdata_corr_m = _T_402 | _T_406; // @[Bitwise.scala 103:39] - wire [127:0] _T_3 = {lsu_rdata_corr_m,lsu_rdata_corr_m}; // @[Cat.scala 29:58] - wire [127:0] _T_4 = io_ldst_dual_m ? {{64'd0}, lsu_rdata_corr_m} : _T_3; // @[lsu_dccm_ctl.scala 147:47] - wire [7:0] _T_418 = _GEN_0 & dccm_rdata_m[7:0]; // @[lsu_dccm_ctl.scala 156:294] - wire [7:0] _T_419 = io_addr_in_pic_m ? picm_rd_data_m[7:0] : _T_418; // @[lsu_dccm_ctl.scala 156:214] - wire [7:0] _T_420 = _T_5[0] ? _T_8[7:0] : _T_419; // @[lsu_dccm_ctl.scala 156:78] - wire [7:0] _T_424 = {{4'd0}, _T_420[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_426 = {_T_420[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_428 = _T_426 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_429 = _T_424 | _T_428; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_30 = {{2'd0}, _T_429[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_434 = _GEN_30 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_436 = {_T_429[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_438 = _T_436 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_439 = _T_434 | _T_438; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_31 = {{1'd0}, _T_439[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_444 = _GEN_31 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_446 = {_T_439[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_448 = _T_446 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_171 = _T_49 & dccm_rdata_corr_r[31:24]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_172 = io_addr_in_pic_r ? picm_rd_data_r[31:24] : _T_171; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_173 = stbuf_fwdbyteen_r[3] ? stbuf_fwddata_r[31:24] : _T_172; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_177 = {{4'd0}, _T_173[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_179 = {_T_173[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_181 = _T_179 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_182 = _T_177 | _T_181; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_16 = {{2'd0}, _T_182[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_187 = _GEN_16 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_189 = {_T_182[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_191 = _T_189 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_192 = _T_187 | _T_191; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_17 = {{1'd0}, _T_192[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_197 = _GEN_17 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_199 = {_T_192[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_201 = _T_199 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_202 = _T_197 | _T_201; // @[Bitwise.scala 103:39] + wire [7:0] _T_211 = _T_49 & dccm_rdata_corr_r[39:32]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_212 = io_addr_in_pic_r ? picm_rd_data_r[39:32] : _T_211; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_213 = stbuf_fwdbyteen_r[4] ? stbuf_fwddata_r[39:32] : _T_212; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_217 = {{4'd0}, _T_213[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_219 = {_T_213[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_221 = _T_219 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_222 = _T_217 | _T_221; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_18 = {{2'd0}, _T_222[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_227 = _GEN_18 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_229 = {_T_222[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_231 = _T_229 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_232 = _T_227 | _T_231; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_19 = {{1'd0}, _T_232[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_237 = _GEN_19 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_239 = {_T_232[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_241 = _T_239 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_242 = _T_237 | _T_241; // @[Bitwise.scala 103:39] + wire [7:0] _T_251 = _T_49 & dccm_rdata_corr_r[47:40]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_252 = io_addr_in_pic_r ? picm_rd_data_r[47:40] : _T_251; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_253 = stbuf_fwdbyteen_r[5] ? stbuf_fwddata_r[47:40] : _T_252; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_257 = {{4'd0}, _T_253[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_259 = {_T_253[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_261 = _T_259 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_262 = _T_257 | _T_261; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_20 = {{2'd0}, _T_262[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_267 = _GEN_20 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_269 = {_T_262[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_271 = _T_269 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_272 = _T_267 | _T_271; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_21 = {{1'd0}, _T_272[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_277 = _GEN_21 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_279 = {_T_272[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_281 = _T_279 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_282 = _T_277 | _T_281; // @[Bitwise.scala 103:39] + wire [7:0] _T_291 = _T_49 & dccm_rdata_corr_r[55:48]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_292 = io_addr_in_pic_r ? picm_rd_data_r[55:48] : _T_291; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_293 = stbuf_fwdbyteen_r[6] ? stbuf_fwddata_r[55:48] : _T_292; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_297 = {{4'd0}, _T_293[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_299 = {_T_293[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_301 = _T_299 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_302 = _T_297 | _T_301; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_22 = {{2'd0}, _T_302[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_307 = _GEN_22 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_309 = {_T_302[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_311 = _T_309 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_312 = _T_307 | _T_311; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_23 = {{1'd0}, _T_312[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_317 = _GEN_23 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_319 = {_T_312[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_321 = _T_319 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_322 = _T_317 | _T_321; // @[Bitwise.scala 103:39] + wire [7:0] _T_331 = _T_49 & dccm_rdata_corr_r[63:56]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_332 = io_addr_in_pic_r ? picm_rd_data_r[63:56] : _T_331; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_333 = stbuf_fwdbyteen_r[7] ? stbuf_fwddata_r[63:56] : _T_332; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_337 = {{4'd0}, _T_333[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_339 = {_T_333[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_341 = _T_339 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_342 = _T_337 | _T_341; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_24 = {{2'd0}, _T_342[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_347 = _GEN_24 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_349 = {_T_342[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_351 = _T_349 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_352 = _T_347 | _T_351; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_25 = {{1'd0}, _T_352[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_357 = _GEN_25 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_359 = {_T_352[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_361 = _T_359 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_362 = _T_357 | _T_361; // @[Bitwise.scala 103:39] + wire [63:0] _T_370 = {_T_82,_T_122,_T_162,_T_202,_T_242,_T_282,_T_322,_T_362}; // @[Cat.scala 29:58] + wire [63:0] _T_374 = {{32'd0}, _T_370[63:32]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_376 = {_T_370[31:0], 32'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_378 = _T_376 & 64'hffffffff00000000; // @[Bitwise.scala 103:75] + wire [63:0] _T_379 = _T_374 | _T_378; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_26 = {{16'd0}, _T_379[63:16]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_384 = _GEN_26 & 64'hffff0000ffff; // @[Bitwise.scala 103:31] + wire [63:0] _T_386 = {_T_379[47:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_388 = _T_386 & 64'hffff0000ffff0000; // @[Bitwise.scala 103:75] + wire [63:0] _T_389 = _T_384 | _T_388; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_27 = {{8'd0}, _T_389[63:8]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_394 = _GEN_27 & 64'hff00ff00ff00ff; // @[Bitwise.scala 103:31] + wire [63:0] _T_396 = {_T_389[55:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_398 = _T_396 & 64'hff00ff00ff00ff00; // @[Bitwise.scala 103:75] + wire [63:0] _T_399 = _T_394 | _T_398; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_28 = {{4'd0}, _T_399[63:4]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_404 = _GEN_28 & 64'hf0f0f0f0f0f0f0f; // @[Bitwise.scala 103:31] + wire [63:0] _T_406 = {_T_399[59:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_408 = _T_406 & 64'hf0f0f0f0f0f0f0f0; // @[Bitwise.scala 103:75] + wire [63:0] _T_409 = _T_404 | _T_408; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_29 = {{2'd0}, _T_409[63:2]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_414 = _GEN_29 & 64'h3333333333333333; // @[Bitwise.scala 103:31] + wire [63:0] _T_416 = {_T_409[61:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_418 = _T_416 & 64'hcccccccccccccccc; // @[Bitwise.scala 103:75] + wire [63:0] _T_419 = _T_414 | _T_418; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_30 = {{1'd0}, _T_419[63:1]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_424 = _GEN_30 & 64'h5555555555555555; // @[Bitwise.scala 103:31] + wire [63:0] _T_426 = {_T_419[62:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_428 = _T_426 & 64'haaaaaaaaaaaaaaaa; // @[Bitwise.scala 103:75] + wire [63:0] lsu_rdata_corr_r = _T_424 | _T_428; // @[Bitwise.scala 103:39] + wire [63:0] _T_4 = {lsu_rdata_corr_r[31:0],lsu_rdata_corr_r[31:0]}; // @[Cat.scala 29:58] + wire _T_6 = |io_stbuf_fwdbyteen_hi_m; // @[lsu_dccm_ctl.scala 127:49] + wire _T_7 = |io_stbuf_fwdbyteen_lo_m; // @[lsu_dccm_ctl.scala 127:79] + wire _T_8 = _T_6 | _T_7; // @[lsu_dccm_ctl.scala 127:53] + wire stbuf_fwddata_en = _T_8 | io_clk_override; // @[lsu_dccm_ctl.scala 127:83] + wire _T_10 = io_lsu_dccm_rden_m & io_ldst_dual_m; // @[lsu_dccm_ctl.scala 129:77] + wire _T_11 = _T_10 | io_clk_override; // @[lsu_dccm_ctl.scala 129:95] + reg [31:0] _T_14; // @[Reg.scala 27:20] + wire _T_15 = io_lsu_dccm_rden_m | io_clk_override; // @[lsu_dccm_ctl.scala 130:75] + reg [31:0] _T_18; // @[Reg.scala 27:20] + reg [6:0] _T_22; // @[Reg.scala 27:20] + reg [6:0] _T_26; // @[Reg.scala 27:20] + wire _T_37 = io_addr_in_pic_m | io_clk_override; // @[lsu_dccm_ctl.scala 135:76] + reg [2:0] _T_42; // @[lsu_dccm_ctl.scala 137:77] + wire [7:0] _T_438 = _T_49 & dccm_rdata_r[7:0]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_439 = io_addr_in_pic_r ? picm_rd_data_r[7:0] : _T_438; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_440 = stbuf_fwdbyteen_r[0] ? stbuf_fwddata_r[7:0] : _T_439; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_444 = {{4'd0}, _T_440[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_446 = {_T_440[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_448 = _T_446 & 8'hf0; // @[Bitwise.scala 103:75] wire [7:0] _T_449 = _T_444 | _T_448; // @[Bitwise.scala 103:39] - wire [7:0] _T_460 = _GEN_0 & dccm_rdata_m[15:8]; // @[lsu_dccm_ctl.scala 156:294] - wire [7:0] _T_461 = io_addr_in_pic_m ? picm_rd_data_m[15:8] : _T_460; // @[lsu_dccm_ctl.scala 156:214] - wire [7:0] _T_462 = _T_5[1] ? _T_8[15:8] : _T_461; // @[lsu_dccm_ctl.scala 156:78] - wire [7:0] _T_466 = {{4'd0}, _T_462[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_468 = {_T_462[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_470 = _T_468 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_471 = _T_466 | _T_470; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_33 = {{2'd0}, _T_471[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_476 = _GEN_33 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_478 = {_T_471[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_480 = _T_478 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_481 = _T_476 | _T_480; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_34 = {{1'd0}, _T_481[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_486 = _GEN_34 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_488 = {_T_481[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_490 = _T_488 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_491 = _T_486 | _T_490; // @[Bitwise.scala 103:39] - wire [7:0] _T_502 = _GEN_0 & dccm_rdata_m[23:16]; // @[lsu_dccm_ctl.scala 156:294] - wire [7:0] _T_503 = io_addr_in_pic_m ? picm_rd_data_m[23:16] : _T_502; // @[lsu_dccm_ctl.scala 156:214] - wire [7:0] _T_504 = _T_5[2] ? _T_8[23:16] : _T_503; // @[lsu_dccm_ctl.scala 156:78] - wire [7:0] _T_508 = {{4'd0}, _T_504[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_510 = {_T_504[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_512 = _T_510 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_513 = _T_508 | _T_512; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_36 = {{2'd0}, _T_513[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_518 = _GEN_36 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_520 = {_T_513[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_522 = _T_520 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_523 = _T_518 | _T_522; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_37 = {{1'd0}, _T_523[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_528 = _GEN_37 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_530 = {_T_523[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_532 = _T_530 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_533 = _T_528 | _T_532; // @[Bitwise.scala 103:39] - wire [7:0] _T_544 = _GEN_0 & dccm_rdata_m[31:24]; // @[lsu_dccm_ctl.scala 156:294] - wire [7:0] _T_545 = io_addr_in_pic_m ? picm_rd_data_m[31:24] : _T_544; // @[lsu_dccm_ctl.scala 156:214] - wire [7:0] _T_546 = _T_5[3] ? _T_8[31:24] : _T_545; // @[lsu_dccm_ctl.scala 156:78] - wire [7:0] _T_550 = {{4'd0}, _T_546[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_552 = {_T_546[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_554 = _T_552 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_555 = _T_550 | _T_554; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_39 = {{2'd0}, _T_555[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_560 = _GEN_39 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_562 = {_T_555[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_564 = _T_562 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_565 = _T_560 | _T_564; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_40 = {{1'd0}, _T_565[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_570 = _GEN_40 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_572 = {_T_565[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_574 = _T_572 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_575 = _T_570 | _T_574; // @[Bitwise.scala 103:39] - wire [7:0] _T_586 = _GEN_0 & dccm_rdata_m[39:32]; // @[lsu_dccm_ctl.scala 156:294] - wire [7:0] _T_587 = io_addr_in_pic_m ? picm_rd_data_m[39:32] : _T_586; // @[lsu_dccm_ctl.scala 156:214] - wire [7:0] _T_588 = _T_5[4] ? _T_8[39:32] : _T_587; // @[lsu_dccm_ctl.scala 156:78] - wire [7:0] _T_592 = {{4'd0}, _T_588[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_594 = {_T_588[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_596 = _T_594 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_597 = _T_592 | _T_596; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_42 = {{2'd0}, _T_597[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_602 = _GEN_42 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_604 = {_T_597[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_606 = _T_604 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_607 = _T_602 | _T_606; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_43 = {{1'd0}, _T_607[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_612 = _GEN_43 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_614 = {_T_607[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_616 = _T_614 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_617 = _T_612 | _T_616; // @[Bitwise.scala 103:39] - wire [7:0] _T_628 = _GEN_0 & dccm_rdata_m[47:40]; // @[lsu_dccm_ctl.scala 156:294] - wire [7:0] _T_629 = io_addr_in_pic_m ? picm_rd_data_m[47:40] : _T_628; // @[lsu_dccm_ctl.scala 156:214] - wire [7:0] _T_630 = _T_5[5] ? _T_8[47:40] : _T_629; // @[lsu_dccm_ctl.scala 156:78] - wire [7:0] _T_634 = {{4'd0}, _T_630[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_636 = {_T_630[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_638 = _T_636 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_639 = _T_634 | _T_638; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_45 = {{2'd0}, _T_639[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_644 = _GEN_45 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_646 = {_T_639[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_648 = _T_646 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _GEN_31 = {{2'd0}, _T_449[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_454 = _GEN_31 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_456 = {_T_449[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_458 = _T_456 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_459 = _T_454 | _T_458; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_32 = {{1'd0}, _T_459[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_464 = _GEN_32 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_466 = {_T_459[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_468 = _T_466 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_469 = _T_464 | _T_468; // @[Bitwise.scala 103:39] + wire [7:0] _T_478 = _T_49 & dccm_rdata_r[15:8]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_479 = io_addr_in_pic_r ? picm_rd_data_r[15:8] : _T_478; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_480 = stbuf_fwdbyteen_r[1] ? stbuf_fwddata_r[15:8] : _T_479; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_484 = {{4'd0}, _T_480[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_486 = {_T_480[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_488 = _T_486 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_489 = _T_484 | _T_488; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_33 = {{2'd0}, _T_489[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_494 = _GEN_33 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_496 = {_T_489[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_498 = _T_496 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_499 = _T_494 | _T_498; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_34 = {{1'd0}, _T_499[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_504 = _GEN_34 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_506 = {_T_499[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_508 = _T_506 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_509 = _T_504 | _T_508; // @[Bitwise.scala 103:39] + wire [7:0] _T_518 = _T_49 & dccm_rdata_r[23:16]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_519 = io_addr_in_pic_r ? picm_rd_data_r[23:16] : _T_518; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_520 = stbuf_fwdbyteen_r[2] ? stbuf_fwddata_r[23:16] : _T_519; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_524 = {{4'd0}, _T_520[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_526 = {_T_520[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_528 = _T_526 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_529 = _T_524 | _T_528; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_35 = {{2'd0}, _T_529[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_534 = _GEN_35 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_536 = {_T_529[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_538 = _T_536 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_539 = _T_534 | _T_538; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_36 = {{1'd0}, _T_539[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_544 = _GEN_36 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_546 = {_T_539[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_548 = _T_546 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_549 = _T_544 | _T_548; // @[Bitwise.scala 103:39] + wire [7:0] _T_558 = _T_49 & dccm_rdata_r[31:24]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_559 = io_addr_in_pic_r ? picm_rd_data_r[31:24] : _T_558; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_560 = stbuf_fwdbyteen_r[3] ? stbuf_fwddata_r[31:24] : _T_559; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_564 = {{4'd0}, _T_560[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_566 = {_T_560[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_568 = _T_566 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_569 = _T_564 | _T_568; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_37 = {{2'd0}, _T_569[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_574 = _GEN_37 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_576 = {_T_569[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_578 = _T_576 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_579 = _T_574 | _T_578; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_38 = {{1'd0}, _T_579[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_584 = _GEN_38 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_586 = {_T_579[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_588 = _T_586 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_589 = _T_584 | _T_588; // @[Bitwise.scala 103:39] + wire [7:0] _T_598 = _T_49 & dccm_rdata_r[39:32]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_599 = io_addr_in_pic_r ? picm_rd_data_r[39:32] : _T_598; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_600 = stbuf_fwdbyteen_r[4] ? stbuf_fwddata_r[39:32] : _T_599; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_604 = {{4'd0}, _T_600[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_606 = {_T_600[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_608 = _T_606 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_609 = _T_604 | _T_608; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_39 = {{2'd0}, _T_609[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_614 = _GEN_39 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_616 = {_T_609[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_618 = _T_616 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_619 = _T_614 | _T_618; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_40 = {{1'd0}, _T_619[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_624 = _GEN_40 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_626 = {_T_619[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_628 = _T_626 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_629 = _T_624 | _T_628; // @[Bitwise.scala 103:39] + wire [7:0] _T_638 = _T_49 & dccm_rdata_r[47:40]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_639 = io_addr_in_pic_r ? picm_rd_data_r[47:40] : _T_638; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_640 = stbuf_fwdbyteen_r[5] ? stbuf_fwddata_r[47:40] : _T_639; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_644 = {{4'd0}, _T_640[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_646 = {_T_640[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_648 = _T_646 & 8'hf0; // @[Bitwise.scala 103:75] wire [7:0] _T_649 = _T_644 | _T_648; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_46 = {{1'd0}, _T_649[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_654 = _GEN_46 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_656 = {_T_649[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_658 = _T_656 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _GEN_41 = {{2'd0}, _T_649[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_654 = _GEN_41 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_656 = {_T_649[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_658 = _T_656 & 8'hcc; // @[Bitwise.scala 103:75] wire [7:0] _T_659 = _T_654 | _T_658; // @[Bitwise.scala 103:39] - wire [7:0] _T_670 = _GEN_0 & dccm_rdata_m[55:48]; // @[lsu_dccm_ctl.scala 156:294] - wire [7:0] _T_671 = io_addr_in_pic_m ? picm_rd_data_m[55:48] : _T_670; // @[lsu_dccm_ctl.scala 156:214] - wire [7:0] _T_672 = _T_5[6] ? _T_8[55:48] : _T_671; // @[lsu_dccm_ctl.scala 156:78] - wire [7:0] _T_676 = {{4'd0}, _T_672[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_678 = {_T_672[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_680 = _T_678 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_681 = _T_676 | _T_680; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_48 = {{2'd0}, _T_681[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_686 = _GEN_48 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_688 = {_T_681[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_690 = _T_688 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_691 = _T_686 | _T_690; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_49 = {{1'd0}, _T_691[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_696 = _GEN_49 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_698 = {_T_691[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_700 = _T_698 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_701 = _T_696 | _T_700; // @[Bitwise.scala 103:39] - wire [7:0] _T_712 = _GEN_0 & dccm_rdata_m[63:56]; // @[lsu_dccm_ctl.scala 156:294] - wire [7:0] _T_713 = io_addr_in_pic_m ? picm_rd_data_m[63:56] : _T_712; // @[lsu_dccm_ctl.scala 156:214] - wire [7:0] _T_714 = _T_5[7] ? _T_8[63:56] : _T_713; // @[lsu_dccm_ctl.scala 156:78] - wire [7:0] _T_718 = {{4'd0}, _T_714[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_720 = {_T_714[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_722 = _T_720 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_723 = _T_718 | _T_722; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_51 = {{2'd0}, _T_723[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_728 = _GEN_51 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_730 = {_T_723[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_732 = _T_730 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_733 = _T_728 | _T_732; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_52 = {{1'd0}, _T_733[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_738 = _GEN_52 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_740 = {_T_733[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_742 = _T_740 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_743 = _T_738 | _T_742; // @[Bitwise.scala 103:39] - wire [63:0] _T_751 = {_T_449,_T_491,_T_533,_T_575,_T_617,_T_659,_T_701,_T_743}; // @[Cat.scala 29:58] - wire [63:0] _T_755 = {{32'd0}, _T_751[63:32]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_757 = {_T_751[31:0], 32'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_759 = _T_757 & 64'hffffffff00000000; // @[Bitwise.scala 103:75] - wire [63:0] _T_760 = _T_755 | _T_759; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_53 = {{16'd0}, _T_760[63:16]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_765 = _GEN_53 & 64'hffff0000ffff; // @[Bitwise.scala 103:31] - wire [63:0] _T_767 = {_T_760[47:0], 16'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_769 = _T_767 & 64'hffff0000ffff0000; // @[Bitwise.scala 103:75] - wire [63:0] _T_770 = _T_765 | _T_769; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_54 = {{8'd0}, _T_770[63:8]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_775 = _GEN_54 & 64'hff00ff00ff00ff; // @[Bitwise.scala 103:31] - wire [63:0] _T_777 = {_T_770[55:0], 8'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_779 = _T_777 & 64'hff00ff00ff00ff00; // @[Bitwise.scala 103:75] - wire [63:0] _T_780 = _T_775 | _T_779; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_55 = {{4'd0}, _T_780[63:4]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_785 = _GEN_55 & 64'hf0f0f0f0f0f0f0f; // @[Bitwise.scala 103:31] - wire [63:0] _T_787 = {_T_780[59:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_789 = _T_787 & 64'hf0f0f0f0f0f0f0f0; // @[Bitwise.scala 103:75] - wire [63:0] _T_790 = _T_785 | _T_789; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_56 = {{2'd0}, _T_790[63:2]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_795 = _GEN_56 & 64'h3333333333333333; // @[Bitwise.scala 103:31] - wire [63:0] _T_797 = {_T_790[61:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_799 = _T_797 & 64'hcccccccccccccccc; // @[Bitwise.scala 103:75] - wire [63:0] _T_800 = _T_795 | _T_799; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_57 = {{1'd0}, _T_800[63:1]}; // @[Bitwise.scala 103:31] - wire [63:0] _T_805 = _GEN_57 & 64'h5555555555555555; // @[Bitwise.scala 103:31] - wire [63:0] _T_807 = {_T_800[62:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [63:0] _T_809 = _T_807 & 64'haaaaaaaaaaaaaaaa; // @[Bitwise.scala 103:75] - wire [63:0] lsu_rdata_m = _T_805 | _T_809; // @[Bitwise.scala 103:39] - wire _T_812 = io_addr_in_pic_m | io_addr_in_dccm_m; // @[lsu_dccm_ctl.scala 157:123] - wire _T_813 = _T & _T_812; // @[lsu_dccm_ctl.scala 157:103] - reg [63:0] _T_817; // @[lib.scala 374:16] - wire [3:0] _GEN_58 = {{2'd0}, io_lsu_addr_m[1:0]}; // @[lsu_dccm_ctl.scala 158:49] - wire [5:0] _T_819 = 4'h8 * _GEN_58; // @[lsu_dccm_ctl.scala 158:49] - wire [63:0] _T_820 = lsu_rdata_m >> _T_819; // @[lsu_dccm_ctl.scala 158:43] - wire _T_826 = io_lsu_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 163:60] - wire _T_829 = io_end_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 163:133] - wire _T_830 = _T_826 | _T_829; // @[lsu_dccm_ctl.scala 163:101] - wire _T_831 = _T_830 & io_lsu_pkt_d_valid; // @[lsu_dccm_ctl.scala 163:175] - wire _T_832 = _T_831 & io_lsu_pkt_d_bits_store; // @[lsu_dccm_ctl.scala 163:196] - wire _T_833 = _T_832 & io_lsu_pkt_d_bits_dma; // @[lsu_dccm_ctl.scala 163:222] - wire _T_834 = _T_833 & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 163:246] - wire _T_837 = io_lsu_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 164:37] - wire _T_840 = io_end_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 164:110] - wire _T_841 = _T_837 | _T_840; // @[lsu_dccm_ctl.scala 164:78] - wire _T_842 = _T_841 & io_lsu_pkt_m_valid; // @[lsu_dccm_ctl.scala 164:152] - wire _T_843 = _T_842 & io_lsu_pkt_m_bits_store; // @[lsu_dccm_ctl.scala 164:173] - wire _T_844 = _T_843 & io_lsu_pkt_m_bits_dma; // @[lsu_dccm_ctl.scala 164:199] - wire _T_845 = _T_844 & io_addr_in_dccm_m; // @[lsu_dccm_ctl.scala 164:223] - wire kill_ecc_corr_lo_r = _T_834 | _T_845; // @[lsu_dccm_ctl.scala 163:267] - wire _T_848 = io_lsu_addr_d[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 166:60] - wire _T_851 = io_end_addr_d[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 166:133] - wire _T_852 = _T_848 | _T_851; // @[lsu_dccm_ctl.scala 166:101] - wire _T_853 = _T_852 & io_lsu_pkt_d_valid; // @[lsu_dccm_ctl.scala 166:175] - wire _T_854 = _T_853 & io_lsu_pkt_d_bits_store; // @[lsu_dccm_ctl.scala 166:196] - wire _T_855 = _T_854 & io_lsu_pkt_d_bits_dma; // @[lsu_dccm_ctl.scala 166:222] - wire _T_856 = _T_855 & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 166:246] - wire _T_859 = io_lsu_addr_m[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 167:37] - wire _T_862 = io_end_addr_m[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 167:110] - wire _T_863 = _T_859 | _T_862; // @[lsu_dccm_ctl.scala 167:78] - wire _T_864 = _T_863 & io_lsu_pkt_m_valid; // @[lsu_dccm_ctl.scala 167:152] - wire _T_865 = _T_864 & io_lsu_pkt_m_bits_store; // @[lsu_dccm_ctl.scala 167:173] - wire _T_866 = _T_865 & io_lsu_pkt_m_bits_dma; // @[lsu_dccm_ctl.scala 167:199] - wire _T_867 = _T_866 & io_addr_in_dccm_m; // @[lsu_dccm_ctl.scala 167:223] - wire kill_ecc_corr_hi_r = _T_856 | _T_867; // @[lsu_dccm_ctl.scala 166:267] - wire _T_868 = io_lsu_pkt_r_bits_load & io_single_ecc_error_lo_r; // @[lsu_dccm_ctl.scala 169:60] - wire _T_869 = ~io_lsu_raw_fwd_lo_r; // @[lsu_dccm_ctl.scala 169:89] - wire ld_single_ecc_error_lo_r = _T_868 & _T_869; // @[lsu_dccm_ctl.scala 169:87] - wire _T_870 = io_lsu_pkt_r_bits_load & io_single_ecc_error_hi_r; // @[lsu_dccm_ctl.scala 170:60] - wire _T_871 = ~io_lsu_raw_fwd_hi_r; // @[lsu_dccm_ctl.scala 170:89] - wire ld_single_ecc_error_hi_r = _T_870 & _T_871; // @[lsu_dccm_ctl.scala 170:87] - wire _T_872 = ld_single_ecc_error_lo_r | ld_single_ecc_error_hi_r; // @[lsu_dccm_ctl.scala 171:63] - wire _T_873 = ~io_lsu_double_ecc_error_r; // @[lsu_dccm_ctl.scala 171:93] - wire _T_875 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[lsu_dccm_ctl.scala 172:81] - wire _T_876 = ld_single_ecc_error_lo_r & _T_875; // @[lsu_dccm_ctl.scala 172:62] - wire _T_877 = ~kill_ecc_corr_lo_r; // @[lsu_dccm_ctl.scala 172:108] - wire _T_879 = ld_single_ecc_error_hi_r & _T_875; // @[lsu_dccm_ctl.scala 173:62] - wire _T_880 = ~kill_ecc_corr_hi_r; // @[lsu_dccm_ctl.scala 173:108] - wire _T_881 = io_lsu_pkt_d_bits_word | io_lsu_pkt_d_bits_dword; // @[lsu_dccm_ctl.scala 175:125] - wire _T_882 = ~_T_881; // @[lsu_dccm_ctl.scala 175:100] - wire _T_884 = io_lsu_addr_d[1:0] != 2'h0; // @[lsu_dccm_ctl.scala 175:174] - wire _T_885 = _T_882 | _T_884; // @[lsu_dccm_ctl.scala 175:152] - wire _T_886 = io_lsu_pkt_d_bits_store & _T_885; // @[lsu_dccm_ctl.scala 175:97] - wire _T_887 = io_lsu_pkt_d_bits_load | _T_886; // @[lsu_dccm_ctl.scala 175:70] - wire _T_888 = io_lsu_pkt_d_valid & _T_887; // @[lsu_dccm_ctl.scala 175:44] - wire lsu_dccm_rden_d = _T_888 & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 175:191] + wire [7:0] _GEN_42 = {{1'd0}, _T_659[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_664 = _GEN_42 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_666 = {_T_659[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_668 = _T_666 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_669 = _T_664 | _T_668; // @[Bitwise.scala 103:39] + wire [7:0] _T_678 = _T_49 & dccm_rdata_r[55:48]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_679 = io_addr_in_pic_r ? picm_rd_data_r[55:48] : _T_678; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_680 = stbuf_fwdbyteen_r[6] ? stbuf_fwddata_r[55:48] : _T_679; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_684 = {{4'd0}, _T_680[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_686 = {_T_680[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_688 = _T_686 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_689 = _T_684 | _T_688; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_43 = {{2'd0}, _T_689[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_694 = _GEN_43 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_696 = {_T_689[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_698 = _T_696 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_699 = _T_694 | _T_698; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_44 = {{1'd0}, _T_699[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_704 = _GEN_44 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_706 = {_T_699[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_708 = _T_706 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_709 = _T_704 | _T_708; // @[Bitwise.scala 103:39] + wire [7:0] _T_718 = _T_49 & dccm_rdata_r[63:56]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_719 = io_addr_in_pic_r ? picm_rd_data_r[63:56] : _T_718; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_720 = stbuf_fwdbyteen_r[7] ? stbuf_fwddata_r[63:56] : _T_719; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_724 = {{4'd0}, _T_720[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_726 = {_T_720[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_728 = _T_726 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_729 = _T_724 | _T_728; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_45 = {{2'd0}, _T_729[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_734 = _GEN_45 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_736 = {_T_729[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_738 = _T_736 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_739 = _T_734 | _T_738; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_46 = {{1'd0}, _T_739[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_744 = _GEN_46 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_746 = {_T_739[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_748 = _T_746 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_749 = _T_744 | _T_748; // @[Bitwise.scala 103:39] + wire [63:0] _T_757 = {_T_469,_T_509,_T_549,_T_589,_T_629,_T_669,_T_709,_T_749}; // @[Cat.scala 29:58] + wire [63:0] _T_761 = {{32'd0}, _T_757[63:32]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_763 = {_T_757[31:0], 32'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_765 = _T_763 & 64'hffffffff00000000; // @[Bitwise.scala 103:75] + wire [63:0] _T_766 = _T_761 | _T_765; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_47 = {{16'd0}, _T_766[63:16]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_771 = _GEN_47 & 64'hffff0000ffff; // @[Bitwise.scala 103:31] + wire [63:0] _T_773 = {_T_766[47:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_775 = _T_773 & 64'hffff0000ffff0000; // @[Bitwise.scala 103:75] + wire [63:0] _T_776 = _T_771 | _T_775; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_48 = {{8'd0}, _T_776[63:8]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_781 = _GEN_48 & 64'hff00ff00ff00ff; // @[Bitwise.scala 103:31] + wire [63:0] _T_783 = {_T_776[55:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_785 = _T_783 & 64'hff00ff00ff00ff00; // @[Bitwise.scala 103:75] + wire [63:0] _T_786 = _T_781 | _T_785; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_49 = {{4'd0}, _T_786[63:4]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_791 = _GEN_49 & 64'hf0f0f0f0f0f0f0f; // @[Bitwise.scala 103:31] + wire [63:0] _T_793 = {_T_786[59:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_795 = _T_793 & 64'hf0f0f0f0f0f0f0f0; // @[Bitwise.scala 103:75] + wire [63:0] _T_796 = _T_791 | _T_795; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_50 = {{2'd0}, _T_796[63:2]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_801 = _GEN_50 & 64'h3333333333333333; // @[Bitwise.scala 103:31] + wire [63:0] _T_803 = {_T_796[61:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_805 = _T_803 & 64'hcccccccccccccccc; // @[Bitwise.scala 103:75] + wire [63:0] _T_806 = _T_801 | _T_805; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_51 = {{1'd0}, _T_806[63:1]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_811 = _GEN_51 & 64'h5555555555555555; // @[Bitwise.scala 103:31] + wire [63:0] _T_813 = {_T_806[62:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_815 = _T_813 & 64'haaaaaaaaaaaaaaaa; // @[Bitwise.scala 103:75] + wire [63:0] lsu_rdata_r = _T_811 | _T_815; // @[Bitwise.scala 103:39] + wire [3:0] _GEN_52 = {{2'd0}, io_lsu_addr_r[1:0]}; // @[lsu_dccm_ctl.scala 140:47] + wire [5:0] _T_818 = 4'h8 * _GEN_52; // @[lsu_dccm_ctl.scala 140:47] + wire [63:0] _T_819 = lsu_rdata_r >> _T_818; // @[lsu_dccm_ctl.scala 140:41] + wire [63:0] _T_822 = lsu_rdata_corr_r >> _T_818; // @[lsu_dccm_ctl.scala 141:47] + wire _T_825 = io_lsu_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 163:60] + wire _T_828 = io_end_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 163:133] + wire _T_829 = _T_825 | _T_828; // @[lsu_dccm_ctl.scala 163:101] + wire _T_830 = _T_829 & io_lsu_pkt_d_valid; // @[lsu_dccm_ctl.scala 163:175] + wire _T_831 = _T_830 & io_lsu_pkt_d_bits_store; // @[lsu_dccm_ctl.scala 163:196] + wire _T_832 = _T_831 & io_lsu_pkt_d_bits_dma; // @[lsu_dccm_ctl.scala 163:222] + wire _T_833 = _T_832 & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 163:246] + wire _T_836 = io_lsu_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 164:37] + wire _T_839 = io_end_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 164:110] + wire _T_840 = _T_836 | _T_839; // @[lsu_dccm_ctl.scala 164:78] + wire _T_841 = _T_840 & io_lsu_pkt_m_valid; // @[lsu_dccm_ctl.scala 164:152] + wire _T_842 = _T_841 & io_lsu_pkt_m_bits_store; // @[lsu_dccm_ctl.scala 164:173] + wire _T_843 = _T_842 & io_lsu_pkt_m_bits_dma; // @[lsu_dccm_ctl.scala 164:199] + wire _T_844 = _T_843 & io_addr_in_dccm_m; // @[lsu_dccm_ctl.scala 164:223] + wire kill_ecc_corr_lo_r = _T_833 | _T_844; // @[lsu_dccm_ctl.scala 163:267] + wire _T_847 = io_lsu_addr_d[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 166:60] + wire _T_850 = io_end_addr_d[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 166:133] + wire _T_851 = _T_847 | _T_850; // @[lsu_dccm_ctl.scala 166:101] + wire _T_852 = _T_851 & io_lsu_pkt_d_valid; // @[lsu_dccm_ctl.scala 166:175] + wire _T_853 = _T_852 & io_lsu_pkt_d_bits_store; // @[lsu_dccm_ctl.scala 166:196] + wire _T_854 = _T_853 & io_lsu_pkt_d_bits_dma; // @[lsu_dccm_ctl.scala 166:222] + wire _T_855 = _T_854 & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 166:246] + wire _T_858 = io_lsu_addr_m[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 167:37] + wire _T_861 = io_end_addr_m[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 167:110] + wire _T_862 = _T_858 | _T_861; // @[lsu_dccm_ctl.scala 167:78] + wire _T_863 = _T_862 & io_lsu_pkt_m_valid; // @[lsu_dccm_ctl.scala 167:152] + wire _T_864 = _T_863 & io_lsu_pkt_m_bits_store; // @[lsu_dccm_ctl.scala 167:173] + wire _T_865 = _T_864 & io_lsu_pkt_m_bits_dma; // @[lsu_dccm_ctl.scala 167:199] + wire _T_866 = _T_865 & io_addr_in_dccm_m; // @[lsu_dccm_ctl.scala 167:223] + wire kill_ecc_corr_hi_r = _T_855 | _T_866; // @[lsu_dccm_ctl.scala 166:267] + wire _T_867 = io_lsu_pkt_r_bits_load & io_single_ecc_error_lo_r; // @[lsu_dccm_ctl.scala 169:60] + wire _T_868 = ~io_lsu_raw_fwd_lo_r; // @[lsu_dccm_ctl.scala 169:89] + wire ld_single_ecc_error_lo_r = _T_867 & _T_868; // @[lsu_dccm_ctl.scala 169:87] + wire _T_869 = io_lsu_pkt_r_bits_load & io_single_ecc_error_hi_r; // @[lsu_dccm_ctl.scala 170:60] + wire _T_870 = ~io_lsu_raw_fwd_hi_r; // @[lsu_dccm_ctl.scala 170:89] + wire ld_single_ecc_error_hi_r = _T_869 & _T_870; // @[lsu_dccm_ctl.scala 170:87] + wire _T_871 = ld_single_ecc_error_lo_r | ld_single_ecc_error_hi_r; // @[lsu_dccm_ctl.scala 171:63] + wire _T_872 = ~io_lsu_double_ecc_error_r; // @[lsu_dccm_ctl.scala 171:93] + wire _T_874 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[lsu_dccm_ctl.scala 172:81] + wire _T_875 = ld_single_ecc_error_lo_r & _T_874; // @[lsu_dccm_ctl.scala 172:62] + wire _T_876 = ~kill_ecc_corr_lo_r; // @[lsu_dccm_ctl.scala 172:108] + wire _T_878 = ld_single_ecc_error_hi_r & _T_874; // @[lsu_dccm_ctl.scala 173:62] + wire _T_879 = ~kill_ecc_corr_hi_r; // @[lsu_dccm_ctl.scala 173:108] + wire _T_880 = io_lsu_pkt_d_bits_word | io_lsu_pkt_d_bits_dword; // @[lsu_dccm_ctl.scala 175:125] + wire _T_881 = ~_T_880; // @[lsu_dccm_ctl.scala 175:100] + wire _T_883 = io_lsu_addr_d[1:0] != 2'h0; // @[lsu_dccm_ctl.scala 175:174] + wire _T_884 = _T_881 | _T_883; // @[lsu_dccm_ctl.scala 175:152] + wire _T_885 = io_lsu_pkt_d_bits_store & _T_884; // @[lsu_dccm_ctl.scala 175:97] + wire _T_886 = io_lsu_pkt_d_bits_load | _T_885; // @[lsu_dccm_ctl.scala 175:70] + wire _T_887 = io_lsu_pkt_d_valid & _T_886; // @[lsu_dccm_ctl.scala 175:44] + wire lsu_dccm_rden_d = _T_887 & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 175:191] reg ld_single_ecc_error_lo_r_ff; // @[lsu_dccm_ctl.scala 284:73] reg ld_single_ecc_error_hi_r_ff; // @[lsu_dccm_ctl.scala 283:73] - wire _T_889 = ld_single_ecc_error_lo_r_ff | ld_single_ecc_error_hi_r_ff; // @[lsu_dccm_ctl.scala 178:63] + wire _T_888 = ld_single_ecc_error_lo_r_ff | ld_single_ecc_error_hi_r_ff; // @[lsu_dccm_ctl.scala 178:63] reg lsu_double_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 282:73] - wire _T_890 = ~lsu_double_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 178:96] - wire _T_892 = lsu_dccm_rden_d | io_dma_dccm_wen; // @[lsu_dccm_ctl.scala 179:75] - wire _T_893 = _T_892 | io_ld_single_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 179:93] - wire _T_894 = ~_T_893; // @[lsu_dccm_ctl.scala 179:57] - wire _T_897 = io_stbuf_addr_any[3:2] == io_lsu_addr_d[3:2]; // @[lsu_dccm_ctl.scala 180:95] - wire _T_900 = io_stbuf_addr_any[3:2] == io_end_addr_d[3:2]; // @[lsu_dccm_ctl.scala 181:76] - wire _T_901 = _T_897 | _T_900; // @[lsu_dccm_ctl.scala 180:171] - wire _T_902 = ~_T_901; // @[lsu_dccm_ctl.scala 180:24] - wire _T_903 = lsu_dccm_rden_d & _T_902; // @[lsu_dccm_ctl.scala 180:22] - wire _T_904 = _T_894 | _T_903; // @[lsu_dccm_ctl.scala 179:124] - wire _T_906 = io_dma_dccm_wen | io_lsu_stbuf_commit_any; // @[lsu_dccm_ctl.scala 185:41] - reg [15:0] ld_sec_addr_lo_r_ff; // @[lib.scala 374:16] - reg [15:0] ld_sec_addr_hi_r_ff; // @[lib.scala 374:16] - wire [15:0] _T_913 = ld_single_ecc_error_lo_r_ff ? ld_sec_addr_lo_r_ff : ld_sec_addr_hi_r_ff; // @[lsu_dccm_ctl.scala 189:8] - wire [15:0] _T_917 = io_dma_dccm_wen ? io_lsu_addr_d[15:0] : io_stbuf_addr_any; // @[lsu_dccm_ctl.scala 190:8] - wire [15:0] _T_923 = ld_single_ecc_error_hi_r_ff ? ld_sec_addr_hi_r_ff : ld_sec_addr_lo_r_ff; // @[lsu_dccm_ctl.scala 193:8] - wire [15:0] _T_927 = io_dma_dccm_wen ? io_end_addr_d : io_stbuf_addr_any; // @[lsu_dccm_ctl.scala 194:8] - wire [38:0] _T_935 = {io_sec_data_ecc_lo_r_ff,io_sec_data_lo_r_ff}; // @[Cat.scala 29:58] - wire [38:0] _T_938 = {io_sec_data_ecc_hi_r_ff,io_sec_data_hi_r_ff}; // @[Cat.scala 29:58] - wire [38:0] _T_939 = ld_single_ecc_error_lo_r_ff ? _T_935 : _T_938; // @[lsu_dccm_ctl.scala 200:8] - wire [38:0] _T_943 = {io_dma_dccm_wdata_ecc_lo,io_dma_dccm_wdata_lo}; // @[Cat.scala 29:58] - wire [38:0] _T_946 = {io_stbuf_ecc_any,io_stbuf_data_any}; // @[Cat.scala 29:58] - wire [38:0] _T_947 = io_dma_dccm_wen ? _T_943 : _T_946; // @[lsu_dccm_ctl.scala 202:8] - wire [38:0] _T_957 = ld_single_ecc_error_hi_r_ff ? _T_938 : _T_935; // @[lsu_dccm_ctl.scala 206:8] - wire [38:0] _T_961 = {io_dma_dccm_wdata_ecc_hi,io_dma_dccm_wdata_hi}; // @[Cat.scala 29:58] - wire [38:0] _T_965 = io_dma_dccm_wen ? _T_961 : _T_946; // @[lsu_dccm_ctl.scala 208:8] - wire [3:0] _T_968 = io_lsu_pkt_m_bits_store ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_970 = io_lsu_pkt_m_bits_by ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_971 = _T_970 & 4'h1; // @[lsu_dccm_ctl.scala 212:94] - wire [3:0] _T_973 = io_lsu_pkt_m_bits_half ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_974 = _T_973 & 4'h3; // @[lsu_dccm_ctl.scala 213:38] - wire [3:0] _T_975 = _T_971 | _T_974; // @[lsu_dccm_ctl.scala 212:107] - wire [3:0] _T_977 = io_lsu_pkt_m_bits_word ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_979 = _T_975 | _T_977; // @[lsu_dccm_ctl.scala 213:51] - wire [3:0] store_byteen_m = _T_968 & _T_979; // @[lsu_dccm_ctl.scala 212:58] - wire [3:0] _T_981 = io_lsu_pkt_r_bits_store ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_983 = io_lsu_pkt_r_bits_by ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_984 = _T_983 & 4'h1; // @[lsu_dccm_ctl.scala 216:94] - wire [3:0] _T_986 = io_lsu_pkt_r_bits_half ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_987 = _T_986 & 4'h3; // @[lsu_dccm_ctl.scala 217:38] - wire [3:0] _T_988 = _T_984 | _T_987; // @[lsu_dccm_ctl.scala 216:107] - wire [3:0] _T_990 = io_lsu_pkt_r_bits_word ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_992 = _T_988 | _T_990; // @[lsu_dccm_ctl.scala 217:51] - wire [3:0] store_byteen_r = _T_981 & _T_992; // @[lsu_dccm_ctl.scala 216:58] - wire [6:0] _GEN_60 = {{3'd0}, store_byteen_m}; // @[lsu_dccm_ctl.scala 220:45] - wire [6:0] _T_995 = _GEN_60 << io_lsu_addr_m[1:0]; // @[lsu_dccm_ctl.scala 220:45] - wire [6:0] _GEN_61 = {{3'd0}, store_byteen_r}; // @[lsu_dccm_ctl.scala 222:45] - wire [6:0] _T_998 = _GEN_61 << io_lsu_addr_r[1:0]; // @[lsu_dccm_ctl.scala 222:45] - wire _T_1001 = io_stbuf_addr_any[15:2] == io_lsu_addr_m[15:2]; // @[lsu_dccm_ctl.scala 225:67] - wire dccm_wr_bypass_d_m_lo = _T_1001 & io_addr_in_dccm_m; // @[lsu_dccm_ctl.scala 225:101] - wire _T_1004 = io_stbuf_addr_any[15:2] == io_end_addr_m[15:2]; // @[lsu_dccm_ctl.scala 226:67] - wire dccm_wr_bypass_d_m_hi = _T_1004 & io_addr_in_dccm_m; // @[lsu_dccm_ctl.scala 226:101] - wire _T_1007 = io_stbuf_addr_any[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 228:67] - wire dccm_wr_bypass_d_r_lo = _T_1007 & io_addr_in_dccm_r; // @[lsu_dccm_ctl.scala 228:101] - wire _T_1010 = io_stbuf_addr_any[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 229:67] - wire dccm_wr_bypass_d_r_hi = _T_1010 & io_addr_in_dccm_r; // @[lsu_dccm_ctl.scala 229:101] - wire [63:0] _T_1013 = {32'h0,io_store_data_m}; // @[Cat.scala 29:58] - wire [126:0] _GEN_63 = {{63'd0}, _T_1013}; // @[lsu_dccm_ctl.scala 258:72] - wire [126:0] _T_1016 = _GEN_63 << _T_819; // @[lsu_dccm_ctl.scala 258:72] - wire [63:0] store_data_pre_m = _T_1016[63:0]; // @[lsu_dccm_ctl.scala 258:29] - wire [31:0] store_data_hi_m = store_data_pre_m[63:32]; // @[lsu_dccm_ctl.scala 259:48] - wire [31:0] store_data_lo_m = store_data_pre_m[31:0]; // @[lsu_dccm_ctl.scala 260:48] - wire [7:0] store_byteen_ext_m = {{1'd0}, _T_995}; // @[lsu_dccm_ctl.scala 220:22] - wire _T_1022 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_m_lo; // @[lsu_dccm_ctl.scala 261:211] - wire [7:0] _T_1026 = _T_1022 ? io_stbuf_data_any[7:0] : io_sec_data_lo_m[7:0]; // @[lsu_dccm_ctl.scala 261:185] - wire [7:0] _T_1027 = store_byteen_ext_m[0] ? store_data_lo_m[7:0] : _T_1026; // @[lsu_dccm_ctl.scala 261:120] - wire [7:0] _T_1031 = {{4'd0}, _T_1027[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1033 = {_T_1027[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1035 = _T_1033 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1036 = _T_1031 | _T_1035; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_64 = {{2'd0}, _T_1036[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1041 = _GEN_64 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1043 = {_T_1036[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1045 = _T_1043 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1046 = _T_1041 | _T_1045; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_65 = {{1'd0}, _T_1046[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1051 = _GEN_65 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1053 = {_T_1046[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1055 = _T_1053 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1056 = _T_1051 | _T_1055; // @[Bitwise.scala 103:39] - wire [7:0] _T_1064 = _T_1022 ? io_stbuf_data_any[15:8] : io_sec_data_lo_m[15:8]; // @[lsu_dccm_ctl.scala 261:185] - wire [7:0] _T_1065 = store_byteen_ext_m[1] ? store_data_lo_m[15:8] : _T_1064; // @[lsu_dccm_ctl.scala 261:120] - wire [7:0] _T_1069 = {{4'd0}, _T_1065[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1071 = {_T_1065[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1073 = _T_1071 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1074 = _T_1069 | _T_1073; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_66 = {{2'd0}, _T_1074[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1079 = _GEN_66 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1081 = {_T_1074[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1083 = _T_1081 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1084 = _T_1079 | _T_1083; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_67 = {{1'd0}, _T_1084[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1089 = _GEN_67 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1091 = {_T_1084[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1093 = _T_1091 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1094 = _T_1089 | _T_1093; // @[Bitwise.scala 103:39] - wire [7:0] _T_1102 = _T_1022 ? io_stbuf_data_any[23:16] : io_sec_data_lo_m[23:16]; // @[lsu_dccm_ctl.scala 261:185] - wire [7:0] _T_1103 = store_byteen_ext_m[2] ? store_data_lo_m[23:16] : _T_1102; // @[lsu_dccm_ctl.scala 261:120] - wire [7:0] _T_1107 = {{4'd0}, _T_1103[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1109 = {_T_1103[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1111 = _T_1109 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1112 = _T_1107 | _T_1111; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_68 = {{2'd0}, _T_1112[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1117 = _GEN_68 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1119 = {_T_1112[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1121 = _T_1119 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1122 = _T_1117 | _T_1121; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_69 = {{1'd0}, _T_1122[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1127 = _GEN_69 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1129 = {_T_1122[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1131 = _T_1129 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1132 = _T_1127 | _T_1131; // @[Bitwise.scala 103:39] - wire [7:0] _T_1140 = _T_1022 ? io_stbuf_data_any[31:24] : io_sec_data_lo_m[31:24]; // @[lsu_dccm_ctl.scala 261:185] - wire [7:0] _T_1141 = store_byteen_ext_m[3] ? store_data_lo_m[31:24] : _T_1140; // @[lsu_dccm_ctl.scala 261:120] - wire [7:0] _T_1145 = {{4'd0}, _T_1141[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1147 = {_T_1141[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1149 = _T_1147 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1150 = _T_1145 | _T_1149; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_70 = {{2'd0}, _T_1150[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1155 = _GEN_70 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1157 = {_T_1150[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1159 = _T_1157 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1160 = _T_1155 | _T_1159; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_71 = {{1'd0}, _T_1160[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1165 = _GEN_71 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1167 = {_T_1160[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1169 = _T_1167 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1170 = _T_1165 | _T_1169; // @[Bitwise.scala 103:39] - wire [31:0] _T_1174 = {_T_1056,_T_1094,_T_1132,_T_1170}; // @[Cat.scala 29:58] - wire [31:0] _T_1178 = {{16'd0}, _T_1174[31:16]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1180 = {_T_1174[15:0], 16'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1182 = _T_1180 & 32'hffff0000; // @[Bitwise.scala 103:75] - wire [31:0] _T_1183 = _T_1178 | _T_1182; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_72 = {{8'd0}, _T_1183[31:8]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1188 = _GEN_72 & 32'hff00ff; // @[Bitwise.scala 103:31] - wire [31:0] _T_1190 = {_T_1183[23:0], 8'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1192 = _T_1190 & 32'hff00ff00; // @[Bitwise.scala 103:75] - wire [31:0] _T_1193 = _T_1188 | _T_1192; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_73 = {{4'd0}, _T_1193[31:4]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1198 = _GEN_73 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] - wire [31:0] _T_1200 = {_T_1193[27:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1202 = _T_1200 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] - wire [31:0] _T_1203 = _T_1198 | _T_1202; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_74 = {{2'd0}, _T_1203[31:2]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1208 = _GEN_74 & 32'h33333333; // @[Bitwise.scala 103:31] - wire [31:0] _T_1210 = {_T_1203[29:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1212 = _T_1210 & 32'hcccccccc; // @[Bitwise.scala 103:75] - wire [31:0] _T_1213 = _T_1208 | _T_1212; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_75 = {{1'd0}, _T_1213[31:1]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1218 = _GEN_75 & 32'h55555555; // @[Bitwise.scala 103:31] - wire [31:0] _T_1220 = {_T_1213[30:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1222 = _T_1220 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] - reg [31:0] _T_1224; // @[lsu_dccm_ctl.scala 261:72] - wire _T_1228 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_m_hi; // @[lsu_dccm_ctl.scala 262:177] - wire [7:0] _T_1232 = _T_1228 ? io_stbuf_data_any[7:0] : io_sec_data_hi_m[7:0]; // @[lsu_dccm_ctl.scala 262:151] - wire [7:0] _T_1233 = store_byteen_ext_m[4] ? store_data_hi_m[7:0] : _T_1232; // @[lsu_dccm_ctl.scala 262:86] - wire [7:0] _T_1237 = {{4'd0}, _T_1233[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1239 = {_T_1233[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1241 = _T_1239 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1242 = _T_1237 | _T_1241; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_76 = {{2'd0}, _T_1242[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1247 = _GEN_76 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1249 = {_T_1242[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1251 = _T_1249 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1252 = _T_1247 | _T_1251; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_77 = {{1'd0}, _T_1252[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1257 = _GEN_77 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1259 = {_T_1252[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1261 = _T_1259 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1262 = _T_1257 | _T_1261; // @[Bitwise.scala 103:39] - wire [7:0] _T_1270 = _T_1228 ? io_stbuf_data_any[15:8] : io_sec_data_hi_m[15:8]; // @[lsu_dccm_ctl.scala 262:151] - wire [7:0] _T_1271 = store_byteen_ext_m[5] ? store_data_hi_m[15:8] : _T_1270; // @[lsu_dccm_ctl.scala 262:86] - wire [7:0] _T_1275 = {{4'd0}, _T_1271[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1277 = {_T_1271[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1279 = _T_1277 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1280 = _T_1275 | _T_1279; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_78 = {{2'd0}, _T_1280[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1285 = _GEN_78 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1287 = {_T_1280[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1289 = _T_1287 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1290 = _T_1285 | _T_1289; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_79 = {{1'd0}, _T_1290[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1295 = _GEN_79 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1297 = {_T_1290[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1299 = _T_1297 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1300 = _T_1295 | _T_1299; // @[Bitwise.scala 103:39] - wire [7:0] _T_1308 = _T_1228 ? io_stbuf_data_any[23:16] : io_sec_data_hi_m[23:16]; // @[lsu_dccm_ctl.scala 262:151] - wire [7:0] _T_1309 = store_byteen_ext_m[6] ? store_data_hi_m[23:16] : _T_1308; // @[lsu_dccm_ctl.scala 262:86] - wire [7:0] _T_1313 = {{4'd0}, _T_1309[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1315 = {_T_1309[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1317 = _T_1315 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1318 = _T_1313 | _T_1317; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_80 = {{2'd0}, _T_1318[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1323 = _GEN_80 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1325 = {_T_1318[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1327 = _T_1325 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1328 = _T_1323 | _T_1327; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_81 = {{1'd0}, _T_1328[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1333 = _GEN_81 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1335 = {_T_1328[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1337 = _T_1335 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1338 = _T_1333 | _T_1337; // @[Bitwise.scala 103:39] - wire [7:0] _T_1346 = _T_1228 ? io_stbuf_data_any[31:24] : io_sec_data_hi_m[31:24]; // @[lsu_dccm_ctl.scala 262:151] - wire [7:0] _T_1347 = store_byteen_ext_m[7] ? store_data_hi_m[31:24] : _T_1346; // @[lsu_dccm_ctl.scala 262:86] - wire [7:0] _T_1351 = {{4'd0}, _T_1347[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1353 = {_T_1347[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1355 = _T_1353 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1356 = _T_1351 | _T_1355; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_82 = {{2'd0}, _T_1356[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1361 = _GEN_82 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1363 = {_T_1356[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1365 = _T_1363 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1366 = _T_1361 | _T_1365; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_83 = {{1'd0}, _T_1366[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1371 = _GEN_83 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1373 = {_T_1366[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1375 = _T_1373 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1376 = _T_1371 | _T_1375; // @[Bitwise.scala 103:39] - wire [31:0] _T_1380 = {_T_1262,_T_1300,_T_1338,_T_1376}; // @[Cat.scala 29:58] - wire [31:0] _T_1384 = {{16'd0}, _T_1380[31:16]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1386 = {_T_1380[15:0], 16'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1388 = _T_1386 & 32'hffff0000; // @[Bitwise.scala 103:75] - wire [31:0] _T_1389 = _T_1384 | _T_1388; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_84 = {{8'd0}, _T_1389[31:8]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1394 = _GEN_84 & 32'hff00ff; // @[Bitwise.scala 103:31] - wire [31:0] _T_1396 = {_T_1389[23:0], 8'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1398 = _T_1396 & 32'hff00ff00; // @[Bitwise.scala 103:75] - wire [31:0] _T_1399 = _T_1394 | _T_1398; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_85 = {{4'd0}, _T_1399[31:4]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1404 = _GEN_85 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] - wire [31:0] _T_1406 = {_T_1399[27:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1408 = _T_1406 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] - wire [31:0] _T_1409 = _T_1404 | _T_1408; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_86 = {{2'd0}, _T_1409[31:2]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1414 = _GEN_86 & 32'h33333333; // @[Bitwise.scala 103:31] - wire [31:0] _T_1416 = {_T_1409[29:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1418 = _T_1416 & 32'hcccccccc; // @[Bitwise.scala 103:75] - wire [31:0] _T_1419 = _T_1414 | _T_1418; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_87 = {{1'd0}, _T_1419[31:1]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1424 = _GEN_87 & 32'h55555555; // @[Bitwise.scala 103:31] - wire [31:0] _T_1426 = {_T_1419[30:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1428 = _T_1426 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] - wire _T_1430 = io_ldst_dual_m & io_lsu_pkt_m_valid; // @[lsu_dccm_ctl.scala 262:295] - wire _T_1431 = _T_1430 & io_lsu_pkt_m_bits_store; // @[lsu_dccm_ctl.scala 262:316] - reg [31:0] _T_1435; // @[lib.scala 374:16] - wire _T_1436 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_r_lo; // @[lsu_dccm_ctl.scala 263:105] - wire [7:0] store_byteen_ext_r = {{1'd0}, _T_998}; // @[lsu_dccm_ctl.scala 222:22] - wire _T_1438 = ~store_byteen_ext_r[0]; // @[lsu_dccm_ctl.scala 263:131] - wire _T_1439 = _T_1436 & _T_1438; // @[lsu_dccm_ctl.scala 263:129] - wire [7:0] _T_1443 = _T_1439 ? io_stbuf_data_any[7:0] : io_store_data_lo_r[7:0]; // @[lsu_dccm_ctl.scala 263:79] - wire [7:0] _T_1447 = {{4'd0}, _T_1443[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1449 = {_T_1443[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1451 = _T_1449 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1452 = _T_1447 | _T_1451; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_88 = {{2'd0}, _T_1452[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1457 = _GEN_88 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1459 = {_T_1452[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1461 = _T_1459 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1462 = _T_1457 | _T_1461; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_89 = {{1'd0}, _T_1462[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1467 = _GEN_89 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1469 = {_T_1462[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1471 = _T_1469 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1472 = _T_1467 | _T_1471; // @[Bitwise.scala 103:39] - wire _T_1475 = ~store_byteen_ext_r[1]; // @[lsu_dccm_ctl.scala 263:131] - wire _T_1476 = _T_1436 & _T_1475; // @[lsu_dccm_ctl.scala 263:129] - wire [7:0] _T_1480 = _T_1476 ? io_stbuf_data_any[15:8] : io_store_data_lo_r[15:8]; // @[lsu_dccm_ctl.scala 263:79] - wire [7:0] _T_1484 = {{4'd0}, _T_1480[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1486 = {_T_1480[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1488 = _T_1486 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1489 = _T_1484 | _T_1488; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_90 = {{2'd0}, _T_1489[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1494 = _GEN_90 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1496 = {_T_1489[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1498 = _T_1496 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1499 = _T_1494 | _T_1498; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_91 = {{1'd0}, _T_1499[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1504 = _GEN_91 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1506 = {_T_1499[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1508 = _T_1506 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1509 = _T_1504 | _T_1508; // @[Bitwise.scala 103:39] - wire _T_1512 = ~store_byteen_ext_r[2]; // @[lsu_dccm_ctl.scala 263:131] - wire _T_1513 = _T_1436 & _T_1512; // @[lsu_dccm_ctl.scala 263:129] - wire [7:0] _T_1517 = _T_1513 ? io_stbuf_data_any[23:16] : io_store_data_lo_r[23:16]; // @[lsu_dccm_ctl.scala 263:79] - wire [7:0] _T_1521 = {{4'd0}, _T_1517[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1523 = {_T_1517[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1525 = _T_1523 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1526 = _T_1521 | _T_1525; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_92 = {{2'd0}, _T_1526[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1531 = _GEN_92 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1533 = {_T_1526[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1535 = _T_1533 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1536 = _T_1531 | _T_1535; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_93 = {{1'd0}, _T_1536[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1541 = _GEN_93 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1543 = {_T_1536[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1545 = _T_1543 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1546 = _T_1541 | _T_1545; // @[Bitwise.scala 103:39] - wire _T_1549 = ~store_byteen_ext_r[3]; // @[lsu_dccm_ctl.scala 263:131] - wire _T_1550 = _T_1436 & _T_1549; // @[lsu_dccm_ctl.scala 263:129] - wire [7:0] _T_1554 = _T_1550 ? io_stbuf_data_any[31:24] : io_store_data_lo_r[31:24]; // @[lsu_dccm_ctl.scala 263:79] - wire [7:0] _T_1558 = {{4'd0}, _T_1554[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1560 = {_T_1554[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1562 = _T_1560 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1563 = _T_1558 | _T_1562; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_94 = {{2'd0}, _T_1563[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1568 = _GEN_94 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1570 = {_T_1563[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1572 = _T_1570 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1573 = _T_1568 | _T_1572; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_95 = {{1'd0}, _T_1573[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1578 = _GEN_95 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1580 = {_T_1573[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1582 = _T_1580 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1583 = _T_1578 | _T_1582; // @[Bitwise.scala 103:39] - wire [31:0] _T_1587 = {_T_1472,_T_1509,_T_1546,_T_1583}; // @[Cat.scala 29:58] - wire [31:0] _T_1591 = {{16'd0}, _T_1587[31:16]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1593 = {_T_1587[15:0], 16'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1595 = _T_1593 & 32'hffff0000; // @[Bitwise.scala 103:75] - wire [31:0] _T_1596 = _T_1591 | _T_1595; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_96 = {{8'd0}, _T_1596[31:8]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1601 = _GEN_96 & 32'hff00ff; // @[Bitwise.scala 103:31] - wire [31:0] _T_1603 = {_T_1596[23:0], 8'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1605 = _T_1603 & 32'hff00ff00; // @[Bitwise.scala 103:75] - wire [31:0] _T_1606 = _T_1601 | _T_1605; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_97 = {{4'd0}, _T_1606[31:4]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1611 = _GEN_97 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] - wire [31:0] _T_1613 = {_T_1606[27:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1615 = _T_1613 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] - wire [31:0] _T_1616 = _T_1611 | _T_1615; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_98 = {{2'd0}, _T_1616[31:2]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1621 = _GEN_98 & 32'h33333333; // @[Bitwise.scala 103:31] - wire [31:0] _T_1623 = {_T_1616[29:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1625 = _T_1623 & 32'hcccccccc; // @[Bitwise.scala 103:75] - wire [31:0] _T_1626 = _T_1621 | _T_1625; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_99 = {{1'd0}, _T_1626[31:1]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1631 = _GEN_99 & 32'h55555555; // @[Bitwise.scala 103:31] - wire [31:0] _T_1633 = {_T_1626[30:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1635 = _T_1633 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] - wire _T_1637 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_r_hi; // @[lsu_dccm_ctl.scala 264:105] - wire _T_1639 = ~store_byteen_ext_r[4]; // @[lsu_dccm_ctl.scala 264:131] - wire _T_1640 = _T_1637 & _T_1639; // @[lsu_dccm_ctl.scala 264:129] - wire [7:0] _T_1644 = _T_1640 ? io_stbuf_data_any[7:0] : io_store_data_hi_r[7:0]; // @[lsu_dccm_ctl.scala 264:79] - wire [7:0] _T_1648 = {{4'd0}, _T_1644[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1650 = {_T_1644[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1652 = _T_1650 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1653 = _T_1648 | _T_1652; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_100 = {{2'd0}, _T_1653[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1658 = _GEN_100 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1660 = {_T_1653[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1662 = _T_1660 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1663 = _T_1658 | _T_1662; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_101 = {{1'd0}, _T_1663[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1668 = _GEN_101 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1670 = {_T_1663[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1672 = _T_1670 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1673 = _T_1668 | _T_1672; // @[Bitwise.scala 103:39] - wire _T_1676 = ~store_byteen_ext_r[5]; // @[lsu_dccm_ctl.scala 264:131] - wire _T_1677 = _T_1637 & _T_1676; // @[lsu_dccm_ctl.scala 264:129] - wire [7:0] _T_1681 = _T_1677 ? io_stbuf_data_any[15:8] : io_store_data_hi_r[15:8]; // @[lsu_dccm_ctl.scala 264:79] - wire [7:0] _T_1685 = {{4'd0}, _T_1681[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1687 = {_T_1681[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1689 = _T_1687 & 8'hf0; // @[Bitwise.scala 103:75] + wire _T_889 = ~lsu_double_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 178:96] + wire _T_891 = lsu_dccm_rden_d | io_dma_dccm_wen; // @[lsu_dccm_ctl.scala 179:75] + wire _T_892 = _T_891 | io_ld_single_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 179:93] + wire _T_893 = ~_T_892; // @[lsu_dccm_ctl.scala 179:57] + wire _T_896 = io_stbuf_addr_any[3:2] == io_lsu_addr_d[3:2]; // @[lsu_dccm_ctl.scala 180:95] + wire _T_899 = io_stbuf_addr_any[3:2] == io_end_addr_d[3:2]; // @[lsu_dccm_ctl.scala 181:76] + wire _T_900 = _T_896 | _T_899; // @[lsu_dccm_ctl.scala 180:171] + wire _T_901 = ~_T_900; // @[lsu_dccm_ctl.scala 180:24] + wire _T_902 = lsu_dccm_rden_d & _T_901; // @[lsu_dccm_ctl.scala 180:22] + wire _T_903 = _T_893 | _T_902; // @[lsu_dccm_ctl.scala 179:124] + wire _T_905 = io_dma_dccm_wen | io_lsu_stbuf_commit_any; // @[lsu_dccm_ctl.scala 185:41] + reg [15:0] ld_sec_addr_lo_r_ff; // @[Reg.scala 27:20] + reg [15:0] ld_sec_addr_hi_r_ff; // @[Reg.scala 27:20] + wire [15:0] _T_912 = ld_single_ecc_error_lo_r_ff ? ld_sec_addr_lo_r_ff : ld_sec_addr_hi_r_ff; // @[lsu_dccm_ctl.scala 189:8] + wire [15:0] _T_916 = io_dma_dccm_wen ? io_lsu_addr_d[15:0] : io_stbuf_addr_any; // @[lsu_dccm_ctl.scala 190:8] + wire [15:0] _T_922 = ld_single_ecc_error_hi_r_ff ? ld_sec_addr_hi_r_ff : ld_sec_addr_lo_r_ff; // @[lsu_dccm_ctl.scala 193:8] + wire [15:0] _T_926 = io_dma_dccm_wen ? io_end_addr_d : io_stbuf_addr_any; // @[lsu_dccm_ctl.scala 194:8] + wire [38:0] _T_934 = {io_sec_data_ecc_lo_r_ff,io_sec_data_lo_r_ff}; // @[Cat.scala 29:58] + wire [38:0] _T_937 = {io_sec_data_ecc_hi_r_ff,io_sec_data_hi_r_ff}; // @[Cat.scala 29:58] + wire [38:0] _T_938 = ld_single_ecc_error_lo_r_ff ? _T_934 : _T_937; // @[lsu_dccm_ctl.scala 200:8] + wire [38:0] _T_942 = {io_dma_dccm_wdata_ecc_lo,io_dma_dccm_wdata_lo}; // @[Cat.scala 29:58] + wire [38:0] _T_945 = {io_stbuf_ecc_any,io_stbuf_data_any}; // @[Cat.scala 29:58] + wire [38:0] _T_946 = io_dma_dccm_wen ? _T_942 : _T_945; // @[lsu_dccm_ctl.scala 202:8] + wire [38:0] _T_956 = ld_single_ecc_error_hi_r_ff ? _T_937 : _T_934; // @[lsu_dccm_ctl.scala 206:8] + wire [38:0] _T_960 = {io_dma_dccm_wdata_ecc_hi,io_dma_dccm_wdata_hi}; // @[Cat.scala 29:58] + wire [38:0] _T_964 = io_dma_dccm_wen ? _T_960 : _T_945; // @[lsu_dccm_ctl.scala 208:8] + wire [3:0] _T_980 = io_lsu_pkt_r_bits_store ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_982 = io_lsu_pkt_r_bits_by ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_983 = _T_982 & 4'h1; // @[lsu_dccm_ctl.scala 216:94] + wire [3:0] _T_985 = io_lsu_pkt_r_bits_half ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_986 = _T_985 & 4'h3; // @[lsu_dccm_ctl.scala 217:38] + wire [3:0] _T_987 = _T_983 | _T_986; // @[lsu_dccm_ctl.scala 216:107] + wire [3:0] _T_989 = io_lsu_pkt_r_bits_word ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_991 = _T_987 | _T_989; // @[lsu_dccm_ctl.scala 217:51] + wire [3:0] store_byteen_r = _T_980 & _T_991; // @[lsu_dccm_ctl.scala 216:58] + wire [6:0] _GEN_55 = {{3'd0}, store_byteen_r}; // @[lsu_dccm_ctl.scala 222:45] + wire [6:0] _T_997 = _GEN_55 << io_lsu_addr_r[1:0]; // @[lsu_dccm_ctl.scala 222:45] + wire _T_1000 = io_stbuf_addr_any[15:2] == io_lsu_addr_m[15:2]; // @[lsu_dccm_ctl.scala 225:67] + wire _T_1003 = io_stbuf_addr_any[15:2] == io_end_addr_m[15:2]; // @[lsu_dccm_ctl.scala 226:67] + wire _T_1006 = io_stbuf_addr_any[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 228:67] + wire dccm_wr_bypass_d_r_lo = _T_1006 & io_addr_in_dccm_r; // @[lsu_dccm_ctl.scala 228:101] + wire [63:0] _T_1012 = {32'h0,io_store_data_r}; // @[Cat.scala 29:58] + wire [126:0] _GEN_57 = {{63'd0}, _T_1012}; // @[lsu_dccm_ctl.scala 243:72] + wire [126:0] _T_1015 = _GEN_57 << _T_818; // @[lsu_dccm_ctl.scala 243:72] + wire [63:0] store_data_pre_r = _T_1015[63:0]; // @[lsu_dccm_ctl.scala 243:29] + wire [31:0] store_data_pre_hi_r = store_data_pre_r[63:32]; // @[lsu_dccm_ctl.scala 244:48] + wire [31:0] store_data_pre_lo_r = store_data_pre_r[31:0]; // @[lsu_dccm_ctl.scala 245:48] + wire [7:0] store_byteen_ext_r = {{1'd0}, _T_997}; // @[lsu_dccm_ctl.scala 222:22] + reg dccm_wren_Q; // @[lsu_dccm_ctl.scala 250:69] + reg dccm_wr_bypass_d_m_lo_Q; // @[lsu_dccm_ctl.scala 252:69] + wire _T_1021 = dccm_wren_Q & dccm_wr_bypass_d_m_lo_Q; // @[lsu_dccm_ctl.scala 246:162] + reg [31:0] dccm_wr_data_Q; // @[Reg.scala 27:20] + wire [7:0] _T_1025 = _T_1021 ? dccm_wr_data_Q[7:0] : io_sec_data_lo_r[7:0]; // @[lsu_dccm_ctl.scala 246:148] + wire [7:0] _T_1026 = store_byteen_ext_r[0] ? store_data_pre_lo_r[7:0] : _T_1025; // @[lsu_dccm_ctl.scala 246:79] + wire [7:0] _T_1030 = {{4'd0}, _T_1026[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1032 = {_T_1026[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1034 = _T_1032 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1035 = _T_1030 | _T_1034; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_58 = {{2'd0}, _T_1035[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1040 = _GEN_58 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1042 = {_T_1035[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1044 = _T_1042 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1045 = _T_1040 | _T_1044; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_59 = {{1'd0}, _T_1045[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1050 = _GEN_59 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1052 = {_T_1045[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1054 = _T_1052 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1055 = _T_1050 | _T_1054; // @[Bitwise.scala 103:39] + wire [7:0] _T_1063 = _T_1021 ? dccm_wr_data_Q[15:8] : io_sec_data_lo_r[15:8]; // @[lsu_dccm_ctl.scala 246:148] + wire [7:0] _T_1064 = store_byteen_ext_r[1] ? store_data_pre_lo_r[15:8] : _T_1063; // @[lsu_dccm_ctl.scala 246:79] + wire [7:0] _T_1068 = {{4'd0}, _T_1064[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1070 = {_T_1064[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1072 = _T_1070 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1073 = _T_1068 | _T_1072; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_60 = {{2'd0}, _T_1073[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1078 = _GEN_60 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1080 = {_T_1073[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1082 = _T_1080 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1083 = _T_1078 | _T_1082; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_61 = {{1'd0}, _T_1083[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1088 = _GEN_61 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1090 = {_T_1083[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1092 = _T_1090 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1093 = _T_1088 | _T_1092; // @[Bitwise.scala 103:39] + wire [7:0] _T_1101 = _T_1021 ? dccm_wr_data_Q[23:16] : io_sec_data_lo_r[23:16]; // @[lsu_dccm_ctl.scala 246:148] + wire [7:0] _T_1102 = store_byteen_ext_r[2] ? store_data_pre_lo_r[23:16] : _T_1101; // @[lsu_dccm_ctl.scala 246:79] + wire [7:0] _T_1106 = {{4'd0}, _T_1102[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1108 = {_T_1102[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1110 = _T_1108 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1111 = _T_1106 | _T_1110; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_62 = {{2'd0}, _T_1111[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1116 = _GEN_62 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1118 = {_T_1111[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1120 = _T_1118 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1121 = _T_1116 | _T_1120; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_63 = {{1'd0}, _T_1121[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1126 = _GEN_63 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1128 = {_T_1121[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1130 = _T_1128 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1131 = _T_1126 | _T_1130; // @[Bitwise.scala 103:39] + wire [7:0] _T_1139 = _T_1021 ? dccm_wr_data_Q[31:24] : io_sec_data_lo_r[31:24]; // @[lsu_dccm_ctl.scala 246:148] + wire [7:0] _T_1140 = store_byteen_ext_r[3] ? store_data_pre_lo_r[31:24] : _T_1139; // @[lsu_dccm_ctl.scala 246:79] + wire [7:0] _T_1144 = {{4'd0}, _T_1140[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1146 = {_T_1140[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1148 = _T_1146 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1149 = _T_1144 | _T_1148; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_64 = {{2'd0}, _T_1149[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1154 = _GEN_64 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1156 = {_T_1149[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1158 = _T_1156 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1159 = _T_1154 | _T_1158; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_65 = {{1'd0}, _T_1159[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1164 = _GEN_65 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1166 = {_T_1159[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1168 = _T_1166 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1169 = _T_1164 | _T_1168; // @[Bitwise.scala 103:39] + wire [31:0] _T_1173 = {_T_1055,_T_1093,_T_1131,_T_1169}; // @[Cat.scala 29:58] + wire [31:0] _T_1177 = {{16'd0}, _T_1173[31:16]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1179 = {_T_1173[15:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1181 = _T_1179 & 32'hffff0000; // @[Bitwise.scala 103:75] + wire [31:0] _T_1182 = _T_1177 | _T_1181; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_66 = {{8'd0}, _T_1182[31:8]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1187 = _GEN_66 & 32'hff00ff; // @[Bitwise.scala 103:31] + wire [31:0] _T_1189 = {_T_1182[23:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1191 = _T_1189 & 32'hff00ff00; // @[Bitwise.scala 103:75] + wire [31:0] _T_1192 = _T_1187 | _T_1191; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_67 = {{4'd0}, _T_1192[31:4]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1197 = _GEN_67 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] + wire [31:0] _T_1199 = {_T_1192[27:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1201 = _T_1199 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] + wire [31:0] _T_1202 = _T_1197 | _T_1201; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_68 = {{2'd0}, _T_1202[31:2]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1207 = _GEN_68 & 32'h33333333; // @[Bitwise.scala 103:31] + wire [31:0] _T_1209 = {_T_1202[29:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1211 = _T_1209 & 32'hcccccccc; // @[Bitwise.scala 103:75] + wire [31:0] _T_1212 = _T_1207 | _T_1211; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_69 = {{1'd0}, _T_1212[31:1]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1217 = _GEN_69 & 32'h55555555; // @[Bitwise.scala 103:31] + wire [31:0] _T_1219 = {_T_1212[30:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1221 = _T_1219 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] + reg dccm_wr_bypass_d_m_hi_Q; // @[lsu_dccm_ctl.scala 253:69] + wire _T_1226 = dccm_wren_Q & dccm_wr_bypass_d_m_hi_Q; // @[lsu_dccm_ctl.scala 247:162] + wire [7:0] _T_1230 = _T_1226 ? dccm_wr_data_Q[7:0] : io_sec_data_hi_r[7:0]; // @[lsu_dccm_ctl.scala 247:148] + wire [7:0] _T_1231 = store_byteen_ext_r[4] ? store_data_pre_hi_r[7:0] : _T_1230; // @[lsu_dccm_ctl.scala 247:79] + wire [7:0] _T_1235 = {{4'd0}, _T_1231[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1237 = {_T_1231[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1239 = _T_1237 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1240 = _T_1235 | _T_1239; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_70 = {{2'd0}, _T_1240[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1245 = _GEN_70 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1247 = {_T_1240[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1249 = _T_1247 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1250 = _T_1245 | _T_1249; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_71 = {{1'd0}, _T_1250[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1255 = _GEN_71 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1257 = {_T_1250[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1259 = _T_1257 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1260 = _T_1255 | _T_1259; // @[Bitwise.scala 103:39] + wire [7:0] _T_1268 = _T_1226 ? dccm_wr_data_Q[15:8] : io_sec_data_hi_r[15:8]; // @[lsu_dccm_ctl.scala 247:148] + wire [7:0] _T_1269 = store_byteen_ext_r[5] ? store_data_pre_hi_r[15:8] : _T_1268; // @[lsu_dccm_ctl.scala 247:79] + wire [7:0] _T_1273 = {{4'd0}, _T_1269[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1275 = {_T_1269[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1277 = _T_1275 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1278 = _T_1273 | _T_1277; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_72 = {{2'd0}, _T_1278[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1283 = _GEN_72 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1285 = {_T_1278[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1287 = _T_1285 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1288 = _T_1283 | _T_1287; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_73 = {{1'd0}, _T_1288[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1293 = _GEN_73 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1295 = {_T_1288[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1297 = _T_1295 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1298 = _T_1293 | _T_1297; // @[Bitwise.scala 103:39] + wire [7:0] _T_1306 = _T_1226 ? dccm_wr_data_Q[23:16] : io_sec_data_hi_r[23:16]; // @[lsu_dccm_ctl.scala 247:148] + wire [7:0] _T_1307 = store_byteen_ext_r[6] ? store_data_pre_hi_r[23:16] : _T_1306; // @[lsu_dccm_ctl.scala 247:79] + wire [7:0] _T_1311 = {{4'd0}, _T_1307[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1313 = {_T_1307[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1315 = _T_1313 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1316 = _T_1311 | _T_1315; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_74 = {{2'd0}, _T_1316[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1321 = _GEN_74 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1323 = {_T_1316[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1325 = _T_1323 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1326 = _T_1321 | _T_1325; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_75 = {{1'd0}, _T_1326[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1331 = _GEN_75 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1333 = {_T_1326[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1335 = _T_1333 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1336 = _T_1331 | _T_1335; // @[Bitwise.scala 103:39] + wire [7:0] _T_1344 = _T_1226 ? dccm_wr_data_Q[31:24] : io_sec_data_hi_r[31:24]; // @[lsu_dccm_ctl.scala 247:148] + wire [7:0] _T_1345 = store_byteen_ext_r[7] ? store_data_pre_hi_r[31:24] : _T_1344; // @[lsu_dccm_ctl.scala 247:79] + wire [7:0] _T_1349 = {{4'd0}, _T_1345[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1351 = {_T_1345[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1353 = _T_1351 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1354 = _T_1349 | _T_1353; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_76 = {{2'd0}, _T_1354[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1359 = _GEN_76 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1361 = {_T_1354[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1363 = _T_1361 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1364 = _T_1359 | _T_1363; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_77 = {{1'd0}, _T_1364[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1369 = _GEN_77 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1371 = {_T_1364[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1373 = _T_1371 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1374 = _T_1369 | _T_1373; // @[Bitwise.scala 103:39] + wire [31:0] _T_1378 = {_T_1260,_T_1298,_T_1336,_T_1374}; // @[Cat.scala 29:58] + wire [31:0] _T_1382 = {{16'd0}, _T_1378[31:16]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1384 = {_T_1378[15:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1386 = _T_1384 & 32'hffff0000; // @[Bitwise.scala 103:75] + wire [31:0] _T_1387 = _T_1382 | _T_1386; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_78 = {{8'd0}, _T_1387[31:8]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1392 = _GEN_78 & 32'hff00ff; // @[Bitwise.scala 103:31] + wire [31:0] _T_1394 = {_T_1387[23:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1396 = _T_1394 & 32'hff00ff00; // @[Bitwise.scala 103:75] + wire [31:0] _T_1397 = _T_1392 | _T_1396; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_79 = {{4'd0}, _T_1397[31:4]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1402 = _GEN_79 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] + wire [31:0] _T_1404 = {_T_1397[27:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1406 = _T_1404 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] + wire [31:0] _T_1407 = _T_1402 | _T_1406; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_80 = {{2'd0}, _T_1407[31:2]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1412 = _GEN_80 & 32'h33333333; // @[Bitwise.scala 103:31] + wire [31:0] _T_1414 = {_T_1407[29:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1416 = _T_1414 & 32'hcccccccc; // @[Bitwise.scala 103:75] + wire [31:0] _T_1417 = _T_1412 | _T_1416; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_81 = {{1'd0}, _T_1417[31:1]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1422 = _GEN_81 & 32'h55555555; // @[Bitwise.scala 103:31] + wire [31:0] _T_1424 = {_T_1417[30:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1426 = _T_1424 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] + wire _T_1431 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_r_lo; // @[lsu_dccm_ctl.scala 248:174] + wire [7:0] _T_1439 = _T_1431 ? io_stbuf_data_any[7:0] : _T_1025; // @[lsu_dccm_ctl.scala 248:148] + wire [7:0] _T_1440 = store_byteen_ext_r[0] ? store_data_pre_lo_r[7:0] : _T_1439; // @[lsu_dccm_ctl.scala 248:79] + wire [7:0] _T_1444 = {{4'd0}, _T_1440[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1446 = {_T_1440[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1448 = _T_1446 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1449 = _T_1444 | _T_1448; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_82 = {{2'd0}, _T_1449[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1454 = _GEN_82 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1456 = {_T_1449[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1458 = _T_1456 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1459 = _T_1454 | _T_1458; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_83 = {{1'd0}, _T_1459[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1464 = _GEN_83 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1466 = {_T_1459[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1468 = _T_1466 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1469 = _T_1464 | _T_1468; // @[Bitwise.scala 103:39] + wire [7:0] _T_1481 = _T_1431 ? io_stbuf_data_any[15:8] : _T_1063; // @[lsu_dccm_ctl.scala 248:148] + wire [7:0] _T_1482 = store_byteen_ext_r[1] ? store_data_pre_lo_r[15:8] : _T_1481; // @[lsu_dccm_ctl.scala 248:79] + wire [7:0] _T_1486 = {{4'd0}, _T_1482[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1488 = {_T_1482[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1490 = _T_1488 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1491 = _T_1486 | _T_1490; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_84 = {{2'd0}, _T_1491[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1496 = _GEN_84 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1498 = {_T_1491[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1500 = _T_1498 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1501 = _T_1496 | _T_1500; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_85 = {{1'd0}, _T_1501[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1506 = _GEN_85 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1508 = {_T_1501[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1510 = _T_1508 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1511 = _T_1506 | _T_1510; // @[Bitwise.scala 103:39] + wire [7:0] _T_1523 = _T_1431 ? io_stbuf_data_any[23:16] : _T_1101; // @[lsu_dccm_ctl.scala 248:148] + wire [7:0] _T_1524 = store_byteen_ext_r[2] ? store_data_pre_lo_r[23:16] : _T_1523; // @[lsu_dccm_ctl.scala 248:79] + wire [7:0] _T_1528 = {{4'd0}, _T_1524[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1530 = {_T_1524[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1532 = _T_1530 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1533 = _T_1528 | _T_1532; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_86 = {{2'd0}, _T_1533[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1538 = _GEN_86 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1540 = {_T_1533[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1542 = _T_1540 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1543 = _T_1538 | _T_1542; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_87 = {{1'd0}, _T_1543[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1548 = _GEN_87 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1550 = {_T_1543[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1552 = _T_1550 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1553 = _T_1548 | _T_1552; // @[Bitwise.scala 103:39] + wire [7:0] _T_1565 = _T_1431 ? io_stbuf_data_any[31:24] : _T_1139; // @[lsu_dccm_ctl.scala 248:148] + wire [7:0] _T_1566 = store_byteen_ext_r[3] ? store_data_pre_lo_r[31:24] : _T_1565; // @[lsu_dccm_ctl.scala 248:79] + wire [7:0] _T_1570 = {{4'd0}, _T_1566[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1572 = {_T_1566[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1574 = _T_1572 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1575 = _T_1570 | _T_1574; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_88 = {{2'd0}, _T_1575[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1580 = _GEN_88 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1582 = {_T_1575[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1584 = _T_1582 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1585 = _T_1580 | _T_1584; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_89 = {{1'd0}, _T_1585[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1590 = _GEN_89 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1592 = {_T_1585[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1594 = _T_1592 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1595 = _T_1590 | _T_1594; // @[Bitwise.scala 103:39] + wire [31:0] _T_1599 = {_T_1469,_T_1511,_T_1553,_T_1595}; // @[Cat.scala 29:58] + wire [31:0] _T_1603 = {{16'd0}, _T_1599[31:16]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1605 = {_T_1599[15:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1607 = _T_1605 & 32'hffff0000; // @[Bitwise.scala 103:75] + wire [31:0] _T_1608 = _T_1603 | _T_1607; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_90 = {{8'd0}, _T_1608[31:8]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1613 = _GEN_90 & 32'hff00ff; // @[Bitwise.scala 103:31] + wire [31:0] _T_1615 = {_T_1608[23:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1617 = _T_1615 & 32'hff00ff00; // @[Bitwise.scala 103:75] + wire [31:0] _T_1618 = _T_1613 | _T_1617; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_91 = {{4'd0}, _T_1618[31:4]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1623 = _GEN_91 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] + wire [31:0] _T_1625 = {_T_1618[27:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1627 = _T_1625 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] + wire [31:0] _T_1628 = _T_1623 | _T_1627; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_92 = {{2'd0}, _T_1628[31:2]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1633 = _GEN_92 & 32'h33333333; // @[Bitwise.scala 103:31] + wire [31:0] _T_1635 = {_T_1628[29:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1637 = _T_1635 & 32'hcccccccc; // @[Bitwise.scala 103:75] + wire [31:0] _T_1638 = _T_1633 | _T_1637; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_93 = {{1'd0}, _T_1638[31:1]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1643 = _GEN_93 & 32'h55555555; // @[Bitwise.scala 103:31] + wire [31:0] _T_1645 = {_T_1638[30:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1647 = _T_1645 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1660 = _T_1431 ? io_stbuf_data_any[7:0] : _T_1230; // @[lsu_dccm_ctl.scala 249:148] + wire [7:0] _T_1661 = store_byteen_ext_r[4] ? store_data_pre_hi_r[7:0] : _T_1660; // @[lsu_dccm_ctl.scala 249:79] + wire [7:0] _T_1665 = {{4'd0}, _T_1661[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1667 = {_T_1661[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1669 = _T_1667 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1670 = _T_1665 | _T_1669; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_94 = {{2'd0}, _T_1670[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1675 = _GEN_94 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1677 = {_T_1670[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1679 = _T_1677 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1680 = _T_1675 | _T_1679; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_95 = {{1'd0}, _T_1680[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1685 = _GEN_95 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1687 = {_T_1680[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1689 = _T_1687 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1690 = _T_1685 | _T_1689; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_102 = {{2'd0}, _T_1690[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1695 = _GEN_102 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1697 = {_T_1690[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1699 = _T_1697 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1700 = _T_1695 | _T_1699; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_103 = {{1'd0}, _T_1700[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1705 = _GEN_103 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1707 = {_T_1700[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1709 = _T_1707 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1710 = _T_1705 | _T_1709; // @[Bitwise.scala 103:39] - wire _T_1713 = ~store_byteen_ext_r[6]; // @[lsu_dccm_ctl.scala 264:131] - wire _T_1714 = _T_1637 & _T_1713; // @[lsu_dccm_ctl.scala 264:129] - wire [7:0] _T_1718 = _T_1714 ? io_stbuf_data_any[23:16] : io_store_data_hi_r[23:16]; // @[lsu_dccm_ctl.scala 264:79] - wire [7:0] _T_1722 = {{4'd0}, _T_1718[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1724 = {_T_1718[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1726 = _T_1724 & 8'hf0; // @[Bitwise.scala 103:75] - wire [7:0] _T_1727 = _T_1722 | _T_1726; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_104 = {{2'd0}, _T_1727[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1732 = _GEN_104 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1734 = {_T_1727[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1736 = _T_1734 & 8'hcc; // @[Bitwise.scala 103:75] - wire [7:0] _T_1737 = _T_1732 | _T_1736; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_105 = {{1'd0}, _T_1737[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1742 = _GEN_105 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1744 = {_T_1737[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1746 = _T_1744 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1747 = _T_1742 | _T_1746; // @[Bitwise.scala 103:39] - wire _T_1750 = ~store_byteen_ext_r[7]; // @[lsu_dccm_ctl.scala 264:131] - wire _T_1751 = _T_1637 & _T_1750; // @[lsu_dccm_ctl.scala 264:129] - wire [7:0] _T_1755 = _T_1751 ? io_stbuf_data_any[31:24] : io_store_data_hi_r[31:24]; // @[lsu_dccm_ctl.scala 264:79] - wire [7:0] _T_1759 = {{4'd0}, _T_1755[7:4]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1761 = {_T_1755[3:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1763 = _T_1761 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1702 = _T_1431 ? io_stbuf_data_any[15:8] : _T_1268; // @[lsu_dccm_ctl.scala 249:148] + wire [7:0] _T_1703 = store_byteen_ext_r[5] ? store_data_pre_hi_r[15:8] : _T_1702; // @[lsu_dccm_ctl.scala 249:79] + wire [7:0] _T_1707 = {{4'd0}, _T_1703[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1709 = {_T_1703[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1711 = _T_1709 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1712 = _T_1707 | _T_1711; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_96 = {{2'd0}, _T_1712[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1717 = _GEN_96 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1719 = {_T_1712[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1721 = _T_1719 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1722 = _T_1717 | _T_1721; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_97 = {{1'd0}, _T_1722[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1727 = _GEN_97 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1729 = {_T_1722[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1731 = _T_1729 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1732 = _T_1727 | _T_1731; // @[Bitwise.scala 103:39] + wire [7:0] _T_1744 = _T_1431 ? io_stbuf_data_any[23:16] : _T_1306; // @[lsu_dccm_ctl.scala 249:148] + wire [7:0] _T_1745 = store_byteen_ext_r[6] ? store_data_pre_hi_r[23:16] : _T_1744; // @[lsu_dccm_ctl.scala 249:79] + wire [7:0] _T_1749 = {{4'd0}, _T_1745[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1751 = {_T_1745[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1753 = _T_1751 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1754 = _T_1749 | _T_1753; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_98 = {{2'd0}, _T_1754[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1759 = _GEN_98 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1761 = {_T_1754[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1763 = _T_1761 & 8'hcc; // @[Bitwise.scala 103:75] wire [7:0] _T_1764 = _T_1759 | _T_1763; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_106 = {{2'd0}, _T_1764[7:2]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1769 = _GEN_106 & 8'h33; // @[Bitwise.scala 103:31] - wire [7:0] _T_1771 = {_T_1764[5:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1773 = _T_1771 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _GEN_99 = {{1'd0}, _T_1764[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1769 = _GEN_99 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1771 = {_T_1764[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1773 = _T_1771 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1774 = _T_1769 | _T_1773; // @[Bitwise.scala 103:39] - wire [7:0] _GEN_107 = {{1'd0}, _T_1774[7:1]}; // @[Bitwise.scala 103:31] - wire [7:0] _T_1779 = _GEN_107 & 8'h55; // @[Bitwise.scala 103:31] - wire [7:0] _T_1781 = {_T_1774[6:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [7:0] _T_1783 = _T_1781 & 8'haa; // @[Bitwise.scala 103:75] - wire [7:0] _T_1784 = _T_1779 | _T_1783; // @[Bitwise.scala 103:39] - wire [31:0] _T_1788 = {_T_1673,_T_1710,_T_1747,_T_1784}; // @[Cat.scala 29:58] - wire [31:0] _T_1792 = {{16'd0}, _T_1788[31:16]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1794 = {_T_1788[15:0], 16'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1796 = _T_1794 & 32'hffff0000; // @[Bitwise.scala 103:75] - wire [31:0] _T_1797 = _T_1792 | _T_1796; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_108 = {{8'd0}, _T_1797[31:8]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1802 = _GEN_108 & 32'hff00ff; // @[Bitwise.scala 103:31] - wire [31:0] _T_1804 = {_T_1797[23:0], 8'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1806 = _T_1804 & 32'hff00ff00; // @[Bitwise.scala 103:75] - wire [31:0] _T_1807 = _T_1802 | _T_1806; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_109 = {{4'd0}, _T_1807[31:4]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1812 = _GEN_109 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] - wire [31:0] _T_1814 = {_T_1807[27:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1816 = _T_1814 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] - wire [31:0] _T_1817 = _T_1812 | _T_1816; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_110 = {{2'd0}, _T_1817[31:2]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1822 = _GEN_110 & 32'h33333333; // @[Bitwise.scala 103:31] - wire [31:0] _T_1824 = {_T_1817[29:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1826 = _T_1824 & 32'hcccccccc; // @[Bitwise.scala 103:75] - wire [31:0] _T_1827 = _T_1822 | _T_1826; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_111 = {{1'd0}, _T_1827[31:1]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1832 = _GEN_111 & 32'h55555555; // @[Bitwise.scala 103:31] - wire [31:0] _T_1834 = {_T_1827[30:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1836 = _T_1834 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] - wire [63:0] _T_1840 = {io_store_data_hi_r,io_store_data_lo_r}; // @[Cat.scala 29:58] - wire [3:0] _GEN_112 = {{2'd0}, io_lsu_addr_r[1:0]}; // @[lsu_dccm_ctl.scala 265:94] - wire [5:0] _T_1842 = 4'h8 * _GEN_112; // @[lsu_dccm_ctl.scala 265:94] - wire [63:0] _T_1843 = _T_1840 >> _T_1842; // @[lsu_dccm_ctl.scala 265:88] - wire [7:0] _T_1846 = store_byteen_r[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_1849 = store_byteen_r[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_1852 = store_byteen_r[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_1855 = store_byteen_r[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_1859 = {_T_1846,_T_1849,_T_1852,_T_1855}; // @[Cat.scala 29:58] - wire [31:0] _T_1863 = {{16'd0}, _T_1859[31:16]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1865 = {_T_1859[15:0], 16'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1867 = _T_1865 & 32'hffff0000; // @[Bitwise.scala 103:75] - wire [31:0] _T_1868 = _T_1863 | _T_1867; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_113 = {{8'd0}, _T_1868[31:8]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1873 = _GEN_113 & 32'hff00ff; // @[Bitwise.scala 103:31] - wire [31:0] _T_1875 = {_T_1868[23:0], 8'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1877 = _T_1875 & 32'hff00ff00; // @[Bitwise.scala 103:75] - wire [31:0] _T_1878 = _T_1873 | _T_1877; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_114 = {{4'd0}, _T_1878[31:4]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1883 = _GEN_114 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] - wire [31:0] _T_1885 = {_T_1878[27:0], 4'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1887 = _T_1885 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] - wire [31:0] _T_1888 = _T_1883 | _T_1887; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_115 = {{2'd0}, _T_1888[31:2]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1893 = _GEN_115 & 32'h33333333; // @[Bitwise.scala 103:31] - wire [31:0] _T_1895 = {_T_1888[29:0], 2'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1897 = _T_1895 & 32'hcccccccc; // @[Bitwise.scala 103:75] - wire [31:0] _T_1898 = _T_1893 | _T_1897; // @[Bitwise.scala 103:39] - wire [31:0] _GEN_116 = {{1'd0}, _T_1898[31:1]}; // @[Bitwise.scala 103:31] - wire [31:0] _T_1903 = _GEN_116 & 32'h55555555; // @[Bitwise.scala 103:31] - wire [31:0] _T_1905 = {_T_1898[30:0], 1'h0}; // @[Bitwise.scala 103:65] - wire [31:0] _T_1907 = _T_1905 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] - wire [31:0] _T_1908 = _T_1903 | _T_1907; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_117 = {{32'd0}, _T_1908}; // @[lsu_dccm_ctl.scala 265:115] - wire [63:0] _T_1909 = _T_1843 & _GEN_117; // @[lsu_dccm_ctl.scala 265:115] - wire _T_1914 = io_lsu_pkt_r_valid & io_lsu_pkt_r_bits_store; // @[lsu_dccm_ctl.scala 272:58] - wire _T_1915 = _T_1914 & io_addr_in_pic_r; // @[lsu_dccm_ctl.scala 272:84] - wire _T_1916 = _T_1915 & io_lsu_commit_r; // @[lsu_dccm_ctl.scala 272:103] - wire _T_1918 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_load; // @[lsu_dccm_ctl.scala 273:58] - wire _T_1920 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_store; // @[lsu_dccm_ctl.scala 274:58] - wire [31:0] _T_1924 = {17'h0,io_lsu_addr_d[14:0]}; // @[Cat.scala 29:58] - wire [14:0] _T_1930 = io_dma_pic_wen ? io_dma_dccm_ctl_dma_mem_addr[14:0] : io_lsu_addr_r[14:0]; // @[lsu_dccm_ctl.scala 276:93] - wire [31:0] _T_1931 = {17'h0,_T_1930}; // @[Cat.scala 29:58] - reg _T_1938; // @[lsu_dccm_ctl.scala 280:61] - rvclkhdr rvclkhdr ( // @[lib.scala 368:23] + wire [7:0] _T_1786 = _T_1431 ? io_stbuf_data_any[31:24] : _T_1344; // @[lsu_dccm_ctl.scala 249:148] + wire [7:0] _T_1787 = store_byteen_ext_r[7] ? store_data_pre_hi_r[31:24] : _T_1786; // @[lsu_dccm_ctl.scala 249:79] + wire [7:0] _T_1791 = {{4'd0}, _T_1787[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1793 = {_T_1787[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1795 = _T_1793 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1796 = _T_1791 | _T_1795; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_100 = {{2'd0}, _T_1796[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1801 = _GEN_100 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1803 = {_T_1796[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1805 = _T_1803 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1806 = _T_1801 | _T_1805; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_101 = {{1'd0}, _T_1806[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1811 = _GEN_101 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1813 = {_T_1806[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1815 = _T_1813 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1816 = _T_1811 | _T_1815; // @[Bitwise.scala 103:39] + wire [31:0] _T_1820 = {_T_1690,_T_1732,_T_1774,_T_1816}; // @[Cat.scala 29:58] + wire [31:0] _T_1824 = {{16'd0}, _T_1820[31:16]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1826 = {_T_1820[15:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1828 = _T_1826 & 32'hffff0000; // @[Bitwise.scala 103:75] + wire [31:0] _T_1829 = _T_1824 | _T_1828; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_102 = {{8'd0}, _T_1829[31:8]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1834 = _GEN_102 & 32'hff00ff; // @[Bitwise.scala 103:31] + wire [31:0] _T_1836 = {_T_1829[23:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1838 = _T_1836 & 32'hff00ff00; // @[Bitwise.scala 103:75] + wire [31:0] _T_1839 = _T_1834 | _T_1838; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_103 = {{4'd0}, _T_1839[31:4]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1844 = _GEN_103 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] + wire [31:0] _T_1846 = {_T_1839[27:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1848 = _T_1846 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] + wire [31:0] _T_1849 = _T_1844 | _T_1848; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_104 = {{2'd0}, _T_1849[31:2]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1854 = _GEN_104 & 32'h33333333; // @[Bitwise.scala 103:31] + wire [31:0] _T_1856 = {_T_1849[29:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1858 = _T_1856 & 32'hcccccccc; // @[Bitwise.scala 103:75] + wire [31:0] _T_1859 = _T_1854 | _T_1858; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_105 = {{1'd0}, _T_1859[31:1]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1864 = _GEN_105 & 32'h55555555; // @[Bitwise.scala 103:31] + wire [31:0] _T_1866 = {_T_1859[30:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1868 = _T_1866 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] + wire _T_1871 = io_lsu_stbuf_commit_any | io_clk_override; // @[lsu_dccm_ctl.scala 251:82] + reg [31:0] _T_1877; // @[lsu_dccm_ctl.scala 254:72] + wire _T_1882 = io_lsu_pkt_r_valid & io_lsu_pkt_r_bits_store; // @[lsu_dccm_ctl.scala 272:58] + wire _T_1883 = _T_1882 & io_addr_in_pic_r; // @[lsu_dccm_ctl.scala 272:84] + wire _T_1884 = _T_1883 & io_lsu_commit_r; // @[lsu_dccm_ctl.scala 272:103] + wire _T_1886 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_load; // @[lsu_dccm_ctl.scala 273:58] + wire _T_1888 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_store; // @[lsu_dccm_ctl.scala 274:58] + wire [31:0] _T_1892 = {17'h0,io_lsu_addr_d[14:0]}; // @[Cat.scala 29:58] + wire [14:0] _T_1898 = io_dma_pic_wen ? io_dma_dccm_ctl_dma_mem_addr[14:0] : io_lsu_addr_r[14:0]; // @[lsu_dccm_ctl.scala 276:93] + wire [31:0] _T_1899 = {17'h0,_T_1898}; // @[Cat.scala 29:58] + reg _T_1906; // @[lsu_dccm_ctl.scala 280:61] + reg _T_1907; // @[lsu_dccm_ctl.scala 281:61] + wire _T_1912 = io_ld_single_ecc_error_r | io_clk_override; // @[lsu_dccm_ctl.scala 285:90] + rvclkhdr rvclkhdr ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), - .io_en(rvclkhdr_io_en), - .io_scan_mode(rvclkhdr_io_scan_mode) + .io_en(rvclkhdr_io_en) ); - rvclkhdr rvclkhdr_1 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_1 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_1_io_l1clk), .io_clk(rvclkhdr_1_io_clk), - .io_en(rvclkhdr_1_io_en), - .io_scan_mode(rvclkhdr_1_io_scan_mode) + .io_en(rvclkhdr_1_io_en) ); - rvclkhdr rvclkhdr_2 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_2 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_2_io_l1clk), .io_clk(rvclkhdr_2_io_clk), - .io_en(rvclkhdr_2_io_en), - .io_scan_mode(rvclkhdr_2_io_scan_mode) + .io_en(rvclkhdr_2_io_en) ); - rvclkhdr rvclkhdr_3 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_3 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_3_io_l1clk), .io_clk(rvclkhdr_3_io_clk), - .io_en(rvclkhdr_3_io_en), - .io_scan_mode(rvclkhdr_3_io_scan_mode) + .io_en(rvclkhdr_3_io_en) ); - assign io_lsu_ld_data_corr_r = _T_817[31:0]; // @[lsu_dccm_ctl.scala 157:28] + rvclkhdr rvclkhdr_4 ( // @[lib.scala 390:23] + .io_l1clk(rvclkhdr_4_io_l1clk), + .io_clk(rvclkhdr_4_io_clk), + .io_en(rvclkhdr_4_io_en) + ); + rvclkhdr rvclkhdr_5 ( // @[lib.scala 390:23] + .io_l1clk(rvclkhdr_5_io_l1clk), + .io_clk(rvclkhdr_5_io_clk), + .io_en(rvclkhdr_5_io_en) + ); + rvclkhdr rvclkhdr_6 ( // @[lib.scala 390:23] + .io_l1clk(rvclkhdr_6_io_l1clk), + .io_clk(rvclkhdr_6_io_clk), + .io_en(rvclkhdr_6_io_en) + ); + rvclkhdr rvclkhdr_7 ( // @[lib.scala 390:23] + .io_l1clk(rvclkhdr_7_io_l1clk), + .io_clk(rvclkhdr_7_io_clk), + .io_en(rvclkhdr_7_io_en) + ); + rvclkhdr rvclkhdr_8 ( // @[lib.scala 390:23] + .io_l1clk(rvclkhdr_8_io_l1clk), + .io_clk(rvclkhdr_8_io_clk), + .io_en(rvclkhdr_8_io_en) + ); + rvclkhdr rvclkhdr_9 ( // @[lib.scala 390:23] + .io_l1clk(rvclkhdr_9_io_l1clk), + .io_clk(rvclkhdr_9_io_clk), + .io_en(rvclkhdr_9_io_en) + ); + assign io_dccm_rdata_hi_r = _T_14; // @[lsu_dccm_ctl.scala 129:27] + assign io_dccm_rdata_lo_r = _T_18; // @[lsu_dccm_ctl.scala 130:27] + assign io_dccm_data_ecc_hi_r = _T_22; // @[lsu_dccm_ctl.scala 131:27] + assign io_dccm_data_ecc_lo_r = _T_26; // @[lsu_dccm_ctl.scala 132:27] + assign io_lsu_ld_data_r = _T_819[31:0]; // @[lsu_dccm_ctl.scala 140:27] + assign io_lsu_ld_data_corr_r = _T_822[31:0]; // @[lsu_dccm_ctl.scala 141:27] assign io_dccm_rdata_hi_m = io_dccm_rd_data_hi[31:0]; // @[lsu_dccm_ctl.scala 268:27] assign io_dccm_rdata_lo_m = io_dccm_rd_data_lo[31:0]; // @[lsu_dccm_ctl.scala 267:27] assign io_dccm_data_ecc_hi_m = io_dccm_rd_data_hi[38:32]; // @[lsu_dccm_ctl.scala 270:27] assign io_dccm_data_ecc_lo_m = io_dccm_rd_data_lo[38:32]; // @[lsu_dccm_ctl.scala 269:27] - assign io_lsu_ld_data_m = _T_820[31:0]; // @[lsu_dccm_ctl.scala 158:28] - assign io_store_data_hi_r = _T_1435; // @[lsu_dccm_ctl.scala 262:29] - assign io_store_data_lo_r = _T_1224; // @[lsu_dccm_ctl.scala 261:29] - assign io_store_datafn_hi_r = _T_1832 | _T_1836; // @[lsu_dccm_ctl.scala 264:29] - assign io_store_datafn_lo_r = _T_1631 | _T_1635; // @[lsu_dccm_ctl.scala 263:29] - assign io_store_data_r = _T_1909[31:0]; // @[lsu_dccm_ctl.scala 265:29] - assign io_ld_single_ecc_error_r = _T_872 & _T_873; // @[lsu_dccm_ctl.scala 171:34] - assign io_ld_single_ecc_error_r_ff = _T_889 & _T_890; // @[lsu_dccm_ctl.scala 178:31] + assign io_store_data_hi_r = _T_1422 | _T_1426; // @[lsu_dccm_ctl.scala 247:29] + assign io_store_data_lo_r = _T_1217 | _T_1221; // @[lsu_dccm_ctl.scala 246:29] + assign io_store_datafn_hi_r = _T_1864 | _T_1868; // @[lsu_dccm_ctl.scala 249:29] + assign io_store_datafn_lo_r = _T_1643 | _T_1647; // @[lsu_dccm_ctl.scala 248:29] + assign io_store_data_r = _T_1877; // @[lsu_dccm_ctl.scala 254:29] + assign io_ld_single_ecc_error_r = _T_871 & _T_872; // @[lsu_dccm_ctl.scala 171:34] + assign io_ld_single_ecc_error_r_ff = _T_888 & _T_889; // @[lsu_dccm_ctl.scala 178:31] assign io_picm_mask_data_m = picm_rd_data_m[31:0]; // @[lsu_dccm_ctl.scala 277:27] - assign io_lsu_stbuf_commit_any = io_stbuf_reqvld_any & _T_904; // @[lsu_dccm_ctl.scala 179:31] - assign io_lsu_dccm_rden_m = _T_1938; // @[lsu_dccm_ctl.scala 280:24] - assign io_dma_dccm_ctl_dccm_dma_rvalid = _T & io_lsu_pkt_m_bits_dma; // @[lsu_dccm_ctl.scala 145:41] - assign io_dma_dccm_ctl_dccm_dma_ecc_error = io_lsu_double_ecc_error_m; // @[lsu_dccm_ctl.scala 146:41] - assign io_dma_dccm_ctl_dccm_dma_rtag = io_dma_mem_tag_m; // @[lsu_dccm_ctl.scala 148:41] - assign io_dma_dccm_ctl_dccm_dma_rdata = _T_4[63:0]; // @[lsu_dccm_ctl.scala 147:41] - assign io_dccm_wren = _T_906 | io_ld_single_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 185:22] + assign io_lsu_stbuf_commit_any = io_stbuf_reqvld_any & _T_903; // @[lsu_dccm_ctl.scala 179:31] + assign io_lsu_dccm_rden_m = _T_1906; // @[lsu_dccm_ctl.scala 280:24] + assign io_lsu_dccm_rden_r = _T_1907; // @[lsu_dccm_ctl.scala 281:24] + assign io_dma_dccm_ctl_dccm_dma_rvalid = _T & io_lsu_pkt_r_bits_dma; // @[lsu_dccm_ctl.scala 124:40] + assign io_dma_dccm_ctl_dccm_dma_ecc_error = io_lsu_double_ecc_error_r; // @[lsu_dccm_ctl.scala 125:40] + assign io_dma_dccm_ctl_dccm_dma_rtag = _T_42; // @[lsu_dccm_ctl.scala 137:40] + assign io_dma_dccm_ctl_dccm_dma_rdata = io_ldst_dual_r ? lsu_rdata_corr_r : _T_4; // @[lsu_dccm_ctl.scala 126:40] + assign io_dccm_wren = _T_905 | io_ld_single_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 185:22] assign io_dccm_rden = lsu_dccm_rden_d & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 186:22] - assign io_dccm_wr_addr_lo = io_ld_single_ecc_error_r_ff ? _T_913 : _T_917; // @[lsu_dccm_ctl.scala 188:22] - assign io_dccm_wr_addr_hi = io_ld_single_ecc_error_r_ff ? _T_923 : _T_927; // @[lsu_dccm_ctl.scala 192:22] + assign io_dccm_wr_addr_lo = io_ld_single_ecc_error_r_ff ? _T_912 : _T_916; // @[lsu_dccm_ctl.scala 188:22] + assign io_dccm_wr_addr_hi = io_ld_single_ecc_error_r_ff ? _T_922 : _T_926; // @[lsu_dccm_ctl.scala 192:22] assign io_dccm_rd_addr_lo = io_lsu_addr_d[15:0]; // @[lsu_dccm_ctl.scala 196:22] assign io_dccm_rd_addr_hi = io_end_addr_d; // @[lsu_dccm_ctl.scala 197:22] - assign io_dccm_wr_data_lo = io_ld_single_ecc_error_r_ff ? _T_939 : _T_947; // @[lsu_dccm_ctl.scala 199:22] - assign io_dccm_wr_data_hi = io_ld_single_ecc_error_r_ff ? _T_957 : _T_965; // @[lsu_dccm_ctl.scala 205:22] - assign io_lsu_pic_picm_wren = _T_1916 | io_dma_pic_wen; // @[lsu_dccm_ctl.scala 272:35] - assign io_lsu_pic_picm_rden = _T_1918 & io_addr_in_pic_d; // @[lsu_dccm_ctl.scala 273:35] - assign io_lsu_pic_picm_mken = _T_1920 & io_addr_in_pic_d; // @[lsu_dccm_ctl.scala 274:35] - assign io_lsu_pic_picm_rdaddr = 32'hf00c0000 | _T_1924; // @[lsu_dccm_ctl.scala 275:35] - assign io_lsu_pic_picm_wraddr = 32'hf00c0000 | _T_1931; // @[lsu_dccm_ctl.scala 276:35] + assign io_dccm_wr_data_lo = io_ld_single_ecc_error_r_ff ? _T_938 : _T_946; // @[lsu_dccm_ctl.scala 199:22] + assign io_dccm_wr_data_hi = io_ld_single_ecc_error_r_ff ? _T_956 : _T_964; // @[lsu_dccm_ctl.scala 205:22] + assign io_lsu_pic_picm_wren = _T_1884 | io_dma_pic_wen; // @[lsu_dccm_ctl.scala 272:35] + assign io_lsu_pic_picm_rden = _T_1886 & io_addr_in_pic_d; // @[lsu_dccm_ctl.scala 273:35] + assign io_lsu_pic_picm_mken = _T_1888 & io_addr_in_pic_d; // @[lsu_dccm_ctl.scala 274:35] + assign io_lsu_pic_picm_rdaddr = 32'hf00c0000 | _T_1892; // @[lsu_dccm_ctl.scala 275:35] + assign io_lsu_pic_picm_wraddr = 32'hf00c0000 | _T_1899; // @[lsu_dccm_ctl.scala 276:35] assign io_lsu_pic_picm_wr_data = io_dma_pic_wen ? io_dma_dccm_ctl_dma_mem_wdata[31:0] : io_store_datafn_lo_r; // @[lsu_dccm_ctl.scala 278:35] - assign rvclkhdr_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_io_en = _T_813 | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_1_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_1_io_en = _T_1431 | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_1_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_2_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_2_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_2_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_3_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_3_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] + assign rvclkhdr_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_io_en = _T_10 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_1_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_1_io_en = io_lsu_dccm_rden_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_2_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_2_io_en = io_lsu_dccm_rden_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_3_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_3_io_en = io_lsu_dccm_rden_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_4_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_4_io_en = _T_8 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_5_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_5_io_en = _T_8 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_6_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_6_io_en = io_addr_in_pic_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_7_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_7_io_en = io_lsu_stbuf_commit_any | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_8_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_8_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_9_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_9_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 393:17] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -2415,27 +2415,75 @@ initial begin `endif `endif `ifdef RANDOMIZE_REG_INIT - _RAND_0 = {2{`RANDOM}}; - _T_817 = _RAND_0[63:0]; + _RAND_0 = {1{`RANDOM}}; + _T_28 = _RAND_0[7:0]; _RAND_1 = {1{`RANDOM}}; - ld_single_ecc_error_lo_r_ff = _RAND_1[0:0]; + _T_31 = _RAND_1[31:0]; _RAND_2 = {1{`RANDOM}}; - ld_single_ecc_error_hi_r_ff = _RAND_2[0:0]; + _T_34 = _RAND_2[31:0]; _RAND_3 = {1{`RANDOM}}; - lsu_double_ecc_error_r_ff = _RAND_3[0:0]; + picm_rd_data_r_32 = _RAND_3[31:0]; _RAND_4 = {1{`RANDOM}}; - ld_sec_addr_lo_r_ff = _RAND_4[15:0]; + _T_14 = _RAND_4[31:0]; _RAND_5 = {1{`RANDOM}}; - ld_sec_addr_hi_r_ff = _RAND_5[15:0]; + _T_18 = _RAND_5[31:0]; _RAND_6 = {1{`RANDOM}}; - _T_1224 = _RAND_6[31:0]; + _T_22 = _RAND_6[6:0]; _RAND_7 = {1{`RANDOM}}; - _T_1435 = _RAND_7[31:0]; + _T_26 = _RAND_7[6:0]; _RAND_8 = {1{`RANDOM}}; - _T_1938 = _RAND_8[0:0]; + _T_42 = _RAND_8[2:0]; + _RAND_9 = {1{`RANDOM}}; + ld_single_ecc_error_lo_r_ff = _RAND_9[0:0]; + _RAND_10 = {1{`RANDOM}}; + ld_single_ecc_error_hi_r_ff = _RAND_10[0:0]; + _RAND_11 = {1{`RANDOM}}; + lsu_double_ecc_error_r_ff = _RAND_11[0:0]; + _RAND_12 = {1{`RANDOM}}; + ld_sec_addr_lo_r_ff = _RAND_12[15:0]; + _RAND_13 = {1{`RANDOM}}; + ld_sec_addr_hi_r_ff = _RAND_13[15:0]; + _RAND_14 = {1{`RANDOM}}; + dccm_wren_Q = _RAND_14[0:0]; + _RAND_15 = {1{`RANDOM}}; + dccm_wr_bypass_d_m_lo_Q = _RAND_15[0:0]; + _RAND_16 = {1{`RANDOM}}; + dccm_wr_data_Q = _RAND_16[31:0]; + _RAND_17 = {1{`RANDOM}}; + dccm_wr_bypass_d_m_hi_Q = _RAND_17[0:0]; + _RAND_18 = {1{`RANDOM}}; + _T_1877 = _RAND_18[31:0]; + _RAND_19 = {1{`RANDOM}}; + _T_1906 = _RAND_19[0:0]; + _RAND_20 = {1{`RANDOM}}; + _T_1907 = _RAND_20[0:0]; `endif // RANDOMIZE_REG_INIT if (reset) begin - _T_817 = 64'h0; + _T_28 = 8'h0; + end + if (reset) begin + _T_31 = 32'h0; + end + if (reset) begin + _T_34 = 32'h0; + end + if (reset) begin + picm_rd_data_r_32 = 32'h0; + end + if (reset) begin + _T_14 = 32'h0; + end + if (reset) begin + _T_18 = 32'h0; + end + if (reset) begin + _T_22 = 7'h0; + end + if (reset) begin + _T_26 = 7'h0; + end + if (reset) begin + _T_42 = 3'h0; end if (reset) begin ld_single_ecc_error_lo_r_ff = 1'h0; @@ -2453,13 +2501,25 @@ initial begin ld_sec_addr_hi_r_ff = 16'h0; end if (reset) begin - _T_1224 = 32'h0; + dccm_wren_Q = 1'h0; end if (reset) begin - _T_1435 = 32'h0; + dccm_wr_bypass_d_m_lo_Q = 1'h0; end if (reset) begin - _T_1938 = 1'h0; + dccm_wr_data_Q = 32'h0; + end + if (reset) begin + dccm_wr_bypass_d_m_hi_Q = 1'h0; + end + if (reset) begin + _T_1877 = 32'h0; + end + if (reset) begin + _T_1906 = 1'h0; + end + if (reset) begin + _T_1907 = 1'h0; end `endif // RANDOMIZE end // initial @@ -2467,25 +2527,81 @@ end // initial `FIRRTL_AFTER_INITIAL `endif `endif // SYNTHESIS - always @(posedge rvclkhdr_io_l1clk or posedge reset) begin + always @(posedge io_lsu_c2_r_clk or posedge reset) begin if (reset) begin - _T_817 <= 64'h0; + _T_28 <= 8'h0; end else begin - _T_817 <= lsu_rdata_corr_m >> _T_819; + _T_28 <= {io_stbuf_fwdbyteen_hi_m,io_stbuf_fwdbyteen_lo_m}; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_31 <= 32'h0; + end else if (stbuf_fwddata_en) begin + _T_31 <= io_stbuf_fwddata_hi_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_34 <= 32'h0; + end else if (stbuf_fwddata_en) begin + _T_34 <= io_stbuf_fwddata_lo_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + picm_rd_data_r_32 <= 32'h0; + end else if (_T_37) begin + picm_rd_data_r_32 <= picm_rd_data_m[31:0]; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_14 <= 32'h0; + end else if (_T_11) begin + _T_14 <= io_dccm_rdata_hi_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_18 <= 32'h0; + end else if (_T_15) begin + _T_18 <= io_dccm_rdata_lo_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_22 <= 7'h0; + end else if (_T_15) begin + _T_22 <= io_dccm_data_ecc_hi_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_26 <= 7'h0; + end else if (_T_15) begin + _T_26 <= io_dccm_data_ecc_lo_m; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_42 <= 3'h0; + end else begin + _T_42 <= io_dma_mem_tag_m; end end always @(posedge io_lsu_free_c2_clk or posedge reset) begin if (reset) begin ld_single_ecc_error_lo_r_ff <= 1'h0; end else begin - ld_single_ecc_error_lo_r_ff <= _T_876 & _T_877; + ld_single_ecc_error_lo_r_ff <= _T_875 & _T_876; end end always @(posedge io_lsu_free_c2_clk or posedge reset) begin if (reset) begin ld_single_ecc_error_hi_r_ff <= 1'h0; end else begin - ld_single_ecc_error_hi_r_ff <= _T_879 & _T_880; + ld_single_ecc_error_hi_r_ff <= _T_878 & _T_879; end end always @(posedge io_lsu_free_c2_clk or posedge reset) begin @@ -2495,39 +2611,67 @@ end // initial lsu_double_ecc_error_r_ff <= io_lsu_double_ecc_error_r; end end - always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin ld_sec_addr_lo_r_ff <= 16'h0; - end else begin + end else if (_T_1912) begin ld_sec_addr_lo_r_ff <= io_lsu_addr_r[15:0]; end end - always @(posedge rvclkhdr_2_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin ld_sec_addr_hi_r_ff <= 16'h0; - end else begin + end else if (_T_1912) begin ld_sec_addr_hi_r_ff <= io_end_addr_r; end end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + dccm_wren_Q <= 1'h0; + end else begin + dccm_wren_Q <= io_lsu_stbuf_commit_any; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + dccm_wr_bypass_d_m_lo_Q <= 1'h0; + end else begin + dccm_wr_bypass_d_m_lo_Q <= _T_1000 & io_addr_in_dccm_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + dccm_wr_data_Q <= 32'h0; + end else if (_T_1871) begin + dccm_wr_data_Q <= io_stbuf_data_any; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + dccm_wr_bypass_d_m_hi_Q <= 1'h0; + end else begin + dccm_wr_bypass_d_m_hi_Q <= _T_1003 & io_addr_in_dccm_m; + end + end always @(posedge io_lsu_store_c1_r_clk or posedge reset) begin if (reset) begin - _T_1224 <= 32'h0; + _T_1877 <= 32'h0; end else begin - _T_1224 <= _T_1218 | _T_1222; - end - end - always @(posedge rvclkhdr_1_io_l1clk or posedge reset) begin - if (reset) begin - _T_1435 <= 32'h0; - end else begin - _T_1435 <= _T_1424 | _T_1428; + _T_1877 <= io_store_data_m; end end always @(posedge io_lsu_c2_m_clk or posedge reset) begin if (reset) begin - _T_1938 <= 1'h0; + _T_1906 <= 1'h0; end else begin - _T_1938 <= _T_888 & io_addr_in_dccm_d; + _T_1906 <= _T_887 & io_addr_in_dccm_d; + end + end + always @(posedge io_lsu_c2_r_clk or posedge reset) begin + if (reset) begin + _T_1907 <= 1'h0; + end else begin + _T_1907 <= io_lsu_dccm_rden_m; end end endmodule @@ -2563,7 +2707,6 @@ module lsu_stbuf( input io_ldst_dual_r, input io_addr_in_dccm_m, input io_addr_in_dccm_r, - input io_scan_mode, output io_stbuf_reqvld_any, output io_stbuf_reqvld_flushed_any, output [15:0] io_stbuf_addr_any, @@ -2600,50 +2743,42 @@ module lsu_stbuf( reg [31:0] _RAND_20; reg [31:0] _RAND_21; `endif // RANDOMIZE_REG_INIT - wire rvclkhdr_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_io_en; // @[lib.scala 368:23] - wire rvclkhdr_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_1_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_en; // @[lib.scala 368:23] - wire rvclkhdr_1_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_2_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_en; // @[lib.scala 368:23] - wire rvclkhdr_2_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_3_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_en; // @[lib.scala 368:23] - wire rvclkhdr_3_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_4_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_4_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_4_io_en; // @[lib.scala 368:23] - wire rvclkhdr_4_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_5_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_5_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_5_io_en; // @[lib.scala 368:23] - wire rvclkhdr_5_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_6_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_6_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_6_io_en; // @[lib.scala 368:23] - wire rvclkhdr_6_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_7_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_7_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_7_io_en; // @[lib.scala 368:23] - wire rvclkhdr_7_io_scan_mode; // @[lib.scala 368:23] + wire rvclkhdr_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_io_en; // @[lib.scala 390:23] + wire rvclkhdr_1_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_en; // @[lib.scala 390:23] + wire rvclkhdr_2_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_en; // @[lib.scala 390:23] + wire rvclkhdr_3_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_3_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_3_io_en; // @[lib.scala 390:23] + wire rvclkhdr_4_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_4_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_4_io_en; // @[lib.scala 390:23] + wire rvclkhdr_5_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_5_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_5_io_en; // @[lib.scala 390:23] + wire rvclkhdr_6_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_6_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_6_io_en; // @[lib.scala 390:23] + wire rvclkhdr_7_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_7_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_7_io_en; // @[lib.scala 390:23] wire [1:0] _T_5 = io_lsu_pkt_r_bits_half ? 2'h3 : 2'h0; // @[Mux.scala 27:72] wire [3:0] _T_6 = io_lsu_pkt_r_bits_word ? 4'hf : 4'h0; // @[Mux.scala 27:72] wire [7:0] _T_7 = io_lsu_pkt_r_bits_dword ? 8'hff : 8'h0; // @[Mux.scala 27:72] - wire [1:0] _GEN_10 = {{1'd0}, io_lsu_pkt_r_bits_by}; // @[Mux.scala 27:72] - wire [1:0] _T_8 = _GEN_10 | _T_5; // @[Mux.scala 27:72] - wire [3:0] _GEN_11 = {{2'd0}, _T_8}; // @[Mux.scala 27:72] - wire [3:0] _T_9 = _GEN_11 | _T_6; // @[Mux.scala 27:72] - wire [7:0] _GEN_12 = {{4'd0}, _T_9}; // @[Mux.scala 27:72] - wire [7:0] ldst_byteen_r = _GEN_12 | _T_7; // @[Mux.scala 27:72] + wire [1:0] _GEN_18 = {{1'd0}, io_lsu_pkt_r_bits_by}; // @[Mux.scala 27:72] + wire [1:0] _T_8 = _GEN_18 | _T_5; // @[Mux.scala 27:72] + wire [3:0] _GEN_19 = {{2'd0}, _T_8}; // @[Mux.scala 27:72] + wire [3:0] _T_9 = _GEN_19 | _T_6; // @[Mux.scala 27:72] + wire [7:0] _GEN_20 = {{4'd0}, _T_9}; // @[Mux.scala 27:72] + wire [7:0] ldst_byteen_r = _GEN_20 | _T_7; // @[Mux.scala 27:72] wire dual_stbuf_write_r = io_ldst_dual_r & io_store_stbuf_reqvld_r; // @[lsu_stbuf.scala 115:43] - wire [10:0] _GEN_13 = {{3'd0}, ldst_byteen_r}; // @[lsu_stbuf.scala 117:39] - wire [10:0] _T_12 = _GEN_13 << io_lsu_addr_r[1:0]; // @[lsu_stbuf.scala 117:39] + wire [10:0] _GEN_21 = {{3'd0}, ldst_byteen_r}; // @[lsu_stbuf.scala 117:39] + wire [10:0] _T_12 = _GEN_21 << io_lsu_addr_r[1:0]; // @[lsu_stbuf.scala 117:39] wire [7:0] store_byteen_ext_r = _T_12[7:0]; // @[lsu_stbuf.scala 117:22] wire [3:0] _T_15 = io_lsu_pkt_r_bits_store ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] wire [3:0] store_byteen_hi_r = store_byteen_ext_r[7:4] & _T_15; // @[lsu_stbuf.scala 118:52] @@ -2654,7 +2789,7 @@ module lsu_stbuf( wire [1:0] WrPtrPlus1 = WrPtr + 2'h1; // @[lsu_stbuf.scala 122:26] wire [1:0] WrPtrPlus2 = WrPtr + 2'h2; // @[lsu_stbuf.scala 123:26] wire _T_22 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[lsu_stbuf.scala 125:46] - reg [15:0] stbuf_addr_0; // @[lib.scala 374:16] + reg [15:0] stbuf_addr_0; // @[Reg.scala 27:20] wire _T_26 = stbuf_addr_0[15:2] == io_lsu_addr_r[15:2]; // @[lsu_stbuf.scala 127:120] reg _T_587; // @[lsu_stbuf.scala 160:14] reg _T_579; // @[lsu_stbuf.scala 160:14] @@ -2681,21 +2816,21 @@ module lsu_stbuf( wire [3:0] stbuf_reset = {_T_214,_T_210,_T_206,_T_202}; // @[Cat.scala 29:58] wire _T_33 = ~stbuf_reset[0]; // @[lsu_stbuf.scala 127:218] wire _T_34 = _T_31 & _T_33; // @[lsu_stbuf.scala 127:216] - reg [15:0] stbuf_addr_1; // @[lib.scala 374:16] + reg [15:0] stbuf_addr_1; // @[Reg.scala 27:20] wire _T_37 = stbuf_addr_1[15:2] == io_lsu_addr_r[15:2]; // @[lsu_stbuf.scala 127:120] wire _T_39 = _T_37 & stbuf_vld[1]; // @[lsu_stbuf.scala 127:179] wire _T_41 = ~stbuf_dma_kill[1]; // @[lsu_stbuf.scala 127:197] wire _T_42 = _T_39 & _T_41; // @[lsu_stbuf.scala 127:195] wire _T_44 = ~stbuf_reset[1]; // @[lsu_stbuf.scala 127:218] wire _T_45 = _T_42 & _T_44; // @[lsu_stbuf.scala 127:216] - reg [15:0] stbuf_addr_2; // @[lib.scala 374:16] + reg [15:0] stbuf_addr_2; // @[Reg.scala 27:20] wire _T_48 = stbuf_addr_2[15:2] == io_lsu_addr_r[15:2]; // @[lsu_stbuf.scala 127:120] wire _T_50 = _T_48 & stbuf_vld[2]; // @[lsu_stbuf.scala 127:179] wire _T_52 = ~stbuf_dma_kill[2]; // @[lsu_stbuf.scala 127:197] wire _T_53 = _T_50 & _T_52; // @[lsu_stbuf.scala 127:195] wire _T_55 = ~stbuf_reset[2]; // @[lsu_stbuf.scala 127:218] wire _T_56 = _T_53 & _T_55; // @[lsu_stbuf.scala 127:216] - reg [15:0] stbuf_addr_3; // @[lib.scala 374:16] + reg [15:0] stbuf_addr_3; // @[Reg.scala 27:20] wire _T_59 = stbuf_addr_3[15:2] == io_lsu_addr_r[15:2]; // @[lsu_stbuf.scala 127:120] wire _T_61 = _T_59 & stbuf_vld[3]; // @[lsu_stbuf.scala 127:179] wire _T_63 = ~stbuf_dma_kill[3]; // @[lsu_stbuf.scala 127:197] @@ -2812,28 +2947,28 @@ module lsu_stbuf( wire [3:0] stbuf_byteenin_3 = sel_lo[3] ? _T_285 : _T_286; // @[lsu_stbuf.scala 142:61] wire _T_290 = ~stbuf_byteen_0[0]; // @[lsu_stbuf.scala 144:70] wire _T_292 = _T_290 | store_byteen_lo_r[0]; // @[lsu_stbuf.scala 144:90] - reg [31:0] stbuf_data_0; // @[lib.scala 374:16] + reg [31:0] stbuf_data_0; // @[Reg.scala 27:20] wire [7:0] _T_295 = _T_292 ? io_store_datafn_lo_r[7:0] : stbuf_data_0[7:0]; // @[lsu_stbuf.scala 144:69] wire _T_299 = _T_290 | store_byteen_hi_r[0]; // @[lsu_stbuf.scala 145:31] wire [7:0] _T_302 = _T_299 ? io_store_datafn_hi_r[7:0] : stbuf_data_0[7:0]; // @[lsu_stbuf.scala 145:10] wire [7:0] datain1_0 = sel_lo[0] ? _T_295 : _T_302; // @[lsu_stbuf.scala 144:54] wire _T_306 = ~stbuf_byteen_1[0]; // @[lsu_stbuf.scala 144:70] wire _T_308 = _T_306 | store_byteen_lo_r[0]; // @[lsu_stbuf.scala 144:90] - reg [31:0] stbuf_data_1; // @[lib.scala 374:16] + reg [31:0] stbuf_data_1; // @[Reg.scala 27:20] wire [7:0] _T_311 = _T_308 ? io_store_datafn_lo_r[7:0] : stbuf_data_1[7:0]; // @[lsu_stbuf.scala 144:69] wire _T_315 = _T_306 | store_byteen_hi_r[0]; // @[lsu_stbuf.scala 145:31] wire [7:0] _T_318 = _T_315 ? io_store_datafn_hi_r[7:0] : stbuf_data_1[7:0]; // @[lsu_stbuf.scala 145:10] wire [7:0] datain1_1 = sel_lo[1] ? _T_311 : _T_318; // @[lsu_stbuf.scala 144:54] wire _T_322 = ~stbuf_byteen_2[0]; // @[lsu_stbuf.scala 144:70] wire _T_324 = _T_322 | store_byteen_lo_r[0]; // @[lsu_stbuf.scala 144:90] - reg [31:0] stbuf_data_2; // @[lib.scala 374:16] + reg [31:0] stbuf_data_2; // @[Reg.scala 27:20] wire [7:0] _T_327 = _T_324 ? io_store_datafn_lo_r[7:0] : stbuf_data_2[7:0]; // @[lsu_stbuf.scala 144:69] wire _T_331 = _T_322 | store_byteen_hi_r[0]; // @[lsu_stbuf.scala 145:31] wire [7:0] _T_334 = _T_331 ? io_store_datafn_hi_r[7:0] : stbuf_data_2[7:0]; // @[lsu_stbuf.scala 145:10] wire [7:0] datain1_2 = sel_lo[2] ? _T_327 : _T_334; // @[lsu_stbuf.scala 144:54] wire _T_338 = ~stbuf_byteen_3[0]; // @[lsu_stbuf.scala 144:70] wire _T_340 = _T_338 | store_byteen_lo_r[0]; // @[lsu_stbuf.scala 144:90] - reg [31:0] stbuf_data_3; // @[lib.scala 374:16] + reg [31:0] stbuf_data_3; // @[Reg.scala 27:20] wire [7:0] _T_343 = _T_340 ? io_store_datafn_lo_r[7:0] : stbuf_data_3[7:0]; // @[lsu_stbuf.scala 144:69] wire _T_347 = _T_338 | store_byteen_hi_r[0]; // @[lsu_stbuf.scala 145:31] wire [7:0] _T_350 = _T_347 ? io_store_datafn_hi_r[7:0] : stbuf_data_3[7:0]; // @[lsu_stbuf.scala 145:10] @@ -2910,14 +3045,10 @@ module lsu_stbuf( wire _T_539 = _T_530 | store_byteen_hi_r[3]; // @[lsu_stbuf.scala 154:31] wire [7:0] _T_542 = _T_539 ? io_store_datafn_hi_r[31:24] : stbuf_data_3[31:24]; // @[lsu_stbuf.scala 154:10] wire [7:0] datain4_3 = sel_lo[3] ? _T_535 : _T_542; // @[lsu_stbuf.scala 153:54] - wire [15:0] _T_544 = {datain2_0,datain1_0}; // @[Cat.scala 29:58] - wire [15:0] _T_545 = {datain4_0,datain3_0}; // @[Cat.scala 29:58] - wire [15:0] _T_547 = {datain2_1,datain1_1}; // @[Cat.scala 29:58] - wire [15:0] _T_548 = {datain4_1,datain3_1}; // @[Cat.scala 29:58] - wire [15:0] _T_550 = {datain2_2,datain1_2}; // @[Cat.scala 29:58] - wire [15:0] _T_551 = {datain4_2,datain3_2}; // @[Cat.scala 29:58] - wire [15:0] _T_553 = {datain2_3,datain1_3}; // @[Cat.scala 29:58] - wire [15:0] _T_554 = {datain4_3,datain3_3}; // @[Cat.scala 29:58] + wire [31:0] stbuf_datain_0 = {datain4_0,datain3_0,datain2_0,datain1_0}; // @[Cat.scala 29:58] + wire [31:0] stbuf_datain_1 = {datain4_1,datain3_1,datain2_1,datain1_1}; // @[Cat.scala 29:58] + wire [31:0] stbuf_datain_2 = {datain4_2,datain3_2,datain2_2,datain1_2}; // @[Cat.scala 29:58] + wire [31:0] stbuf_datain_3 = {datain4_3,datain3_3,datain2_3,datain1_3}; // @[Cat.scala 29:58] wire _T_559 = stbuf_wr_en[0] | stbuf_vld[0]; // @[lsu_stbuf.scala 160:18] wire _T_567 = stbuf_wr_en[1] | stbuf_vld[1]; // @[lsu_stbuf.scala 160:18] wire _T_575 = stbuf_wr_en[2] | stbuf_vld[2]; // @[lsu_stbuf.scala 160:18] @@ -2993,10 +3124,10 @@ module lsu_stbuf( wire _T_696 = _T_686[0] & _T_695; // @[lsu_stbuf.scala 184:44] wire _T_697 = |stbuf_dma_kill_en; // @[lsu_stbuf.scala 184:91] wire _T_698 = ~_T_697; // @[lsu_stbuf.scala 184:71] - wire [15:0] _GEN_1 = 2'h1 == RdPtr ? stbuf_addr_1 : stbuf_addr_0; // @[lsu_stbuf.scala 185:22] - wire [15:0] _GEN_2 = 2'h2 == RdPtr ? stbuf_addr_2 : _GEN_1; // @[lsu_stbuf.scala 185:22] - wire [31:0] _GEN_5 = 2'h1 == RdPtr ? stbuf_data_1 : stbuf_data_0; // @[lsu_stbuf.scala 186:22] - wire [31:0] _GEN_6 = 2'h2 == RdPtr ? stbuf_data_2 : _GEN_5; // @[lsu_stbuf.scala 186:22] + wire [15:0] _GEN_9 = 2'h1 == RdPtr ? stbuf_addr_1 : stbuf_addr_0; // @[lsu_stbuf.scala 185:22] + wire [15:0] _GEN_10 = 2'h2 == RdPtr ? stbuf_addr_2 : _GEN_9; // @[lsu_stbuf.scala 185:22] + wire [31:0] _GEN_13 = 2'h1 == RdPtr ? stbuf_data_1 : stbuf_data_0; // @[lsu_stbuf.scala 186:22] + wire [31:0] _GEN_14 = 2'h2 == RdPtr ? stbuf_data_2 : _GEN_13; // @[lsu_stbuf.scala 186:22] wire _T_700 = ~dual_stbuf_write_r; // @[lsu_stbuf.scala 188:44] wire _T_701 = io_ldst_stbuf_reqvld_r & _T_700; // @[lsu_stbuf.scala 188:42] wire _T_702 = store_coalesce_hi_r | store_coalesce_lo_r; // @[lsu_stbuf.scala 188:88] @@ -3025,12 +3156,12 @@ module lsu_stbuf( wire isdccmst_r = _T_735 & _T_736; // @[lsu_stbuf.scala 199:85] wire [1:0] _T_737 = {1'h0,isdccmst_m}; // @[Cat.scala 29:58] wire _T_738 = isdccmst_m & io_ldst_dual_m; // @[lsu_stbuf.scala 201:62] - wire [2:0] _GEN_14 = {{1'd0}, _T_737}; // @[lsu_stbuf.scala 201:47] - wire [2:0] _T_739 = _GEN_14 << _T_738; // @[lsu_stbuf.scala 201:47] + wire [2:0] _GEN_22 = {{1'd0}, _T_737}; // @[lsu_stbuf.scala 201:47] + wire [2:0] _T_739 = _GEN_22 << _T_738; // @[lsu_stbuf.scala 201:47] wire [1:0] _T_740 = {1'h0,isdccmst_r}; // @[Cat.scala 29:58] wire _T_741 = isdccmst_r & io_ldst_dual_r; // @[lsu_stbuf.scala 202:62] - wire [2:0] _GEN_15 = {{1'd0}, _T_740}; // @[lsu_stbuf.scala 202:47] - wire [2:0] _T_742 = _GEN_15 << _T_741; // @[lsu_stbuf.scala 202:47] + wire [2:0] _GEN_23 = {{1'd0}, _T_740}; // @[lsu_stbuf.scala 202:47] + wire [2:0] _T_742 = _GEN_23 << _T_741; // @[lsu_stbuf.scala 202:47] wire [1:0] stbuf_specvld_m = _T_739[1:0]; // @[lsu_stbuf.scala 201:19] wire [3:0] _T_743 = {2'h0,stbuf_specvld_m}; // @[Cat.scala 29:58] wire [3:0] _T_745 = stbuf_numvld_any + _T_743; // @[lsu_stbuf.scala 203:44] @@ -3263,58 +3394,50 @@ module lsu_stbuf( wire [7:0] stbuf_fwdpipe4_hi = ld_byte_rhit_hi[3] ? ld_fwddata_rpipe_hi[31:24] : stbuf_fwddata_hi_pre_m[31:24]; // @[lsu_stbuf.scala 271:30] wire [15:0] _T_1309 = {stbuf_fwdpipe2_hi,stbuf_fwdpipe1_hi}; // @[Cat.scala 29:58] wire [15:0] _T_1310 = {stbuf_fwdpipe4_hi,stbuf_fwdpipe3_hi}; // @[Cat.scala 29:58] - rvclkhdr rvclkhdr ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), - .io_en(rvclkhdr_io_en), - .io_scan_mode(rvclkhdr_io_scan_mode) + .io_en(rvclkhdr_io_en) ); - rvclkhdr rvclkhdr_1 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_1 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_1_io_l1clk), .io_clk(rvclkhdr_1_io_clk), - .io_en(rvclkhdr_1_io_en), - .io_scan_mode(rvclkhdr_1_io_scan_mode) + .io_en(rvclkhdr_1_io_en) ); - rvclkhdr rvclkhdr_2 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_2 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_2_io_l1clk), .io_clk(rvclkhdr_2_io_clk), - .io_en(rvclkhdr_2_io_en), - .io_scan_mode(rvclkhdr_2_io_scan_mode) + .io_en(rvclkhdr_2_io_en) ); - rvclkhdr rvclkhdr_3 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_3 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_3_io_l1clk), .io_clk(rvclkhdr_3_io_clk), - .io_en(rvclkhdr_3_io_en), - .io_scan_mode(rvclkhdr_3_io_scan_mode) + .io_en(rvclkhdr_3_io_en) ); - rvclkhdr rvclkhdr_4 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_4 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_4_io_l1clk), .io_clk(rvclkhdr_4_io_clk), - .io_en(rvclkhdr_4_io_en), - .io_scan_mode(rvclkhdr_4_io_scan_mode) + .io_en(rvclkhdr_4_io_en) ); - rvclkhdr rvclkhdr_5 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_5 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_5_io_l1clk), .io_clk(rvclkhdr_5_io_clk), - .io_en(rvclkhdr_5_io_en), - .io_scan_mode(rvclkhdr_5_io_scan_mode) + .io_en(rvclkhdr_5_io_en) ); - rvclkhdr rvclkhdr_6 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_6 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_6_io_l1clk), .io_clk(rvclkhdr_6_io_clk), - .io_en(rvclkhdr_6_io_en), - .io_scan_mode(rvclkhdr_6_io_scan_mode) + .io_en(rvclkhdr_6_io_en) ); - rvclkhdr rvclkhdr_7 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_7 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_7_io_l1clk), .io_clk(rvclkhdr_7_io_clk), - .io_en(rvclkhdr_7_io_en), - .io_scan_mode(rvclkhdr_7_io_scan_mode) + .io_en(rvclkhdr_7_io_en) ); assign io_stbuf_reqvld_any = _T_696 & _T_698; // @[lsu_stbuf.scala 51:47 lsu_stbuf.scala 184:24] assign io_stbuf_reqvld_flushed_any = _T_686[0] & _T_688[0]; // @[lsu_stbuf.scala 52:35 lsu_stbuf.scala 183:31] - assign io_stbuf_addr_any = 2'h3 == RdPtr ? stbuf_addr_3 : _GEN_2; // @[lsu_stbuf.scala 53:35 lsu_stbuf.scala 185:22] - assign io_stbuf_data_any = 2'h3 == RdPtr ? stbuf_data_3 : _GEN_6; // @[lsu_stbuf.scala 54:35 lsu_stbuf.scala 186:22] + assign io_stbuf_addr_any = 2'h3 == RdPtr ? stbuf_addr_3 : _GEN_10; // @[lsu_stbuf.scala 53:35 lsu_stbuf.scala 185:22] + assign io_stbuf_data_any = 2'h3 == RdPtr ? stbuf_data_3 : _GEN_14; // @[lsu_stbuf.scala 54:35 lsu_stbuf.scala 186:22] assign io_lsu_stbuf_full_any = _T_749 ? _T_751 : _T_752; // @[lsu_stbuf.scala 55:43 lsu_stbuf.scala 205:26] assign io_lsu_stbuf_empty_any = stbuf_numvld_any == 4'h0; // @[lsu_stbuf.scala 56:43 lsu_stbuf.scala 206:26] assign io_ldst_stbuf_reqvld_r = _T_22 & io_store_stbuf_reqvld_r; // @[lsu_stbuf.scala 57:43 lsu_stbuf.scala 125:26] @@ -3322,30 +3445,22 @@ module lsu_stbuf( assign io_stbuf_fwddata_lo_m = {_T_1295,_T_1294}; // @[lsu_stbuf.scala 59:43 lsu_stbuf.scala 266:25] assign io_stbuf_fwdbyteen_hi_m = {_T_1269,_T_1261}; // @[lsu_stbuf.scala 60:37 lsu_stbuf.scala 258:27] assign io_stbuf_fwdbyteen_lo_m = {_T_1280,_T_1272}; // @[lsu_stbuf.scala 61:37 lsu_stbuf.scala 259:27] - assign rvclkhdr_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_io_en = stbuf_wr_en[0]; // @[lib.scala 371:17] - assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_1_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_1_io_en = stbuf_wr_en[0]; // @[lib.scala 371:17] - assign rvclkhdr_1_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_2_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_2_io_en = stbuf_wr_en[1]; // @[lib.scala 371:17] - assign rvclkhdr_2_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_3_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_3_io_en = stbuf_wr_en[1]; // @[lib.scala 371:17] - assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_4_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_4_io_en = stbuf_wr_en[2]; // @[lib.scala 371:17] - assign rvclkhdr_4_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_5_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_5_io_en = stbuf_wr_en[2]; // @[lib.scala 371:17] - assign rvclkhdr_5_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_6_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_6_io_en = stbuf_wr_en[3]; // @[lib.scala 371:17] - assign rvclkhdr_6_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_7_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_7_io_en = stbuf_wr_en[3]; // @[lib.scala 371:17] - assign rvclkhdr_7_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] + assign rvclkhdr_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_io_en = stbuf_wr_en[0]; // @[lib.scala 393:17] + assign rvclkhdr_1_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_1_io_en = stbuf_wr_en[0]; // @[lib.scala 393:17] + assign rvclkhdr_2_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_2_io_en = stbuf_wr_en[1]; // @[lib.scala 393:17] + assign rvclkhdr_3_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_3_io_en = stbuf_wr_en[1]; // @[lib.scala 393:17] + assign rvclkhdr_4_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_4_io_en = stbuf_wr_en[2]; // @[lib.scala 393:17] + assign rvclkhdr_5_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_5_io_en = stbuf_wr_en[2]; // @[lib.scala 393:17] + assign rvclkhdr_6_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_6_io_en = stbuf_wr_en[3]; // @[lib.scala 393:17] + assign rvclkhdr_7_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_7_io_en = stbuf_wr_en[3]; // @[lib.scala 393:17] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -3516,13 +3631,15 @@ end // initial end end end - always @(posedge rvclkhdr_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin stbuf_addr_0 <= 16'h0; - end else if (sel_lo[0]) begin - stbuf_addr_0 <= io_lsu_addr_r[15:0]; - end else begin - stbuf_addr_0 <= io_end_addr_r[15:0]; + end else if (stbuf_wr_en[0]) begin + if (sel_lo[0]) begin + stbuf_addr_0 <= io_lsu_addr_r[15:0]; + end else begin + stbuf_addr_0 <= io_end_addr_r[15:0]; + end end end always @(posedge io_lsu_free_c2_clk or posedge reset) begin @@ -3581,31 +3698,37 @@ end // initial _T_598 <= _T_594 & _T_33; end end - always @(posedge rvclkhdr_2_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin stbuf_addr_1 <= 16'h0; - end else if (sel_lo[1]) begin - stbuf_addr_1 <= io_lsu_addr_r[15:0]; - end else begin - stbuf_addr_1 <= io_end_addr_r[15:0]; + end else if (stbuf_wr_en[1]) begin + if (sel_lo[1]) begin + stbuf_addr_1 <= io_lsu_addr_r[15:0]; + end else begin + stbuf_addr_1 <= io_end_addr_r[15:0]; + end end end - always @(posedge rvclkhdr_4_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin stbuf_addr_2 <= 16'h0; - end else if (sel_lo[2]) begin - stbuf_addr_2 <= io_lsu_addr_r[15:0]; - end else begin - stbuf_addr_2 <= io_end_addr_r[15:0]; + end else if (stbuf_wr_en[2]) begin + if (sel_lo[2]) begin + stbuf_addr_2 <= io_lsu_addr_r[15:0]; + end else begin + stbuf_addr_2 <= io_end_addr_r[15:0]; + end end end - always @(posedge rvclkhdr_6_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin stbuf_addr_3 <= 16'h0; - end else if (sel_lo[3]) begin - stbuf_addr_3 <= io_lsu_addr_r[15:0]; - end else begin - stbuf_addr_3 <= io_end_addr_r[15:0]; + end else if (stbuf_wr_en[3]) begin + if (sel_lo[3]) begin + stbuf_addr_3 <= io_lsu_addr_r[15:0]; + end else begin + stbuf_addr_3 <= io_end_addr_r[15:0]; + end end end always @(posedge io_lsu_stbuf_c1_clk or posedge reset) begin @@ -3636,64 +3759,59 @@ end // initial stbuf_byteen_3 <= _T_655 & _T_659; end end - always @(posedge rvclkhdr_1_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin stbuf_data_0 <= 32'h0; - end else begin - stbuf_data_0 <= {_T_545,_T_544}; + end else if (stbuf_wr_en[0]) begin + stbuf_data_0 <= stbuf_datain_0; end end - always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin stbuf_data_1 <= 32'h0; - end else begin - stbuf_data_1 <= {_T_548,_T_547}; + end else if (stbuf_wr_en[1]) begin + stbuf_data_1 <= stbuf_datain_1; end end - always @(posedge rvclkhdr_5_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin stbuf_data_2 <= 32'h0; - end else begin - stbuf_data_2 <= {_T_551,_T_550}; + end else if (stbuf_wr_en[2]) begin + stbuf_data_2 <= stbuf_datain_2; end end - always @(posedge rvclkhdr_7_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin stbuf_data_3 <= 32'h0; - end else begin - stbuf_data_3 <= {_T_554,_T_553}; + end else if (stbuf_wr_en[3]) begin + stbuf_data_3 <= stbuf_datain_3; end end endmodule module lsu_ecc( input clock, input reset, - input io_lsu_c2_r_clk, input io_clk_override, - input io_lsu_pkt_m_valid, - input io_lsu_pkt_m_bits_load, - input io_lsu_pkt_m_bits_store, - input io_lsu_pkt_m_bits_dma, + input io_lsu_pkt_r_valid, + input io_lsu_pkt_r_bits_load, + input io_lsu_pkt_r_bits_store, input [31:0] io_stbuf_data_any, input io_dec_tlu_core_ecc_disable, - input [15:0] io_lsu_addr_m, - input [15:0] io_end_addr_m, - input [31:0] io_dccm_rdata_hi_m, - input [31:0] io_dccm_rdata_lo_m, - input [6:0] io_dccm_data_ecc_hi_m, - input [6:0] io_dccm_data_ecc_lo_m, + input io_lsu_dccm_rden_r, + input io_addr_in_dccm_r, + input [15:0] io_lsu_addr_r, + input [15:0] io_end_addr_r, + input [31:0] io_dccm_rdata_hi_r, + input [31:0] io_dccm_rdata_lo_r, + input [6:0] io_dccm_data_ecc_hi_r, + input [6:0] io_dccm_data_ecc_lo_r, input io_ld_single_ecc_error_r, input io_ld_single_ecc_error_r_ff, - input io_lsu_dccm_rden_m, - input io_addr_in_dccm_m, input io_dma_dccm_wen, input [31:0] io_dma_dccm_wdata_lo, input [31:0] io_dma_dccm_wdata_hi, - input io_scan_mode, output [31:0] io_sec_data_hi_r, output [31:0] io_sec_data_lo_r, - output [31:0] io_sec_data_hi_m, - output [31:0] io_sec_data_lo_m, output [31:0] io_sec_data_hi_r_ff, output [31:0] io_sec_data_lo_r_ff, output [6:0] io_dma_dccm_wdata_ecc_hi, @@ -3705,73 +3823,61 @@ module lsu_ecc( output io_single_ecc_error_lo_r, output io_lsu_single_ecc_error_r, output io_lsu_double_ecc_error_r, - output io_lsu_single_ecc_error_m, - output io_lsu_double_ecc_error_m + output io_lsu_single_ecc_error_m ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; reg [31:0] _RAND_1; - reg [31:0] _RAND_2; - reg [31:0] _RAND_3; - reg [31:0] _RAND_4; - reg [31:0] _RAND_5; - reg [31:0] _RAND_6; - reg [31:0] _RAND_7; `endif // RANDOMIZE_REG_INIT - wire rvclkhdr_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_io_en; // @[lib.scala 368:23] - wire rvclkhdr_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_1_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_en; // @[lib.scala 368:23] - wire rvclkhdr_1_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_2_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_en; // @[lib.scala 368:23] - wire rvclkhdr_2_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_3_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_en; // @[lib.scala 368:23] - wire rvclkhdr_3_io_scan_mode; // @[lib.scala 368:23] - wire _T_96 = ^io_dccm_rdata_hi_m; // @[lib.scala 193:30] - wire _T_97 = ^io_dccm_data_ecc_hi_m; // @[lib.scala 193:44] + wire rvclkhdr_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_io_en; // @[lib.scala 390:23] + wire rvclkhdr_1_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_en; // @[lib.scala 390:23] + wire rvclkhdr_2_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_en; // @[lib.scala 390:23] + wire rvclkhdr_3_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_3_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_3_io_en; // @[lib.scala 390:23] + wire _T_96 = ^io_dccm_rdata_hi_r; // @[lib.scala 193:30] + wire _T_97 = ^io_dccm_data_ecc_hi_r; // @[lib.scala 193:44] wire _T_98 = _T_96 ^ _T_97; // @[lib.scala 193:35] - wire [5:0] _T_106 = {io_dccm_rdata_hi_m[31],io_dccm_rdata_hi_m[30],io_dccm_rdata_hi_m[29],io_dccm_rdata_hi_m[28],io_dccm_rdata_hi_m[27],io_dccm_rdata_hi_m[26]}; // @[lib.scala 193:76] + wire [5:0] _T_106 = {io_dccm_rdata_hi_r[31],io_dccm_rdata_hi_r[30],io_dccm_rdata_hi_r[29],io_dccm_rdata_hi_r[28],io_dccm_rdata_hi_r[27],io_dccm_rdata_hi_r[26]}; // @[lib.scala 193:76] wire _T_107 = ^_T_106; // @[lib.scala 193:83] - wire _T_108 = io_dccm_data_ecc_hi_m[5] ^ _T_107; // @[lib.scala 193:71] - wire [6:0] _T_115 = {io_dccm_rdata_hi_m[17],io_dccm_rdata_hi_m[16],io_dccm_rdata_hi_m[15],io_dccm_rdata_hi_m[14],io_dccm_rdata_hi_m[13],io_dccm_rdata_hi_m[12],io_dccm_rdata_hi_m[11]}; // @[lib.scala 193:103] - wire [14:0] _T_123 = {io_dccm_rdata_hi_m[25],io_dccm_rdata_hi_m[24],io_dccm_rdata_hi_m[23],io_dccm_rdata_hi_m[22],io_dccm_rdata_hi_m[21],io_dccm_rdata_hi_m[20],io_dccm_rdata_hi_m[19],io_dccm_rdata_hi_m[18],_T_115}; // @[lib.scala 193:103] + wire _T_108 = io_dccm_data_ecc_hi_r[5] ^ _T_107; // @[lib.scala 193:71] + wire [6:0] _T_115 = {io_dccm_rdata_hi_r[17],io_dccm_rdata_hi_r[16],io_dccm_rdata_hi_r[15],io_dccm_rdata_hi_r[14],io_dccm_rdata_hi_r[13],io_dccm_rdata_hi_r[12],io_dccm_rdata_hi_r[11]}; // @[lib.scala 193:103] + wire [14:0] _T_123 = {io_dccm_rdata_hi_r[25],io_dccm_rdata_hi_r[24],io_dccm_rdata_hi_r[23],io_dccm_rdata_hi_r[22],io_dccm_rdata_hi_r[21],io_dccm_rdata_hi_r[20],io_dccm_rdata_hi_r[19],io_dccm_rdata_hi_r[18],_T_115}; // @[lib.scala 193:103] wire _T_124 = ^_T_123; // @[lib.scala 193:110] - wire _T_125 = io_dccm_data_ecc_hi_m[4] ^ _T_124; // @[lib.scala 193:98] - wire [6:0] _T_132 = {io_dccm_rdata_hi_m[10],io_dccm_rdata_hi_m[9],io_dccm_rdata_hi_m[8],io_dccm_rdata_hi_m[7],io_dccm_rdata_hi_m[6],io_dccm_rdata_hi_m[5],io_dccm_rdata_hi_m[4]}; // @[lib.scala 193:130] - wire [14:0] _T_140 = {io_dccm_rdata_hi_m[25],io_dccm_rdata_hi_m[24],io_dccm_rdata_hi_m[23],io_dccm_rdata_hi_m[22],io_dccm_rdata_hi_m[21],io_dccm_rdata_hi_m[20],io_dccm_rdata_hi_m[19],io_dccm_rdata_hi_m[18],_T_132}; // @[lib.scala 193:130] + wire _T_125 = io_dccm_data_ecc_hi_r[4] ^ _T_124; // @[lib.scala 193:98] + wire [6:0] _T_132 = {io_dccm_rdata_hi_r[10],io_dccm_rdata_hi_r[9],io_dccm_rdata_hi_r[8],io_dccm_rdata_hi_r[7],io_dccm_rdata_hi_r[6],io_dccm_rdata_hi_r[5],io_dccm_rdata_hi_r[4]}; // @[lib.scala 193:130] + wire [14:0] _T_140 = {io_dccm_rdata_hi_r[25],io_dccm_rdata_hi_r[24],io_dccm_rdata_hi_r[23],io_dccm_rdata_hi_r[22],io_dccm_rdata_hi_r[21],io_dccm_rdata_hi_r[20],io_dccm_rdata_hi_r[19],io_dccm_rdata_hi_r[18],_T_132}; // @[lib.scala 193:130] wire _T_141 = ^_T_140; // @[lib.scala 193:137] - wire _T_142 = io_dccm_data_ecc_hi_m[3] ^ _T_141; // @[lib.scala 193:125] - wire [8:0] _T_151 = {io_dccm_rdata_hi_m[15],io_dccm_rdata_hi_m[14],io_dccm_rdata_hi_m[10],io_dccm_rdata_hi_m[9],io_dccm_rdata_hi_m[8],io_dccm_rdata_hi_m[7],io_dccm_rdata_hi_m[3],io_dccm_rdata_hi_m[2],io_dccm_rdata_hi_m[1]}; // @[lib.scala 193:157] - wire [17:0] _T_160 = {io_dccm_rdata_hi_m[31],io_dccm_rdata_hi_m[30],io_dccm_rdata_hi_m[29],io_dccm_rdata_hi_m[25],io_dccm_rdata_hi_m[24],io_dccm_rdata_hi_m[23],io_dccm_rdata_hi_m[22],io_dccm_rdata_hi_m[17],io_dccm_rdata_hi_m[16],_T_151}; // @[lib.scala 193:157] + wire _T_142 = io_dccm_data_ecc_hi_r[3] ^ _T_141; // @[lib.scala 193:125] + wire [8:0] _T_151 = {io_dccm_rdata_hi_r[15],io_dccm_rdata_hi_r[14],io_dccm_rdata_hi_r[10],io_dccm_rdata_hi_r[9],io_dccm_rdata_hi_r[8],io_dccm_rdata_hi_r[7],io_dccm_rdata_hi_r[3],io_dccm_rdata_hi_r[2],io_dccm_rdata_hi_r[1]}; // @[lib.scala 193:157] + wire [17:0] _T_160 = {io_dccm_rdata_hi_r[31],io_dccm_rdata_hi_r[30],io_dccm_rdata_hi_r[29],io_dccm_rdata_hi_r[25],io_dccm_rdata_hi_r[24],io_dccm_rdata_hi_r[23],io_dccm_rdata_hi_r[22],io_dccm_rdata_hi_r[17],io_dccm_rdata_hi_r[16],_T_151}; // @[lib.scala 193:157] wire _T_161 = ^_T_160; // @[lib.scala 193:164] - wire _T_162 = io_dccm_data_ecc_hi_m[2] ^ _T_161; // @[lib.scala 193:152] - wire [8:0] _T_171 = {io_dccm_rdata_hi_m[13],io_dccm_rdata_hi_m[12],io_dccm_rdata_hi_m[10],io_dccm_rdata_hi_m[9],io_dccm_rdata_hi_m[6],io_dccm_rdata_hi_m[5],io_dccm_rdata_hi_m[3],io_dccm_rdata_hi_m[2],io_dccm_rdata_hi_m[0]}; // @[lib.scala 193:184] - wire [17:0] _T_180 = {io_dccm_rdata_hi_m[31],io_dccm_rdata_hi_m[28],io_dccm_rdata_hi_m[27],io_dccm_rdata_hi_m[25],io_dccm_rdata_hi_m[24],io_dccm_rdata_hi_m[21],io_dccm_rdata_hi_m[20],io_dccm_rdata_hi_m[17],io_dccm_rdata_hi_m[16],_T_171}; // @[lib.scala 193:184] + wire _T_162 = io_dccm_data_ecc_hi_r[2] ^ _T_161; // @[lib.scala 193:152] + wire [8:0] _T_171 = {io_dccm_rdata_hi_r[13],io_dccm_rdata_hi_r[12],io_dccm_rdata_hi_r[10],io_dccm_rdata_hi_r[9],io_dccm_rdata_hi_r[6],io_dccm_rdata_hi_r[5],io_dccm_rdata_hi_r[3],io_dccm_rdata_hi_r[2],io_dccm_rdata_hi_r[0]}; // @[lib.scala 193:184] + wire [17:0] _T_180 = {io_dccm_rdata_hi_r[31],io_dccm_rdata_hi_r[28],io_dccm_rdata_hi_r[27],io_dccm_rdata_hi_r[25],io_dccm_rdata_hi_r[24],io_dccm_rdata_hi_r[21],io_dccm_rdata_hi_r[20],io_dccm_rdata_hi_r[17],io_dccm_rdata_hi_r[16],_T_171}; // @[lib.scala 193:184] wire _T_181 = ^_T_180; // @[lib.scala 193:191] - wire _T_182 = io_dccm_data_ecc_hi_m[1] ^ _T_181; // @[lib.scala 193:179] - wire [8:0] _T_191 = {io_dccm_rdata_hi_m[13],io_dccm_rdata_hi_m[11],io_dccm_rdata_hi_m[10],io_dccm_rdata_hi_m[8],io_dccm_rdata_hi_m[6],io_dccm_rdata_hi_m[4],io_dccm_rdata_hi_m[3],io_dccm_rdata_hi_m[1],io_dccm_rdata_hi_m[0]}; // @[lib.scala 193:211] - wire [17:0] _T_200 = {io_dccm_rdata_hi_m[30],io_dccm_rdata_hi_m[28],io_dccm_rdata_hi_m[26],io_dccm_rdata_hi_m[25],io_dccm_rdata_hi_m[23],io_dccm_rdata_hi_m[21],io_dccm_rdata_hi_m[19],io_dccm_rdata_hi_m[17],io_dccm_rdata_hi_m[15],_T_191}; // @[lib.scala 193:211] + wire _T_182 = io_dccm_data_ecc_hi_r[1] ^ _T_181; // @[lib.scala 193:179] + wire [8:0] _T_191 = {io_dccm_rdata_hi_r[13],io_dccm_rdata_hi_r[11],io_dccm_rdata_hi_r[10],io_dccm_rdata_hi_r[8],io_dccm_rdata_hi_r[6],io_dccm_rdata_hi_r[4],io_dccm_rdata_hi_r[3],io_dccm_rdata_hi_r[1],io_dccm_rdata_hi_r[0]}; // @[lib.scala 193:211] + wire [17:0] _T_200 = {io_dccm_rdata_hi_r[30],io_dccm_rdata_hi_r[28],io_dccm_rdata_hi_r[26],io_dccm_rdata_hi_r[25],io_dccm_rdata_hi_r[23],io_dccm_rdata_hi_r[21],io_dccm_rdata_hi_r[19],io_dccm_rdata_hi_r[17],io_dccm_rdata_hi_r[15],_T_191}; // @[lib.scala 193:211] wire _T_201 = ^_T_200; // @[lib.scala 193:218] - wire _T_202 = io_dccm_data_ecc_hi_m[0] ^ _T_201; // @[lib.scala 193:206] + wire _T_202 = io_dccm_data_ecc_hi_r[0] ^ _T_201; // @[lib.scala 193:206] wire [6:0] _T_208 = {_T_98,_T_108,_T_125,_T_142,_T_162,_T_182,_T_202}; // @[Cat.scala 29:58] wire _T_209 = _T_208 != 7'h0; // @[lib.scala 194:44] + wire _T_1123 = io_lsu_pkt_r_bits_load | io_lsu_pkt_r_bits_store; // @[lsu_ecc.scala 104:63] + wire _T_1124 = io_lsu_pkt_r_valid & _T_1123; // @[lsu_ecc.scala 104:37] + wire _T_1125 = _T_1124 & io_addr_in_dccm_r; // @[lsu_ecc.scala 104:90] + wire is_ldst_r = _T_1125 & io_lsu_dccm_rden_r; // @[lsu_ecc.scala 104:110] + wire ldst_dual_r = io_lsu_addr_r[2] != io_end_addr_r[2]; // @[lsu_ecc.scala 103:37] + wire _T_1129 = is_ldst_r & ldst_dual_r; // @[lsu_ecc.scala 106:31] wire _T_1130 = ~io_dec_tlu_core_ecc_disable; // @[lsu_ecc.scala 106:48] - wire _T_1137 = io_lsu_pkt_m_bits_load | io_lsu_pkt_m_bits_store; // @[lsu_ecc.scala 124:65] - wire _T_1138 = io_lsu_pkt_m_valid & _T_1137; // @[lsu_ecc.scala 124:39] - wire _T_1139 = _T_1138 & io_addr_in_dccm_m; // @[lsu_ecc.scala 124:92] - wire is_ldst_m = _T_1139 & io_lsu_dccm_rden_m; // @[lsu_ecc.scala 124:112] - wire ldst_dual_m = io_lsu_addr_m[2] != io_end_addr_m[2]; // @[lsu_ecc.scala 123:39] - wire _T_1143 = ldst_dual_m | io_lsu_pkt_m_bits_dma; // @[lsu_ecc.scala 126:48] - wire _T_1144 = is_ldst_m & _T_1143; // @[lsu_ecc.scala 126:33] - wire is_ldst_hi_m = _T_1144 & _T_1130; // @[lsu_ecc.scala 126:73] - wire _T_210 = is_ldst_hi_m & _T_209; // @[lib.scala 194:32] + wire is_ldst_hi_r = _T_1129 & _T_1130; // @[lsu_ecc.scala 106:46] + wire _T_210 = is_ldst_hi_r & _T_209; // @[lib.scala 194:32] wire single_ecc_error_hi_any = _T_210 & _T_208[6]; // @[lib.scala 194:53] wire _T_215 = ~_T_208[6]; // @[lib.scala 195:55] wire double_ecc_error_hi_any = _T_210 & _T_215; // @[lib.scala 195:53] @@ -3814,8 +3920,8 @@ module lsu_ecc( wire _T_290 = _T_208[5:0] == 6'h25; // @[lib.scala 199:41] wire _T_292 = _T_208[5:0] == 6'h26; // @[lib.scala 199:41] wire _T_294 = _T_208[5:0] == 6'h27; // @[lib.scala 199:41] - wire [7:0] _T_309 = {io_dccm_data_ecc_hi_m[3],io_dccm_rdata_hi_m[3:1],io_dccm_data_ecc_hi_m[2],io_dccm_rdata_hi_m[0],io_dccm_data_ecc_hi_m[1:0]}; // @[Cat.scala 29:58] - wire [38:0] _T_315 = {io_dccm_data_ecc_hi_m[6],io_dccm_rdata_hi_m[31:26],io_dccm_data_ecc_hi_m[5],io_dccm_rdata_hi_m[25:11],io_dccm_data_ecc_hi_m[4],io_dccm_rdata_hi_m[10:4],_T_309}; // @[Cat.scala 29:58] + wire [7:0] _T_309 = {io_dccm_data_ecc_hi_r[3],io_dccm_rdata_hi_r[3:1],io_dccm_data_ecc_hi_r[2],io_dccm_rdata_hi_r[0],io_dccm_data_ecc_hi_r[1:0]}; // @[Cat.scala 29:58] + wire [38:0] _T_315 = {io_dccm_data_ecc_hi_r[6],io_dccm_rdata_hi_r[31:26],io_dccm_data_ecc_hi_r[5],io_dccm_rdata_hi_r[25:11],io_dccm_data_ecc_hi_r[4],io_dccm_rdata_hi_r[10:4],_T_309}; // @[Cat.scala 29:58] wire [9:0] _T_333 = {_T_254,_T_252,_T_250,_T_248,_T_246,_T_244,_T_242,_T_240,_T_238,_T_236}; // @[lib.scala 202:69] wire [18:0] _T_334 = {_T_333,_T_234,_T_232,_T_230,_T_228,_T_226,_T_224,_T_222,_T_220,_T_218}; // @[lib.scala 202:69] wire [9:0] _T_343 = {_T_274,_T_272,_T_270,_T_268,_T_266,_T_264,_T_262,_T_260,_T_258,_T_256}; // @[lib.scala 202:69] @@ -3825,36 +3931,36 @@ module lsu_ecc( wire [38:0] _T_356 = single_ecc_error_hi_any ? _T_355 : _T_315; // @[lib.scala 202:31] wire [3:0] _T_362 = {_T_356[6:4],_T_356[2]}; // @[Cat.scala 29:58] wire [27:0] _T_364 = {_T_356[37:32],_T_356[30:16],_T_356[14:8]}; // @[Cat.scala 29:58] - wire _T_474 = ^io_dccm_rdata_lo_m; // @[lib.scala 193:30] - wire _T_475 = ^io_dccm_data_ecc_lo_m; // @[lib.scala 193:44] + wire _T_474 = ^io_dccm_rdata_lo_r; // @[lib.scala 193:30] + wire _T_475 = ^io_dccm_data_ecc_lo_r; // @[lib.scala 193:44] wire _T_476 = _T_474 ^ _T_475; // @[lib.scala 193:35] - wire [5:0] _T_484 = {io_dccm_rdata_lo_m[31],io_dccm_rdata_lo_m[30],io_dccm_rdata_lo_m[29],io_dccm_rdata_lo_m[28],io_dccm_rdata_lo_m[27],io_dccm_rdata_lo_m[26]}; // @[lib.scala 193:76] + wire [5:0] _T_484 = {io_dccm_rdata_lo_r[31],io_dccm_rdata_lo_r[30],io_dccm_rdata_lo_r[29],io_dccm_rdata_lo_r[28],io_dccm_rdata_lo_r[27],io_dccm_rdata_lo_r[26]}; // @[lib.scala 193:76] wire _T_485 = ^_T_484; // @[lib.scala 193:83] - wire _T_486 = io_dccm_data_ecc_lo_m[5] ^ _T_485; // @[lib.scala 193:71] - wire [6:0] _T_493 = {io_dccm_rdata_lo_m[17],io_dccm_rdata_lo_m[16],io_dccm_rdata_lo_m[15],io_dccm_rdata_lo_m[14],io_dccm_rdata_lo_m[13],io_dccm_rdata_lo_m[12],io_dccm_rdata_lo_m[11]}; // @[lib.scala 193:103] - wire [14:0] _T_501 = {io_dccm_rdata_lo_m[25],io_dccm_rdata_lo_m[24],io_dccm_rdata_lo_m[23],io_dccm_rdata_lo_m[22],io_dccm_rdata_lo_m[21],io_dccm_rdata_lo_m[20],io_dccm_rdata_lo_m[19],io_dccm_rdata_lo_m[18],_T_493}; // @[lib.scala 193:103] + wire _T_486 = io_dccm_data_ecc_lo_r[5] ^ _T_485; // @[lib.scala 193:71] + wire [6:0] _T_493 = {io_dccm_rdata_lo_r[17],io_dccm_rdata_lo_r[16],io_dccm_rdata_lo_r[15],io_dccm_rdata_lo_r[14],io_dccm_rdata_lo_r[13],io_dccm_rdata_lo_r[12],io_dccm_rdata_lo_r[11]}; // @[lib.scala 193:103] + wire [14:0] _T_501 = {io_dccm_rdata_lo_r[25],io_dccm_rdata_lo_r[24],io_dccm_rdata_lo_r[23],io_dccm_rdata_lo_r[22],io_dccm_rdata_lo_r[21],io_dccm_rdata_lo_r[20],io_dccm_rdata_lo_r[19],io_dccm_rdata_lo_r[18],_T_493}; // @[lib.scala 193:103] wire _T_502 = ^_T_501; // @[lib.scala 193:110] - wire _T_503 = io_dccm_data_ecc_lo_m[4] ^ _T_502; // @[lib.scala 193:98] - wire [6:0] _T_510 = {io_dccm_rdata_lo_m[10],io_dccm_rdata_lo_m[9],io_dccm_rdata_lo_m[8],io_dccm_rdata_lo_m[7],io_dccm_rdata_lo_m[6],io_dccm_rdata_lo_m[5],io_dccm_rdata_lo_m[4]}; // @[lib.scala 193:130] - wire [14:0] _T_518 = {io_dccm_rdata_lo_m[25],io_dccm_rdata_lo_m[24],io_dccm_rdata_lo_m[23],io_dccm_rdata_lo_m[22],io_dccm_rdata_lo_m[21],io_dccm_rdata_lo_m[20],io_dccm_rdata_lo_m[19],io_dccm_rdata_lo_m[18],_T_510}; // @[lib.scala 193:130] + wire _T_503 = io_dccm_data_ecc_lo_r[4] ^ _T_502; // @[lib.scala 193:98] + wire [6:0] _T_510 = {io_dccm_rdata_lo_r[10],io_dccm_rdata_lo_r[9],io_dccm_rdata_lo_r[8],io_dccm_rdata_lo_r[7],io_dccm_rdata_lo_r[6],io_dccm_rdata_lo_r[5],io_dccm_rdata_lo_r[4]}; // @[lib.scala 193:130] + wire [14:0] _T_518 = {io_dccm_rdata_lo_r[25],io_dccm_rdata_lo_r[24],io_dccm_rdata_lo_r[23],io_dccm_rdata_lo_r[22],io_dccm_rdata_lo_r[21],io_dccm_rdata_lo_r[20],io_dccm_rdata_lo_r[19],io_dccm_rdata_lo_r[18],_T_510}; // @[lib.scala 193:130] wire _T_519 = ^_T_518; // @[lib.scala 193:137] - wire _T_520 = io_dccm_data_ecc_lo_m[3] ^ _T_519; // @[lib.scala 193:125] - wire [8:0] _T_529 = {io_dccm_rdata_lo_m[15],io_dccm_rdata_lo_m[14],io_dccm_rdata_lo_m[10],io_dccm_rdata_lo_m[9],io_dccm_rdata_lo_m[8],io_dccm_rdata_lo_m[7],io_dccm_rdata_lo_m[3],io_dccm_rdata_lo_m[2],io_dccm_rdata_lo_m[1]}; // @[lib.scala 193:157] - wire [17:0] _T_538 = {io_dccm_rdata_lo_m[31],io_dccm_rdata_lo_m[30],io_dccm_rdata_lo_m[29],io_dccm_rdata_lo_m[25],io_dccm_rdata_lo_m[24],io_dccm_rdata_lo_m[23],io_dccm_rdata_lo_m[22],io_dccm_rdata_lo_m[17],io_dccm_rdata_lo_m[16],_T_529}; // @[lib.scala 193:157] + wire _T_520 = io_dccm_data_ecc_lo_r[3] ^ _T_519; // @[lib.scala 193:125] + wire [8:0] _T_529 = {io_dccm_rdata_lo_r[15],io_dccm_rdata_lo_r[14],io_dccm_rdata_lo_r[10],io_dccm_rdata_lo_r[9],io_dccm_rdata_lo_r[8],io_dccm_rdata_lo_r[7],io_dccm_rdata_lo_r[3],io_dccm_rdata_lo_r[2],io_dccm_rdata_lo_r[1]}; // @[lib.scala 193:157] + wire [17:0] _T_538 = {io_dccm_rdata_lo_r[31],io_dccm_rdata_lo_r[30],io_dccm_rdata_lo_r[29],io_dccm_rdata_lo_r[25],io_dccm_rdata_lo_r[24],io_dccm_rdata_lo_r[23],io_dccm_rdata_lo_r[22],io_dccm_rdata_lo_r[17],io_dccm_rdata_lo_r[16],_T_529}; // @[lib.scala 193:157] wire _T_539 = ^_T_538; // @[lib.scala 193:164] - wire _T_540 = io_dccm_data_ecc_lo_m[2] ^ _T_539; // @[lib.scala 193:152] - wire [8:0] _T_549 = {io_dccm_rdata_lo_m[13],io_dccm_rdata_lo_m[12],io_dccm_rdata_lo_m[10],io_dccm_rdata_lo_m[9],io_dccm_rdata_lo_m[6],io_dccm_rdata_lo_m[5],io_dccm_rdata_lo_m[3],io_dccm_rdata_lo_m[2],io_dccm_rdata_lo_m[0]}; // @[lib.scala 193:184] - wire [17:0] _T_558 = {io_dccm_rdata_lo_m[31],io_dccm_rdata_lo_m[28],io_dccm_rdata_lo_m[27],io_dccm_rdata_lo_m[25],io_dccm_rdata_lo_m[24],io_dccm_rdata_lo_m[21],io_dccm_rdata_lo_m[20],io_dccm_rdata_lo_m[17],io_dccm_rdata_lo_m[16],_T_549}; // @[lib.scala 193:184] + wire _T_540 = io_dccm_data_ecc_lo_r[2] ^ _T_539; // @[lib.scala 193:152] + wire [8:0] _T_549 = {io_dccm_rdata_lo_r[13],io_dccm_rdata_lo_r[12],io_dccm_rdata_lo_r[10],io_dccm_rdata_lo_r[9],io_dccm_rdata_lo_r[6],io_dccm_rdata_lo_r[5],io_dccm_rdata_lo_r[3],io_dccm_rdata_lo_r[2],io_dccm_rdata_lo_r[0]}; // @[lib.scala 193:184] + wire [17:0] _T_558 = {io_dccm_rdata_lo_r[31],io_dccm_rdata_lo_r[28],io_dccm_rdata_lo_r[27],io_dccm_rdata_lo_r[25],io_dccm_rdata_lo_r[24],io_dccm_rdata_lo_r[21],io_dccm_rdata_lo_r[20],io_dccm_rdata_lo_r[17],io_dccm_rdata_lo_r[16],_T_549}; // @[lib.scala 193:184] wire _T_559 = ^_T_558; // @[lib.scala 193:191] - wire _T_560 = io_dccm_data_ecc_lo_m[1] ^ _T_559; // @[lib.scala 193:179] - wire [8:0] _T_569 = {io_dccm_rdata_lo_m[13],io_dccm_rdata_lo_m[11],io_dccm_rdata_lo_m[10],io_dccm_rdata_lo_m[8],io_dccm_rdata_lo_m[6],io_dccm_rdata_lo_m[4],io_dccm_rdata_lo_m[3],io_dccm_rdata_lo_m[1],io_dccm_rdata_lo_m[0]}; // @[lib.scala 193:211] - wire [17:0] _T_578 = {io_dccm_rdata_lo_m[30],io_dccm_rdata_lo_m[28],io_dccm_rdata_lo_m[26],io_dccm_rdata_lo_m[25],io_dccm_rdata_lo_m[23],io_dccm_rdata_lo_m[21],io_dccm_rdata_lo_m[19],io_dccm_rdata_lo_m[17],io_dccm_rdata_lo_m[15],_T_569}; // @[lib.scala 193:211] + wire _T_560 = io_dccm_data_ecc_lo_r[1] ^ _T_559; // @[lib.scala 193:179] + wire [8:0] _T_569 = {io_dccm_rdata_lo_r[13],io_dccm_rdata_lo_r[11],io_dccm_rdata_lo_r[10],io_dccm_rdata_lo_r[8],io_dccm_rdata_lo_r[6],io_dccm_rdata_lo_r[4],io_dccm_rdata_lo_r[3],io_dccm_rdata_lo_r[1],io_dccm_rdata_lo_r[0]}; // @[lib.scala 193:211] + wire [17:0] _T_578 = {io_dccm_rdata_lo_r[30],io_dccm_rdata_lo_r[28],io_dccm_rdata_lo_r[26],io_dccm_rdata_lo_r[25],io_dccm_rdata_lo_r[23],io_dccm_rdata_lo_r[21],io_dccm_rdata_lo_r[19],io_dccm_rdata_lo_r[17],io_dccm_rdata_lo_r[15],_T_569}; // @[lib.scala 193:211] wire _T_579 = ^_T_578; // @[lib.scala 193:218] - wire _T_580 = io_dccm_data_ecc_lo_m[0] ^ _T_579; // @[lib.scala 193:206] + wire _T_580 = io_dccm_data_ecc_lo_r[0] ^ _T_579; // @[lib.scala 193:206] wire [6:0] _T_586 = {_T_476,_T_486,_T_503,_T_520,_T_540,_T_560,_T_580}; // @[Cat.scala 29:58] wire _T_587 = _T_586 != 7'h0; // @[lib.scala 194:44] - wire is_ldst_lo_m = is_ldst_m & _T_1130; // @[lsu_ecc.scala 125:33] - wire _T_588 = is_ldst_lo_m & _T_587; // @[lib.scala 194:32] + wire is_ldst_lo_r = is_ldst_r & _T_1130; // @[lsu_ecc.scala 105:31] + wire _T_588 = is_ldst_lo_r & _T_587; // @[lib.scala 194:32] wire single_ecc_error_lo_any = _T_588 & _T_586[6]; // @[lib.scala 194:53] wire _T_593 = ~_T_586[6]; // @[lib.scala 195:55] wire double_ecc_error_lo_any = _T_588 & _T_593; // @[lib.scala 195:53] @@ -3897,8 +4003,8 @@ module lsu_ecc( wire _T_668 = _T_586[5:0] == 6'h25; // @[lib.scala 199:41] wire _T_670 = _T_586[5:0] == 6'h26; // @[lib.scala 199:41] wire _T_672 = _T_586[5:0] == 6'h27; // @[lib.scala 199:41] - wire [7:0] _T_687 = {io_dccm_data_ecc_lo_m[3],io_dccm_rdata_lo_m[3:1],io_dccm_data_ecc_lo_m[2],io_dccm_rdata_lo_m[0],io_dccm_data_ecc_lo_m[1:0]}; // @[Cat.scala 29:58] - wire [38:0] _T_693 = {io_dccm_data_ecc_lo_m[6],io_dccm_rdata_lo_m[31:26],io_dccm_data_ecc_lo_m[5],io_dccm_rdata_lo_m[25:11],io_dccm_data_ecc_lo_m[4],io_dccm_rdata_lo_m[10:4],_T_687}; // @[Cat.scala 29:58] + wire [7:0] _T_687 = {io_dccm_data_ecc_lo_r[3],io_dccm_rdata_lo_r[3:1],io_dccm_data_ecc_lo_r[2],io_dccm_rdata_lo_r[0],io_dccm_data_ecc_lo_r[1:0]}; // @[Cat.scala 29:58] + wire [38:0] _T_693 = {io_dccm_data_ecc_lo_r[6],io_dccm_rdata_lo_r[31:26],io_dccm_data_ecc_lo_r[5],io_dccm_rdata_lo_r[25:11],io_dccm_data_ecc_lo_r[4],io_dccm_rdata_lo_r[10:4],_T_687}; // @[Cat.scala 29:58] wire [9:0] _T_711 = {_T_632,_T_630,_T_628,_T_626,_T_624,_T_622,_T_620,_T_618,_T_616,_T_614}; // @[lib.scala 202:69] wire [18:0] _T_712 = {_T_711,_T_612,_T_610,_T_608,_T_606,_T_604,_T_602,_T_600,_T_598,_T_596}; // @[lib.scala 202:69] wire [9:0] _T_721 = {_T_652,_T_650,_T_648,_T_646,_T_644,_T_642,_T_640,_T_638,_T_636,_T_634}; // @[lib.scala 202:69] @@ -4088,42 +4194,31 @@ module lsu_ecc( wire _T_1117 = ^dccm_wdata_hi_any; // @[lib.scala 127:13] wire _T_1118 = ^_T_1116; // @[lib.scala 127:23] wire _T_1119 = _T_1117 ^ _T_1118; // @[lib.scala 127:18] - reg _T_1149; // @[lsu_ecc.scala 140:72] - reg _T_1150; // @[lsu_ecc.scala 141:72] - reg _T_1151; // @[lsu_ecc.scala 142:72] - reg _T_1152; // @[lsu_ecc.scala 143:72] - reg [31:0] _T_1154; // @[lib.scala 374:16] - reg [31:0] _T_1156; // @[lib.scala 374:16] - reg [31:0] _T_1166; // @[lib.scala 374:16] - reg [31:0] _T_1168; // @[lib.scala 374:16] - rvclkhdr rvclkhdr ( // @[lib.scala 368:23] + wire _T_1165 = io_ld_single_ecc_error_r | io_clk_override; // @[lsu_ecc.scala 156:75] + reg [31:0] _T_1166; // @[Reg.scala 27:20] + reg [31:0] _T_1168; // @[Reg.scala 27:20] + rvclkhdr rvclkhdr ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), - .io_en(rvclkhdr_io_en), - .io_scan_mode(rvclkhdr_io_scan_mode) + .io_en(rvclkhdr_io_en) ); - rvclkhdr rvclkhdr_1 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_1 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_1_io_l1clk), .io_clk(rvclkhdr_1_io_clk), - .io_en(rvclkhdr_1_io_en), - .io_scan_mode(rvclkhdr_1_io_scan_mode) + .io_en(rvclkhdr_1_io_en) ); - rvclkhdr rvclkhdr_2 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_2 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_2_io_l1clk), .io_clk(rvclkhdr_2_io_clk), - .io_en(rvclkhdr_2_io_en), - .io_scan_mode(rvclkhdr_2_io_scan_mode) + .io_en(rvclkhdr_2_io_en) ); - rvclkhdr rvclkhdr_3 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_3 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_3_io_l1clk), .io_clk(rvclkhdr_3_io_clk), - .io_en(rvclkhdr_3_io_en), - .io_scan_mode(rvclkhdr_3_io_scan_mode) + .io_en(rvclkhdr_3_io_en) ); - assign io_sec_data_hi_r = _T_1154; // @[lsu_ecc.scala 113:22 lsu_ecc.scala 144:34] - assign io_sec_data_lo_r = _T_1156; // @[lsu_ecc.scala 116:25 lsu_ecc.scala 145:34] - assign io_sec_data_hi_m = {_T_364,_T_362}; // @[lsu_ecc.scala 89:32 lsu_ecc.scala 133:27] - assign io_sec_data_lo_m = {_T_742,_T_740}; // @[lsu_ecc.scala 90:32 lsu_ecc.scala 135:27] + assign io_sec_data_hi_r = {_T_364,_T_362}; // @[lsu_ecc.scala 113:22 lsu_ecc.scala 144:34] + assign io_sec_data_lo_r = {_T_742,_T_740}; // @[lsu_ecc.scala 116:25 lsu_ecc.scala 145:34] assign io_sec_data_hi_r_ff = _T_1166; // @[lsu_ecc.scala 156:23] assign io_sec_data_lo_r_ff = _T_1168; // @[lsu_ecc.scala 157:23] assign io_dma_dccm_wdata_ecc_hi = {_T_1119,_T_1116}; // @[lsu_ecc.scala 153:28] @@ -4131,24 +4226,19 @@ module lsu_ecc( assign io_stbuf_ecc_any = {_T_937,_T_934}; // @[lsu_ecc.scala 152:28] assign io_sec_data_ecc_hi_r_ff = {_T_1119,_T_1116}; // @[lsu_ecc.scala 150:28] assign io_sec_data_ecc_lo_r_ff = {_T_937,_T_934}; // @[lsu_ecc.scala 151:28] - assign io_single_ecc_error_hi_r = _T_1152; // @[lsu_ecc.scala 114:31 lsu_ecc.scala 143:62] - assign io_single_ecc_error_lo_r = _T_1151; // @[lsu_ecc.scala 117:31 lsu_ecc.scala 142:62] - assign io_lsu_single_ecc_error_r = _T_1149; // @[lsu_ecc.scala 119:31 lsu_ecc.scala 140:62] - assign io_lsu_double_ecc_error_r = _T_1150; // @[lsu_ecc.scala 120:31 lsu_ecc.scala 141:62] - assign io_lsu_single_ecc_error_m = single_ecc_error_hi_any | single_ecc_error_lo_any; // @[lsu_ecc.scala 91:30 lsu_ecc.scala 137:33] - assign io_lsu_double_ecc_error_m = double_ecc_error_hi_any | double_ecc_error_lo_any; // @[lsu_ecc.scala 92:30 lsu_ecc.scala 138:33] - assign rvclkhdr_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_io_en = io_lsu_single_ecc_error_m | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_1_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_1_io_en = io_lsu_single_ecc_error_m | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_1_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_2_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_2_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_2_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_3_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_3_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 371:17] - assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] + assign io_single_ecc_error_hi_r = _T_210 & _T_208[6]; // @[lsu_ecc.scala 114:31 lsu_ecc.scala 143:62] + assign io_single_ecc_error_lo_r = _T_588 & _T_586[6]; // @[lsu_ecc.scala 117:31 lsu_ecc.scala 142:62] + assign io_lsu_single_ecc_error_r = io_single_ecc_error_hi_r | io_single_ecc_error_lo_r; // @[lsu_ecc.scala 119:31 lsu_ecc.scala 140:62] + assign io_lsu_double_ecc_error_r = double_ecc_error_hi_any | double_ecc_error_lo_any; // @[lsu_ecc.scala 120:31 lsu_ecc.scala 141:62] + assign io_lsu_single_ecc_error_m = 1'h0; // @[lsu_ecc.scala 91:30 lsu_ecc.scala 137:33] + assign rvclkhdr_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_io_en = io_lsu_single_ecc_error_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_1_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_1_io_en = io_lsu_single_ecc_error_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_2_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_2_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_3_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_3_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 393:17] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -4185,40 +4275,10 @@ initial begin `endif `ifdef RANDOMIZE_REG_INIT _RAND_0 = {1{`RANDOM}}; - _T_1149 = _RAND_0[0:0]; + _T_1166 = _RAND_0[31:0]; _RAND_1 = {1{`RANDOM}}; - _T_1150 = _RAND_1[0:0]; - _RAND_2 = {1{`RANDOM}}; - _T_1151 = _RAND_2[0:0]; - _RAND_3 = {1{`RANDOM}}; - _T_1152 = _RAND_3[0:0]; - _RAND_4 = {1{`RANDOM}}; - _T_1154 = _RAND_4[31:0]; - _RAND_5 = {1{`RANDOM}}; - _T_1156 = _RAND_5[31:0]; - _RAND_6 = {1{`RANDOM}}; - _T_1166 = _RAND_6[31:0]; - _RAND_7 = {1{`RANDOM}}; - _T_1168 = _RAND_7[31:0]; + _T_1168 = _RAND_1[31:0]; `endif // RANDOMIZE_REG_INIT - if (reset) begin - _T_1149 = 1'h0; - end - if (reset) begin - _T_1150 = 1'h0; - end - if (reset) begin - _T_1151 = 1'h0; - end - if (reset) begin - _T_1152 = 1'h0; - end - if (reset) begin - _T_1154 = 32'h0; - end - if (reset) begin - _T_1156 = 32'h0; - end if (reset) begin _T_1166 = 32'h0; end @@ -4231,59 +4291,17 @@ end // initial `FIRRTL_AFTER_INITIAL `endif `endif // SYNTHESIS - always @(posedge io_lsu_c2_r_clk or posedge reset) begin - if (reset) begin - _T_1149 <= 1'h0; - end else begin - _T_1149 <= io_lsu_single_ecc_error_m; - end - end - always @(posedge io_lsu_c2_r_clk or posedge reset) begin - if (reset) begin - _T_1150 <= 1'h0; - end else begin - _T_1150 <= io_lsu_double_ecc_error_m; - end - end - always @(posedge io_lsu_c2_r_clk or posedge reset) begin - if (reset) begin - _T_1151 <= 1'h0; - end else begin - _T_1151 <= _T_588 & _T_586[6]; - end - end - always @(posedge io_lsu_c2_r_clk or posedge reset) begin - if (reset) begin - _T_1152 <= 1'h0; - end else begin - _T_1152 <= _T_210 & _T_208[6]; - end - end - always @(posedge rvclkhdr_io_l1clk or posedge reset) begin - if (reset) begin - _T_1154 <= 32'h0; - end else begin - _T_1154 <= io_sec_data_hi_m; - end - end - always @(posedge rvclkhdr_1_io_l1clk or posedge reset) begin - if (reset) begin - _T_1156 <= 32'h0; - end else begin - _T_1156 <= io_sec_data_lo_m; - end - end - always @(posedge rvclkhdr_2_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin _T_1166 <= 32'h0; - end else begin + end else if (_T_1165) begin _T_1166 <= io_sec_data_hi_r; end end - always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin _T_1168 <= 32'h0; - end else begin + end else if (_T_1165) begin _T_1168 <= io_sec_data_lo_r; end end @@ -4950,66 +4968,51 @@ module lsu_clkdomain( output io_lsu_store_c1_m_clk, output io_lsu_store_c1_r_clk, output io_lsu_stbuf_c1_clk, - output io_lsu_bus_obuf_c1_clk, output io_lsu_bus_ibuf_c1_clk, output io_lsu_bus_buf_c1_clk, - output io_lsu_busm_clk, - output io_lsu_free_c2_clk, - input io_scan_mode + output io_lsu_free_c2_clk ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; reg [31:0] _RAND_1; reg [31:0] _RAND_2; `endif // RANDOMIZE_REG_INIT - wire rvclkhdr_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_io_en; // @[lib.scala 343:22] - wire rvclkhdr_io_scan_mode; // @[lib.scala 343:22] - wire rvclkhdr_1_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_1_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_1_io_en; // @[lib.scala 343:22] - wire rvclkhdr_1_io_scan_mode; // @[lib.scala 343:22] - wire rvclkhdr_2_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_2_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_2_io_en; // @[lib.scala 343:22] - wire rvclkhdr_2_io_scan_mode; // @[lib.scala 343:22] - wire rvclkhdr_3_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_3_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_3_io_en; // @[lib.scala 343:22] - wire rvclkhdr_3_io_scan_mode; // @[lib.scala 343:22] - wire rvclkhdr_4_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_4_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_4_io_en; // @[lib.scala 343:22] - wire rvclkhdr_4_io_scan_mode; // @[lib.scala 343:22] - wire rvclkhdr_5_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_5_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_5_io_en; // @[lib.scala 343:22] - wire rvclkhdr_5_io_scan_mode; // @[lib.scala 343:22] - wire rvclkhdr_6_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_6_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_6_io_en; // @[lib.scala 343:22] - wire rvclkhdr_6_io_scan_mode; // @[lib.scala 343:22] - wire rvclkhdr_7_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_7_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_7_io_en; // @[lib.scala 343:22] - wire rvclkhdr_7_io_scan_mode; // @[lib.scala 343:22] + wire rvclkhdr_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_io_en; // @[lib.scala 352:22] + wire rvclkhdr_1_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_1_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_1_io_en; // @[lib.scala 352:22] + wire rvclkhdr_2_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_2_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_2_io_en; // @[lib.scala 352:22] + wire rvclkhdr_3_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_3_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_3_io_en; // @[lib.scala 352:22] + wire rvclkhdr_4_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_4_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_4_io_en; // @[lib.scala 352:22] + wire rvclkhdr_5_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_5_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_5_io_en; // @[lib.scala 352:22] + wire rvclkhdr_6_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_6_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_6_io_en; // @[lib.scala 352:22] + wire rvclkhdr_7_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_7_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_7_io_en; // @[lib.scala 352:22] wire rvclkhdr_8_io_l1clk; // @[lib.scala 343:22] wire rvclkhdr_8_io_clk; // @[lib.scala 343:22] wire rvclkhdr_8_io_en; // @[lib.scala 343:22] - wire rvclkhdr_8_io_scan_mode; // @[lib.scala 343:22] - wire rvclkhdr_9_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_9_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_9_io_en; // @[lib.scala 343:22] - wire rvclkhdr_9_io_scan_mode; // @[lib.scala 343:22] + wire rvclkhdr_9_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_9_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_9_io_en; // @[lib.scala 352:22] wire rvclkhdr_10_io_l1clk; // @[lib.scala 343:22] wire rvclkhdr_10_io_clk; // @[lib.scala 343:22] wire rvclkhdr_10_io_en; // @[lib.scala 343:22] - wire rvclkhdr_10_io_scan_mode; // @[lib.scala 343:22] - wire rvclkhdr_11_io_l1clk; // @[lib.scala 343:22] - wire rvclkhdr_11_io_clk; // @[lib.scala 343:22] - wire rvclkhdr_11_io_en; // @[lib.scala 343:22] - wire rvclkhdr_11_io_scan_mode; // @[lib.scala 343:22] + wire rvclkhdr_11_io_l1clk; // @[lib.scala 352:22] + wire rvclkhdr_11_io_clk; // @[lib.scala 352:22] + wire rvclkhdr_11_io_en; // @[lib.scala 352:22] wire _T = io_lsu_p_valid | io_dma_dccm_req; // @[lsu_clkdomain.scala 64:47] wire lsu_c1_m_clken = _T | io_clk_override; // @[lsu_clkdomain.scala 64:65] reg lsu_c1_m_clken_q; // @[lsu_clkdomain.scala 84:67] @@ -5037,77 +5040,65 @@ module lsu_clkdomain( reg lsu_free_c1_clken_q; // @[lsu_clkdomain.scala 82:62] wire _T_21 = lsu_free_c1_clken | lsu_free_c1_clken_q; // @[lsu_clkdomain.scala 78:50] wire _T_24 = _T_12 | io_clk_override; // @[lsu_clkdomain.scala 79:72] - rvclkhdr rvclkhdr ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), - .io_en(rvclkhdr_io_en), - .io_scan_mode(rvclkhdr_io_scan_mode) + .io_en(rvclkhdr_io_en) ); - rvclkhdr rvclkhdr_1 ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr_1 ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_1_io_l1clk), .io_clk(rvclkhdr_1_io_clk), - .io_en(rvclkhdr_1_io_en), - .io_scan_mode(rvclkhdr_1_io_scan_mode) + .io_en(rvclkhdr_1_io_en) ); - rvclkhdr rvclkhdr_2 ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr_2 ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_2_io_l1clk), .io_clk(rvclkhdr_2_io_clk), - .io_en(rvclkhdr_2_io_en), - .io_scan_mode(rvclkhdr_2_io_scan_mode) + .io_en(rvclkhdr_2_io_en) ); - rvclkhdr rvclkhdr_3 ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr_3 ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_3_io_l1clk), .io_clk(rvclkhdr_3_io_clk), - .io_en(rvclkhdr_3_io_en), - .io_scan_mode(rvclkhdr_3_io_scan_mode) + .io_en(rvclkhdr_3_io_en) ); - rvclkhdr rvclkhdr_4 ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr_4 ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_4_io_l1clk), .io_clk(rvclkhdr_4_io_clk), - .io_en(rvclkhdr_4_io_en), - .io_scan_mode(rvclkhdr_4_io_scan_mode) + .io_en(rvclkhdr_4_io_en) ); - rvclkhdr rvclkhdr_5 ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr_5 ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_5_io_l1clk), .io_clk(rvclkhdr_5_io_clk), - .io_en(rvclkhdr_5_io_en), - .io_scan_mode(rvclkhdr_5_io_scan_mode) + .io_en(rvclkhdr_5_io_en) ); - rvclkhdr rvclkhdr_6 ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr_6 ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_6_io_l1clk), .io_clk(rvclkhdr_6_io_clk), - .io_en(rvclkhdr_6_io_en), - .io_scan_mode(rvclkhdr_6_io_scan_mode) + .io_en(rvclkhdr_6_io_en) ); - rvclkhdr rvclkhdr_7 ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr_7 ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_7_io_l1clk), .io_clk(rvclkhdr_7_io_clk), - .io_en(rvclkhdr_7_io_en), - .io_scan_mode(rvclkhdr_7_io_scan_mode) + .io_en(rvclkhdr_7_io_en) ); rvclkhdr rvclkhdr_8 ( // @[lib.scala 343:22] .io_l1clk(rvclkhdr_8_io_l1clk), .io_clk(rvclkhdr_8_io_clk), - .io_en(rvclkhdr_8_io_en), - .io_scan_mode(rvclkhdr_8_io_scan_mode) + .io_en(rvclkhdr_8_io_en) ); - rvclkhdr rvclkhdr_9 ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr_9 ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_9_io_l1clk), .io_clk(rvclkhdr_9_io_clk), - .io_en(rvclkhdr_9_io_en), - .io_scan_mode(rvclkhdr_9_io_scan_mode) + .io_en(rvclkhdr_9_io_en) ); rvclkhdr rvclkhdr_10 ( // @[lib.scala 343:22] .io_l1clk(rvclkhdr_10_io_l1clk), .io_clk(rvclkhdr_10_io_clk), - .io_en(rvclkhdr_10_io_en), - .io_scan_mode(rvclkhdr_10_io_scan_mode) + .io_en(rvclkhdr_10_io_en) ); - rvclkhdr rvclkhdr_11 ( // @[lib.scala 343:22] + rvclkhdr rvclkhdr_11 ( // @[lib.scala 352:22] .io_l1clk(rvclkhdr_11_io_l1clk), .io_clk(rvclkhdr_11_io_clk), - .io_en(rvclkhdr_11_io_en), - .io_scan_mode(rvclkhdr_11_io_scan_mode) + .io_en(rvclkhdr_11_io_en) ); assign io_lsu_bus_obuf_c1_clken = _T_9 & io_lsu_bus_clk_en; // @[lsu_clkdomain.scala 74:30] assign io_lsu_busm_clken = _T_24 & io_lsu_bus_clk_en; // @[lsu_clkdomain.scala 79:21] @@ -5118,47 +5109,33 @@ module lsu_clkdomain( assign io_lsu_store_c1_m_clk = rvclkhdr_4_io_l1clk; // @[lsu_clkdomain.scala 91:26] assign io_lsu_store_c1_r_clk = rvclkhdr_5_io_l1clk; // @[lsu_clkdomain.scala 92:26] assign io_lsu_stbuf_c1_clk = rvclkhdr_6_io_l1clk; // @[lsu_clkdomain.scala 93:26] - assign io_lsu_bus_obuf_c1_clk = rvclkhdr_8_io_l1clk; // @[lsu_clkdomain.scala 95:26] assign io_lsu_bus_ibuf_c1_clk = rvclkhdr_7_io_l1clk; // @[lsu_clkdomain.scala 94:26] assign io_lsu_bus_buf_c1_clk = rvclkhdr_9_io_l1clk; // @[lsu_clkdomain.scala 96:26] - assign io_lsu_busm_clk = rvclkhdr_10_io_l1clk; // @[lsu_clkdomain.scala 97:26] assign io_lsu_free_c2_clk = rvclkhdr_11_io_l1clk; // @[lsu_clkdomain.scala 98:26] - assign rvclkhdr_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_io_en = _T | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] - assign rvclkhdr_1_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_1_io_en = _T_1 | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_1_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] - assign rvclkhdr_2_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_2_io_en = _T_2 | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_2_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] - assign rvclkhdr_3_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_3_io_en = _T_3 | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] - assign rvclkhdr_4_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_4_io_en = _T_4 | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_4_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] - assign rvclkhdr_5_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_5_io_en = _T_5 | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_5_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] - assign rvclkhdr_6_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_6_io_en = _T_7 | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_6_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] - assign rvclkhdr_7_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_7_io_en = io_lsu_busreq_r | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_7_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] + assign rvclkhdr_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_io_en = _T | io_clk_override; // @[lib.scala 354:16] + assign rvclkhdr_1_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_1_io_en = _T_1 | io_clk_override; // @[lib.scala 354:16] + assign rvclkhdr_2_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_2_io_en = _T_2 | io_clk_override; // @[lib.scala 354:16] + assign rvclkhdr_3_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_3_io_en = _T_3 | io_clk_override; // @[lib.scala 354:16] + assign rvclkhdr_4_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_4_io_en = _T_4 | io_clk_override; // @[lib.scala 354:16] + assign rvclkhdr_5_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_5_io_en = _T_5 | io_clk_override; // @[lib.scala 354:16] + assign rvclkhdr_6_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_6_io_en = _T_7 | io_clk_override; // @[lib.scala 354:16] + assign rvclkhdr_7_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_7_io_en = io_lsu_busreq_r | io_clk_override; // @[lib.scala 354:16] assign rvclkhdr_8_io_clk = clock; // @[lib.scala 344:17] assign rvclkhdr_8_io_en = io_lsu_bus_obuf_c1_clken; // @[lib.scala 345:16] - assign rvclkhdr_8_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] - assign rvclkhdr_9_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_9_io_en = _T_13 | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_9_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] + assign rvclkhdr_9_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_9_io_en = _T_13 | io_clk_override; // @[lib.scala 354:16] assign rvclkhdr_10_io_clk = clock; // @[lib.scala 344:17] assign rvclkhdr_10_io_en = io_lsu_busm_clken; // @[lib.scala 345:16] - assign rvclkhdr_10_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] - assign rvclkhdr_11_io_clk = clock; // @[lib.scala 344:17] - assign rvclkhdr_11_io_en = _T_21 | io_clk_override; // @[lib.scala 345:16] - assign rvclkhdr_11_io_scan_mode = io_scan_mode; // @[lib.scala 346:23] + assign rvclkhdr_11_io_clk = clock; // @[lib.scala 353:17] + assign rvclkhdr_11_io_en = _T_21 | io_clk_override; // @[lib.scala 354:16] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -5241,7 +5218,6 @@ endmodule module lsu_bus_buffer( input clock, input reset, - input io_scan_mode, output io_tlu_busbuff_lsu_pmu_bus_trxn, output io_tlu_busbuff_lsu_pmu_bus_misaligned, output io_tlu_busbuff_lsu_pmu_bus_error, @@ -5263,10 +5239,8 @@ module lsu_bus_buffer( input io_dec_tlu_force_halt, input io_lsu_c2_r_clk, input io_lsu_bus_ibuf_c1_clk, - input io_lsu_bus_obuf_c1_clk, input io_lsu_bus_buf_c1_clk, input io_lsu_free_c2_clk, - input io_lsu_busm_clk, input io_dec_lsu_valid_raw_d, input io_lsu_pkt_m_valid, input io_lsu_pkt_m_bits_load, @@ -5295,26 +5269,19 @@ module lsu_bus_buffer( input [7:0] io_ldst_byteen_ext_m, input io_lsu_axi_aw_ready, output io_lsu_axi_aw_valid, - output [2:0] io_lsu_axi_aw_bits_id, output [31:0] io_lsu_axi_aw_bits_addr, output [3:0] io_lsu_axi_aw_bits_region, - output [2:0] io_lsu_axi_aw_bits_size, - output [3:0] io_lsu_axi_aw_bits_cache, input io_lsu_axi_w_ready, output io_lsu_axi_w_valid, output [63:0] io_lsu_axi_w_bits_data, - output [7:0] io_lsu_axi_w_bits_strb, output io_lsu_axi_b_ready, input io_lsu_axi_b_valid, input [1:0] io_lsu_axi_b_bits_resp, input [2:0] io_lsu_axi_b_bits_id, input io_lsu_axi_ar_ready, output io_lsu_axi_ar_valid, - output [2:0] io_lsu_axi_ar_bits_id, output [31:0] io_lsu_axi_ar_bits_addr, output [3:0] io_lsu_axi_ar_bits_region, - output [2:0] io_lsu_axi_ar_bits_size, - output [3:0] io_lsu_axi_ar_bits_cache, output io_lsu_axi_r_ready, input io_lsu_axi_r_valid, input [2:0] io_lsu_axi_r_bits_id, @@ -5401,7 +5368,7 @@ module lsu_bus_buffer( reg [31:0] _RAND_66; reg [31:0] _RAND_67; reg [31:0] _RAND_68; - reg [31:0] _RAND_69; + reg [63:0] _RAND_69; reg [31:0] _RAND_70; reg [31:0] _RAND_71; reg [31:0] _RAND_72; @@ -5412,7 +5379,7 @@ module lsu_bus_buffer( reg [31:0] _RAND_77; reg [31:0] _RAND_78; reg [31:0] _RAND_79; - reg [63:0] _RAND_80; + reg [31:0] _RAND_80; reg [31:0] _RAND_81; reg [31:0] _RAND_82; reg [31:0] _RAND_83; @@ -5424,99 +5391,72 @@ module lsu_bus_buffer( reg [31:0] _RAND_89; reg [31:0] _RAND_90; reg [31:0] _RAND_91; - reg [31:0] _RAND_92; - reg [31:0] _RAND_93; - reg [31:0] _RAND_94; - reg [31:0] _RAND_95; - reg [31:0] _RAND_96; - reg [31:0] _RAND_97; - reg [31:0] _RAND_98; - reg [31:0] _RAND_99; - reg [31:0] _RAND_100; - reg [31:0] _RAND_101; - reg [31:0] _RAND_102; - reg [31:0] _RAND_103; - reg [31:0] _RAND_104; - reg [31:0] _RAND_105; - reg [31:0] _RAND_106; `endif // RANDOMIZE_REG_INIT - wire rvclkhdr_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_io_en; // @[lib.scala 368:23] - wire rvclkhdr_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_1_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_1_io_en; // @[lib.scala 368:23] - wire rvclkhdr_1_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_2_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_2_io_en; // @[lib.scala 368:23] - wire rvclkhdr_2_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_3_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_3_io_en; // @[lib.scala 368:23] - wire rvclkhdr_3_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_4_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_4_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_4_io_en; // @[lib.scala 368:23] - wire rvclkhdr_4_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_5_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_5_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_5_io_en; // @[lib.scala 368:23] - wire rvclkhdr_5_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_6_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_6_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_6_io_en; // @[lib.scala 368:23] - wire rvclkhdr_6_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_7_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_7_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_7_io_en; // @[lib.scala 368:23] - wire rvclkhdr_7_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_8_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_8_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_8_io_en; // @[lib.scala 368:23] - wire rvclkhdr_8_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_9_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_9_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_9_io_en; // @[lib.scala 368:23] - wire rvclkhdr_9_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_10_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_10_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_10_io_en; // @[lib.scala 368:23] - wire rvclkhdr_10_io_scan_mode; // @[lib.scala 368:23] - wire rvclkhdr_11_io_l1clk; // @[lib.scala 368:23] - wire rvclkhdr_11_io_clk; // @[lib.scala 368:23] - wire rvclkhdr_11_io_en; // @[lib.scala 368:23] - wire rvclkhdr_11_io_scan_mode; // @[lib.scala 368:23] + wire rvclkhdr_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_io_en; // @[lib.scala 390:23] + wire rvclkhdr_1_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_en; // @[lib.scala 390:23] + wire rvclkhdr_2_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_en; // @[lib.scala 390:23] + wire rvclkhdr_3_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_3_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_3_io_en; // @[lib.scala 390:23] + wire rvclkhdr_4_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_4_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_4_io_en; // @[lib.scala 390:23] + wire rvclkhdr_5_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_5_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_5_io_en; // @[lib.scala 390:23] + wire rvclkhdr_6_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_6_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_6_io_en; // @[lib.scala 390:23] + wire rvclkhdr_7_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_7_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_7_io_en; // @[lib.scala 390:23] + wire rvclkhdr_8_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_8_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_8_io_en; // @[lib.scala 390:23] + wire rvclkhdr_9_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_9_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_9_io_en; // @[lib.scala 390:23] + wire rvclkhdr_10_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_10_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_10_io_en; // @[lib.scala 390:23] + wire rvclkhdr_11_io_l1clk; // @[lib.scala 390:23] + wire rvclkhdr_11_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_11_io_en; // @[lib.scala 390:23] wire [3:0] ldst_byteen_hi_m = io_ldst_byteen_ext_m[7:4]; // @[lsu_bus_buffer.scala 76:46] wire [3:0] ldst_byteen_lo_m = io_ldst_byteen_ext_m[3:0]; // @[lsu_bus_buffer.scala 77:46] - reg [31:0] buf_addr_0; // @[lib.scala 374:16] + reg [31:0] buf_addr_0; // @[Reg.scala 27:20] wire _T_2 = io_lsu_addr_m[31:2] == buf_addr_0[31:2]; // @[lsu_bus_buffer.scala 79:74] - reg _T_4344; // @[Reg.scala 27:20] - reg _T_4341; // @[Reg.scala 27:20] - reg _T_4338; // @[Reg.scala 27:20] - reg _T_4335; // @[Reg.scala 27:20] - wire [3:0] buf_write = {_T_4344,_T_4341,_T_4338,_T_4335}; // @[Cat.scala 29:58] + reg _T_4355; // @[Reg.scala 27:20] + reg _T_4352; // @[Reg.scala 27:20] + reg _T_4349; // @[Reg.scala 27:20] + reg _T_4346; // @[Reg.scala 27:20] + wire [3:0] buf_write = {_T_4355,_T_4352,_T_4349,_T_4346}; // @[Cat.scala 29:58] wire _T_4 = _T_2 & buf_write[0]; // @[lsu_bus_buffer.scala 79:98] reg [2:0] buf_state_0; // @[Reg.scala 27:20] wire _T_5 = buf_state_0 != 3'h0; // @[lsu_bus_buffer.scala 79:129] wire _T_6 = _T_4 & _T_5; // @[lsu_bus_buffer.scala 79:113] wire ld_addr_hitvec_lo_0 = _T_6 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 79:141] - reg [31:0] buf_addr_1; // @[lib.scala 374:16] + reg [31:0] buf_addr_1; // @[Reg.scala 27:20] wire _T_9 = io_lsu_addr_m[31:2] == buf_addr_1[31:2]; // @[lsu_bus_buffer.scala 79:74] wire _T_11 = _T_9 & buf_write[1]; // @[lsu_bus_buffer.scala 79:98] reg [2:0] buf_state_1; // @[Reg.scala 27:20] wire _T_12 = buf_state_1 != 3'h0; // @[lsu_bus_buffer.scala 79:129] wire _T_13 = _T_11 & _T_12; // @[lsu_bus_buffer.scala 79:113] wire ld_addr_hitvec_lo_1 = _T_13 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 79:141] - reg [31:0] buf_addr_2; // @[lib.scala 374:16] + reg [31:0] buf_addr_2; // @[Reg.scala 27:20] wire _T_16 = io_lsu_addr_m[31:2] == buf_addr_2[31:2]; // @[lsu_bus_buffer.scala 79:74] wire _T_18 = _T_16 & buf_write[2]; // @[lsu_bus_buffer.scala 79:98] reg [2:0] buf_state_2; // @[Reg.scala 27:20] wire _T_19 = buf_state_2 != 3'h0; // @[lsu_bus_buffer.scala 79:129] wire _T_20 = _T_18 & _T_19; // @[lsu_bus_buffer.scala 79:113] wire ld_addr_hitvec_lo_2 = _T_20 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 79:141] - reg [31:0] buf_addr_3; // @[lib.scala 374:16] + reg [31:0] buf_addr_3; // @[Reg.scala 27:20] wire _T_23 = io_lsu_addr_m[31:2] == buf_addr_3[31:2]; // @[lsu_bus_buffer.scala 79:74] wire _T_25 = _T_23 & buf_write[3]; // @[lsu_bus_buffer.scala 79:98] reg [2:0] buf_state_3; // @[Reg.scala 27:20] @@ -5552,112 +5492,58 @@ module lsu_bus_buffer( wire _T_87 = ld_addr_hitvec_lo_0 & buf_byteen_0[0]; // @[lsu_bus_buffer.scala 144:95] wire _T_89 = _T_87 & ldst_byteen_lo_m[0]; // @[lsu_bus_buffer.scala 144:114] wire [3:0] ld_byte_hitvec_lo_0 = {_T_101,_T_97,_T_93,_T_89}; // @[Cat.scala 29:58] - reg [3:0] buf_ageQ_3; // @[lsu_bus_buffer.scala 508:60] - wire _T_2583 = buf_state_3 == 3'h2; // @[lsu_bus_buffer.scala 414:93] - wire _T_4094 = 3'h0 == buf_state_3; // @[Conditional.scala 37:30] - wire _T_4117 = 3'h1 == buf_state_3; // @[Conditional.scala 37:30] - wire _T_4121 = 3'h2 == buf_state_3; // @[Conditional.scala 37:30] - reg [1:0] _T_1780; // @[Reg.scala 27:20] - wire [2:0] obuf_tag0 = {{1'd0}, _T_1780}; // @[lsu_bus_buffer.scala 354:13] - wire _T_4128 = obuf_tag0 == 3'h3; // @[lsu_bus_buffer.scala 459:48] - reg obuf_merge; // @[Reg.scala 27:20] - reg [1:0] obuf_tag1; // @[Reg.scala 27:20] - wire [2:0] _GEN_362 = {{1'd0}, obuf_tag1}; // @[lsu_bus_buffer.scala 459:104] - wire _T_4129 = _GEN_362 == 3'h3; // @[lsu_bus_buffer.scala 459:104] - wire _T_4130 = obuf_merge & _T_4129; // @[lsu_bus_buffer.scala 459:91] - wire _T_4131 = _T_4128 | _T_4130; // @[lsu_bus_buffer.scala 459:77] + reg [3:0] buf_ageQ_3; // @[lsu_bus_buffer.scala 511:60] + wire _T_2590 = buf_state_3 == 3'h2; // @[lsu_bus_buffer.scala 415:93] + wire _T_4104 = 3'h0 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4127 = 3'h1 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4131 = 3'h2 == buf_state_3; // @[Conditional.scala 37:30] reg obuf_valid; // @[lsu_bus_buffer.scala 348:54] - wire _T_4132 = _T_4131 & obuf_valid; // @[lsu_bus_buffer.scala 459:135] - reg obuf_wr_enQ; // @[lsu_bus_buffer.scala 347:55] - wire _T_4133 = _T_4132 & obuf_wr_enQ; // @[lsu_bus_buffer.scala 459:148] - wire _T_4155 = 3'h3 == buf_state_3; // @[Conditional.scala 37:30] - wire _T_4239 = 3'h4 == buf_state_3; // @[Conditional.scala 37:30] - wire _T_4257 = 3'h5 == buf_state_3; // @[Conditional.scala 37:30] - wire _T_4265 = 3'h6 == buf_state_3; // @[Conditional.scala 37:30] - wire _GEN_284 = _T_4121 & _T_4133; // @[Conditional.scala 39:67] - wire _GEN_297 = _T_4117 ? 1'h0 : _GEN_284; // @[Conditional.scala 39:67] - wire buf_cmd_state_bus_en_3 = _T_4094 ? 1'h0 : _GEN_297; // @[Conditional.scala 40:58] - wire _T_2584 = _T_2583 & buf_cmd_state_bus_en_3; // @[lsu_bus_buffer.scala 414:103] - wire _T_2585 = ~_T_2584; // @[lsu_bus_buffer.scala 414:78] - wire _T_2586 = buf_ageQ_3[3] & _T_2585; // @[lsu_bus_buffer.scala 414:76] - wire _T_2587 = ~io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 414:140] - wire _T_2588 = _T_2586 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2576 = buf_state_2 == 3'h2; // @[lsu_bus_buffer.scala 414:93] - wire _T_3904 = 3'h0 == buf_state_2; // @[Conditional.scala 37:30] - wire _T_3927 = 3'h1 == buf_state_2; // @[Conditional.scala 37:30] - wire _T_3931 = 3'h2 == buf_state_2; // @[Conditional.scala 37:30] - wire _T_3938 = obuf_tag0 == 3'h2; // @[lsu_bus_buffer.scala 459:48] - wire _T_3939 = _GEN_362 == 3'h2; // @[lsu_bus_buffer.scala 459:104] - wire _T_3940 = obuf_merge & _T_3939; // @[lsu_bus_buffer.scala 459:91] - wire _T_3941 = _T_3938 | _T_3940; // @[lsu_bus_buffer.scala 459:77] - wire _T_3942 = _T_3941 & obuf_valid; // @[lsu_bus_buffer.scala 459:135] - wire _T_3943 = _T_3942 & obuf_wr_enQ; // @[lsu_bus_buffer.scala 459:148] - wire _T_3965 = 3'h3 == buf_state_2; // @[Conditional.scala 37:30] - wire _T_4049 = 3'h4 == buf_state_2; // @[Conditional.scala 37:30] - wire _T_4067 = 3'h5 == buf_state_2; // @[Conditional.scala 37:30] - wire _T_4075 = 3'h6 == buf_state_2; // @[Conditional.scala 37:30] - wire _GEN_207 = _T_3931 & _T_3943; // @[Conditional.scala 39:67] - wire _GEN_220 = _T_3927 ? 1'h0 : _GEN_207; // @[Conditional.scala 39:67] - wire buf_cmd_state_bus_en_2 = _T_3904 ? 1'h0 : _GEN_220; // @[Conditional.scala 40:58] - wire _T_2577 = _T_2576 & buf_cmd_state_bus_en_2; // @[lsu_bus_buffer.scala 414:103] - wire _T_2578 = ~_T_2577; // @[lsu_bus_buffer.scala 414:78] - wire _T_2579 = buf_ageQ_3[2] & _T_2578; // @[lsu_bus_buffer.scala 414:76] - wire _T_2581 = _T_2579 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2569 = buf_state_1 == 3'h2; // @[lsu_bus_buffer.scala 414:93] - wire _T_3714 = 3'h0 == buf_state_1; // @[Conditional.scala 37:30] - wire _T_3737 = 3'h1 == buf_state_1; // @[Conditional.scala 37:30] - wire _T_3741 = 3'h2 == buf_state_1; // @[Conditional.scala 37:30] - wire _T_3748 = obuf_tag0 == 3'h1; // @[lsu_bus_buffer.scala 459:48] - wire _T_3749 = _GEN_362 == 3'h1; // @[lsu_bus_buffer.scala 459:104] - wire _T_3750 = obuf_merge & _T_3749; // @[lsu_bus_buffer.scala 459:91] - wire _T_3751 = _T_3748 | _T_3750; // @[lsu_bus_buffer.scala 459:77] - wire _T_3752 = _T_3751 & obuf_valid; // @[lsu_bus_buffer.scala 459:135] - wire _T_3753 = _T_3752 & obuf_wr_enQ; // @[lsu_bus_buffer.scala 459:148] - wire _T_3775 = 3'h3 == buf_state_1; // @[Conditional.scala 37:30] - wire _T_3859 = 3'h4 == buf_state_1; // @[Conditional.scala 37:30] - wire _T_3877 = 3'h5 == buf_state_1; // @[Conditional.scala 37:30] - wire _T_3885 = 3'h6 == buf_state_1; // @[Conditional.scala 37:30] - wire _GEN_130 = _T_3741 & _T_3753; // @[Conditional.scala 39:67] - wire _GEN_143 = _T_3737 ? 1'h0 : _GEN_130; // @[Conditional.scala 39:67] - wire buf_cmd_state_bus_en_1 = _T_3714 ? 1'h0 : _GEN_143; // @[Conditional.scala 40:58] - wire _T_2570 = _T_2569 & buf_cmd_state_bus_en_1; // @[lsu_bus_buffer.scala 414:103] - wire _T_2571 = ~_T_2570; // @[lsu_bus_buffer.scala 414:78] - wire _T_2572 = buf_ageQ_3[1] & _T_2571; // @[lsu_bus_buffer.scala 414:76] - wire _T_2574 = _T_2572 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2562 = buf_state_0 == 3'h2; // @[lsu_bus_buffer.scala 414:93] - wire _T_3524 = 3'h0 == buf_state_0; // @[Conditional.scala 37:30] - wire _T_3547 = 3'h1 == buf_state_0; // @[Conditional.scala 37:30] - wire _T_3551 = 3'h2 == buf_state_0; // @[Conditional.scala 37:30] - wire _T_3558 = obuf_tag0 == 3'h0; // @[lsu_bus_buffer.scala 459:48] - wire _T_3559 = _GEN_362 == 3'h0; // @[lsu_bus_buffer.scala 459:104] - wire _T_3560 = obuf_merge & _T_3559; // @[lsu_bus_buffer.scala 459:91] - wire _T_3561 = _T_3558 | _T_3560; // @[lsu_bus_buffer.scala 459:77] - wire _T_3562 = _T_3561 & obuf_valid; // @[lsu_bus_buffer.scala 459:135] - wire _T_3563 = _T_3562 & obuf_wr_enQ; // @[lsu_bus_buffer.scala 459:148] - wire _T_3585 = 3'h3 == buf_state_0; // @[Conditional.scala 37:30] - wire _T_3669 = 3'h4 == buf_state_0; // @[Conditional.scala 37:30] - wire _T_3687 = 3'h5 == buf_state_0; // @[Conditional.scala 37:30] - wire _T_3695 = 3'h6 == buf_state_0; // @[Conditional.scala 37:30] - wire _GEN_53 = _T_3551 & _T_3563; // @[Conditional.scala 39:67] - wire _GEN_66 = _T_3547 ? 1'h0 : _GEN_53; // @[Conditional.scala 39:67] - wire buf_cmd_state_bus_en_0 = _T_3524 ? 1'h0 : _GEN_66; // @[Conditional.scala 40:58] - wire _T_2563 = _T_2562 & buf_cmd_state_bus_en_0; // @[lsu_bus_buffer.scala 414:103] - wire _T_2564 = ~_T_2563; // @[lsu_bus_buffer.scala 414:78] - wire _T_2565 = buf_ageQ_3[0] & _T_2564; // @[lsu_bus_buffer.scala 414:76] - wire _T_2567 = _T_2565 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire [3:0] buf_age_3 = {_T_2588,_T_2581,_T_2574,_T_2567}; // @[Cat.scala 29:58] - wire _T_2687 = ~buf_age_3[2]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2689 = _T_2687 & _T_19; // @[lsu_bus_buffer.scala 415:104] - wire _T_2681 = ~buf_age_3[1]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2683 = _T_2681 & _T_12; // @[lsu_bus_buffer.scala 415:104] - wire _T_2675 = ~buf_age_3[0]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2677 = _T_2675 & _T_5; // @[lsu_bus_buffer.scala 415:104] - wire [3:0] buf_age_younger_3 = {1'h0,_T_2689,_T_2683,_T_2677}; // @[Cat.scala 29:58] + wire _T_4165 = 3'h3 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4250 = 3'h4 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4268 = 3'h5 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4276 = 3'h6 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_2594 = ~io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 415:132] + wire _T_2595 = buf_ageQ_3[3] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2583 = buf_state_2 == 3'h2; // @[lsu_bus_buffer.scala 415:93] + wire _T_3913 = 3'h0 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_3936 = 3'h1 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_3940 = 3'h2 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_3974 = 3'h3 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_4059 = 3'h4 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_4077 = 3'h5 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_4085 = 3'h6 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_2588 = buf_ageQ_3[2] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2576 = buf_state_1 == 3'h2; // @[lsu_bus_buffer.scala 415:93] + wire _T_3722 = 3'h0 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3745 = 3'h1 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3749 = 3'h2 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3783 = 3'h3 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3868 = 3'h4 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3886 = 3'h5 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3894 = 3'h6 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_2581 = buf_ageQ_3[1] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2569 = buf_state_0 == 3'h2; // @[lsu_bus_buffer.scala 415:93] + wire _T_3531 = 3'h0 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3554 = 3'h1 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3558 = 3'h2 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3592 = 3'h3 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3677 = 3'h4 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3695 = 3'h5 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3703 = 3'h6 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_2574 = buf_ageQ_3[0] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire [3:0] buf_age_3 = {_T_2595,_T_2588,_T_2581,_T_2574}; // @[Cat.scala 29:58] + wire _T_2694 = ~buf_age_3[2]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2696 = _T_2694 & _T_19; // @[lsu_bus_buffer.scala 416:104] + wire _T_2688 = ~buf_age_3[1]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2690 = _T_2688 & _T_12; // @[lsu_bus_buffer.scala 416:104] + wire _T_2682 = ~buf_age_3[0]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2684 = _T_2682 & _T_5; // @[lsu_bus_buffer.scala 416:104] + wire [3:0] buf_age_younger_3 = {1'h0,_T_2696,_T_2690,_T_2684}; // @[Cat.scala 29:58] wire [3:0] _T_255 = ld_byte_hitvec_lo_0 & buf_age_younger_3; // @[lsu_bus_buffer.scala 149:122] wire _T_256 = |_T_255; // @[lsu_bus_buffer.scala 149:144] wire _T_257 = ~_T_256; // @[lsu_bus_buffer.scala 149:99] wire _T_258 = ld_byte_hitvec_lo_0[3] & _T_257; // @[lsu_bus_buffer.scala 149:97] - reg [31:0] ibuf_addr; // @[lib.scala 374:16] + reg [31:0] ibuf_addr; // @[Reg.scala 27:20] wire _T_512 = io_lsu_addr_m[31:2] == ibuf_addr[31:2]; // @[lsu_bus_buffer.scala 155:51] reg ibuf_write; // @[Reg.scala 27:20] wire _T_513 = _T_512 & ibuf_write; // @[lsu_bus_buffer.scala 155:73] @@ -5670,67 +5556,55 @@ module lsu_bus_buffer( wire [3:0] ld_byte_ibuf_hit_lo = _T_522 & ldst_byteen_lo_m; // @[lsu_bus_buffer.scala 160:69] wire _T_260 = ~ld_byte_ibuf_hit_lo[0]; // @[lsu_bus_buffer.scala 149:150] wire _T_261 = _T_258 & _T_260; // @[lsu_bus_buffer.scala 149:148] - reg [3:0] buf_ageQ_2; // @[lsu_bus_buffer.scala 508:60] - wire _T_2555 = buf_ageQ_2[3] & _T_2585; // @[lsu_bus_buffer.scala 414:76] - wire _T_2557 = _T_2555 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2548 = buf_ageQ_2[2] & _T_2578; // @[lsu_bus_buffer.scala 414:76] - wire _T_2550 = _T_2548 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2541 = buf_ageQ_2[1] & _T_2571; // @[lsu_bus_buffer.scala 414:76] - wire _T_2543 = _T_2541 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2534 = buf_ageQ_2[0] & _T_2564; // @[lsu_bus_buffer.scala 414:76] - wire _T_2536 = _T_2534 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire [3:0] buf_age_2 = {_T_2557,_T_2550,_T_2543,_T_2536}; // @[Cat.scala 29:58] - wire _T_2666 = ~buf_age_2[3]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2668 = _T_2666 & _T_26; // @[lsu_bus_buffer.scala 415:104] - wire _T_2654 = ~buf_age_2[1]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2656 = _T_2654 & _T_12; // @[lsu_bus_buffer.scala 415:104] - wire _T_2648 = ~buf_age_2[0]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2650 = _T_2648 & _T_5; // @[lsu_bus_buffer.scala 415:104] - wire [3:0] buf_age_younger_2 = {_T_2668,1'h0,_T_2656,_T_2650}; // @[Cat.scala 29:58] + reg [3:0] buf_ageQ_2; // @[lsu_bus_buffer.scala 511:60] + wire _T_2564 = buf_ageQ_2[3] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2557 = buf_ageQ_2[2] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2550 = buf_ageQ_2[1] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2543 = buf_ageQ_2[0] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire [3:0] buf_age_2 = {_T_2564,_T_2557,_T_2550,_T_2543}; // @[Cat.scala 29:58] + wire _T_2673 = ~buf_age_2[3]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2675 = _T_2673 & _T_26; // @[lsu_bus_buffer.scala 416:104] + wire _T_2661 = ~buf_age_2[1]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2663 = _T_2661 & _T_12; // @[lsu_bus_buffer.scala 416:104] + wire _T_2655 = ~buf_age_2[0]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2657 = _T_2655 & _T_5; // @[lsu_bus_buffer.scala 416:104] + wire [3:0] buf_age_younger_2 = {_T_2675,1'h0,_T_2663,_T_2657}; // @[Cat.scala 29:58] wire [3:0] _T_247 = ld_byte_hitvec_lo_0 & buf_age_younger_2; // @[lsu_bus_buffer.scala 149:122] wire _T_248 = |_T_247; // @[lsu_bus_buffer.scala 149:144] wire _T_249 = ~_T_248; // @[lsu_bus_buffer.scala 149:99] wire _T_250 = ld_byte_hitvec_lo_0[2] & _T_249; // @[lsu_bus_buffer.scala 149:97] wire _T_253 = _T_250 & _T_260; // @[lsu_bus_buffer.scala 149:148] - reg [3:0] buf_ageQ_1; // @[lsu_bus_buffer.scala 508:60] - wire _T_2524 = buf_ageQ_1[3] & _T_2585; // @[lsu_bus_buffer.scala 414:76] - wire _T_2526 = _T_2524 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2517 = buf_ageQ_1[2] & _T_2578; // @[lsu_bus_buffer.scala 414:76] - wire _T_2519 = _T_2517 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2510 = buf_ageQ_1[1] & _T_2571; // @[lsu_bus_buffer.scala 414:76] - wire _T_2512 = _T_2510 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2503 = buf_ageQ_1[0] & _T_2564; // @[lsu_bus_buffer.scala 414:76] - wire _T_2505 = _T_2503 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire [3:0] buf_age_1 = {_T_2526,_T_2519,_T_2512,_T_2505}; // @[Cat.scala 29:58] - wire _T_2639 = ~buf_age_1[3]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2641 = _T_2639 & _T_26; // @[lsu_bus_buffer.scala 415:104] - wire _T_2633 = ~buf_age_1[2]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2635 = _T_2633 & _T_19; // @[lsu_bus_buffer.scala 415:104] - wire _T_2621 = ~buf_age_1[0]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2623 = _T_2621 & _T_5; // @[lsu_bus_buffer.scala 415:104] - wire [3:0] buf_age_younger_1 = {_T_2641,_T_2635,1'h0,_T_2623}; // @[Cat.scala 29:58] + reg [3:0] buf_ageQ_1; // @[lsu_bus_buffer.scala 511:60] + wire _T_2533 = buf_ageQ_1[3] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2526 = buf_ageQ_1[2] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2519 = buf_ageQ_1[1] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2512 = buf_ageQ_1[0] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire [3:0] buf_age_1 = {_T_2533,_T_2526,_T_2519,_T_2512}; // @[Cat.scala 29:58] + wire _T_2646 = ~buf_age_1[3]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2648 = _T_2646 & _T_26; // @[lsu_bus_buffer.scala 416:104] + wire _T_2640 = ~buf_age_1[2]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2642 = _T_2640 & _T_19; // @[lsu_bus_buffer.scala 416:104] + wire _T_2628 = ~buf_age_1[0]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2630 = _T_2628 & _T_5; // @[lsu_bus_buffer.scala 416:104] + wire [3:0] buf_age_younger_1 = {_T_2648,_T_2642,1'h0,_T_2630}; // @[Cat.scala 29:58] wire [3:0] _T_239 = ld_byte_hitvec_lo_0 & buf_age_younger_1; // @[lsu_bus_buffer.scala 149:122] wire _T_240 = |_T_239; // @[lsu_bus_buffer.scala 149:144] wire _T_241 = ~_T_240; // @[lsu_bus_buffer.scala 149:99] wire _T_242 = ld_byte_hitvec_lo_0[1] & _T_241; // @[lsu_bus_buffer.scala 149:97] wire _T_245 = _T_242 & _T_260; // @[lsu_bus_buffer.scala 149:148] - reg [3:0] buf_ageQ_0; // @[lsu_bus_buffer.scala 508:60] - wire _T_2493 = buf_ageQ_0[3] & _T_2585; // @[lsu_bus_buffer.scala 414:76] - wire _T_2495 = _T_2493 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2486 = buf_ageQ_0[2] & _T_2578; // @[lsu_bus_buffer.scala 414:76] - wire _T_2488 = _T_2486 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2479 = buf_ageQ_0[1] & _T_2571; // @[lsu_bus_buffer.scala 414:76] - wire _T_2481 = _T_2479 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire _T_2472 = buf_ageQ_0[0] & _T_2564; // @[lsu_bus_buffer.scala 414:76] - wire _T_2474 = _T_2472 & _T_2587; // @[lsu_bus_buffer.scala 414:138] - wire [3:0] buf_age_0 = {_T_2495,_T_2488,_T_2481,_T_2474}; // @[Cat.scala 29:58] - wire _T_2612 = ~buf_age_0[3]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2614 = _T_2612 & _T_26; // @[lsu_bus_buffer.scala 415:104] - wire _T_2606 = ~buf_age_0[2]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2608 = _T_2606 & _T_19; // @[lsu_bus_buffer.scala 415:104] - wire _T_2600 = ~buf_age_0[1]; // @[lsu_bus_buffer.scala 415:89] - wire _T_2602 = _T_2600 & _T_12; // @[lsu_bus_buffer.scala 415:104] - wire [3:0] buf_age_younger_0 = {_T_2614,_T_2608,_T_2602,1'h0}; // @[Cat.scala 29:58] + reg [3:0] buf_ageQ_0; // @[lsu_bus_buffer.scala 511:60] + wire _T_2502 = buf_ageQ_0[3] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2495 = buf_ageQ_0[2] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2488 = buf_ageQ_0[1] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire _T_2481 = buf_ageQ_0[0] & _T_2594; // @[lsu_bus_buffer.scala 415:130] + wire [3:0] buf_age_0 = {_T_2502,_T_2495,_T_2488,_T_2481}; // @[Cat.scala 29:58] + wire _T_2619 = ~buf_age_0[3]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2621 = _T_2619 & _T_26; // @[lsu_bus_buffer.scala 416:104] + wire _T_2613 = ~buf_age_0[2]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2615 = _T_2613 & _T_19; // @[lsu_bus_buffer.scala 416:104] + wire _T_2607 = ~buf_age_0[1]; // @[lsu_bus_buffer.scala 416:89] + wire _T_2609 = _T_2607 & _T_12; // @[lsu_bus_buffer.scala 416:104] + wire [3:0] buf_age_younger_0 = {_T_2621,_T_2615,_T_2609,1'h0}; // @[Cat.scala 29:58] wire [3:0] _T_231 = ld_byte_hitvec_lo_0 & buf_age_younger_0; // @[lsu_bus_buffer.scala 149:122] wire _T_232 = |_T_231; // @[lsu_bus_buffer.scala 149:144] wire _T_233 = ~_T_232; // @[lsu_bus_buffer.scala 149:99] @@ -5990,16 +5864,16 @@ module lsu_bus_buffer( wire [7:0] _T_553 = ld_byte_ibuf_hit_hi[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] wire [31:0] ld_fwddata_buf_hi_initial = {_T_553,_T_550,_T_547,_T_544}; // @[Cat.scala 29:58] wire [7:0] _T_558 = ld_byte_hitvecfn_lo_3[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - reg [31:0] buf_data_0; // @[lib.scala 374:16] + reg [31:0] buf_data_0; // @[Reg.scala 27:20] wire [7:0] _T_560 = _T_558 & buf_data_0[31:24]; // @[lsu_bus_buffer.scala 168:91] wire [7:0] _T_563 = ld_byte_hitvecfn_lo_3[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - reg [31:0] buf_data_1; // @[lib.scala 374:16] + reg [31:0] buf_data_1; // @[Reg.scala 27:20] wire [7:0] _T_565 = _T_563 & buf_data_1[31:24]; // @[lsu_bus_buffer.scala 168:91] wire [7:0] _T_568 = ld_byte_hitvecfn_lo_3[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - reg [31:0] buf_data_2; // @[lib.scala 374:16] + reg [31:0] buf_data_2; // @[Reg.scala 27:20] wire [7:0] _T_570 = _T_568 & buf_data_2[31:24]; // @[lsu_bus_buffer.scala 168:91] wire [7:0] _T_573 = ld_byte_hitvecfn_lo_3[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - reg [31:0] buf_data_3; // @[lib.scala 374:16] + reg [31:0] buf_data_3; // @[Reg.scala 27:20] wire [7:0] _T_575 = _T_573 & buf_data_3[31:24]; // @[lsu_bus_buffer.scala 168:91] wire [7:0] _T_576 = _T_560 | _T_565; // @[lsu_bus_buffer.scala 168:123] wire [7:0] _T_577 = _T_576 | _T_570; // @[lsu_bus_buffer.scala 168:123] @@ -6038,7 +5912,7 @@ module lsu_bus_buffer( wire [7:0] _T_646 = _T_645 | _T_639; // @[lsu_bus_buffer.scala 171:97] wire [7:0] _T_647 = _T_646 | _T_644; // @[lsu_bus_buffer.scala 171:97] wire [31:0] _T_650 = {_T_578,_T_601,_T_624,_T_647}; // @[Cat.scala 29:58] - reg [31:0] ibuf_data; // @[lib.scala 374:16] + reg [31:0] ibuf_data; // @[Reg.scala 27:20] wire [31:0] _T_651 = ld_fwddata_buf_lo_initial & ibuf_data; // @[lsu_bus_buffer.scala 172:32] wire [7:0] _T_655 = ld_byte_hitvecfn_hi_3[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] wire [7:0] _T_657 = _T_655 & buf_data_0[31:24]; // @[lsu_bus_buffer.scala 174:91] @@ -6177,8 +6051,8 @@ module lsu_bus_buffer( wire ibuf_drain_vld = ibuf_valid & _T_874; // @[lsu_bus_buffer.scala 219:32] wire _T_856 = ibuf_drain_vld & _T_855; // @[lsu_bus_buffer.scala 213:34] wire ibuf_rst = _T_856 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 213:49] - reg [1:0] WrPtr1_r; // @[lsu_bus_buffer.scala 623:49] - reg [1:0] WrPtr0_r; // @[lsu_bus_buffer.scala 622:49] + reg [1:0] WrPtr1_r; // @[lsu_bus_buffer.scala 625:49] + reg [1:0] WrPtr0_r; // @[lsu_bus_buffer.scala 624:49] reg [1:0] ibuf_tag; // @[Reg.scala 27:20] wire [1:0] ibuf_sz_in = {io_lsu_pkt_r_bits_word,io_lsu_pkt_r_bits_half}; // @[Cat.scala 29:58] wire [3:0] _T_881 = ibuf_byteen | ldst_byteen_lo_r; // @[lsu_bus_buffer.scala 229:77] @@ -6194,9 +6068,9 @@ module lsu_bus_buffer( wire [7:0] _T_916 = ldst_byteen_lo_r[3] ? store_data_lo_r[31:24] : ibuf_data[31:24]; // @[lsu_bus_buffer.scala 234:8] wire [7:0] _T_919 = io_ldst_dual_r ? store_data_hi_r[31:24] : store_data_lo_r[31:24]; // @[lsu_bus_buffer.scala 235:8] wire [7:0] _T_920 = _T_866 ? _T_916 : _T_919; // @[lsu_bus_buffer.scala 233:46] - wire [23:0] _T_922 = {_T_920,_T_911,_T_902}; // @[Cat.scala 29:58] - wire _T_923 = ibuf_timer < 3'h7; // @[lsu_bus_buffer.scala 236:59] - wire [2:0] _T_926 = ibuf_timer + 3'h1; // @[lsu_bus_buffer.scala 236:93] + wire [31:0] ibuf_data_in = {_T_920,_T_911,_T_902,_T_893}; // @[Cat.scala 29:58] + wire _T_923 = ibuf_timer < 3'h7; // @[lsu_bus_buffer.scala 236:60] + wire [2:0] _T_926 = ibuf_timer + 3'h1; // @[lsu_bus_buffer.scala 236:95] wire _T_941 = ~ibuf_merge_in; // @[lsu_bus_buffer.scala 240:65] wire _T_942 = ibuf_merge_en & _T_941; // @[lsu_bus_buffer.scala 240:63] wire _T_945 = ibuf_byteen[0] | ldst_byteen_lo_r[0]; // @[lsu_bus_buffer.scala 240:96] @@ -6221,68 +6095,53 @@ module lsu_bus_buffer( reg ibuf_nomerge; // @[Reg.scala 27:20] reg ibuf_unsign; // @[Reg.scala 27:20] reg [1:0] ibuf_sz; // @[Reg.scala 27:20] - wire _T_4430 = buf_write[3] & _T_2583; // @[lsu_bus_buffer.scala 529:64] - wire _T_4431 = ~buf_cmd_state_bus_en_3; // @[lsu_bus_buffer.scala 529:91] - wire _T_4432 = _T_4430 & _T_4431; // @[lsu_bus_buffer.scala 529:89] - wire _T_4425 = buf_write[2] & _T_2576; // @[lsu_bus_buffer.scala 529:64] - wire _T_4426 = ~buf_cmd_state_bus_en_2; // @[lsu_bus_buffer.scala 529:91] - wire _T_4427 = _T_4425 & _T_4426; // @[lsu_bus_buffer.scala 529:89] - wire [1:0] _T_4433 = _T_4432 + _T_4427; // @[lsu_bus_buffer.scala 529:142] - wire _T_4420 = buf_write[1] & _T_2569; // @[lsu_bus_buffer.scala 529:64] - wire _T_4421 = ~buf_cmd_state_bus_en_1; // @[lsu_bus_buffer.scala 529:91] - wire _T_4422 = _T_4420 & _T_4421; // @[lsu_bus_buffer.scala 529:89] - wire [1:0] _GEN_366 = {{1'd0}, _T_4422}; // @[lsu_bus_buffer.scala 529:142] - wire [2:0] _T_4434 = _T_4433 + _GEN_366; // @[lsu_bus_buffer.scala 529:142] - wire _T_4415 = buf_write[0] & _T_2562; // @[lsu_bus_buffer.scala 529:64] - wire _T_4416 = ~buf_cmd_state_bus_en_0; // @[lsu_bus_buffer.scala 529:91] - wire _T_4417 = _T_4415 & _T_4416; // @[lsu_bus_buffer.scala 529:89] - wire [2:0] _GEN_367 = {{2'd0}, _T_4417}; // @[lsu_bus_buffer.scala 529:142] - wire [3:0] buf_numvld_wrcmd_any = _T_4434 + _GEN_367; // @[lsu_bus_buffer.scala 529:142] + wire _T_4441 = buf_write[3] & _T_2590; // @[lsu_bus_buffer.scala 531:64] + wire _T_4436 = buf_write[2] & _T_2583; // @[lsu_bus_buffer.scala 531:64] + wire [1:0] _T_4444 = _T_4441 + _T_4436; // @[lsu_bus_buffer.scala 531:142] + wire _T_4431 = buf_write[1] & _T_2576; // @[lsu_bus_buffer.scala 531:64] + wire [1:0] _GEN_376 = {{1'd0}, _T_4431}; // @[lsu_bus_buffer.scala 531:142] + wire [2:0] _T_4445 = _T_4444 + _GEN_376; // @[lsu_bus_buffer.scala 531:142] + wire _T_4426 = buf_write[0] & _T_2569; // @[lsu_bus_buffer.scala 531:64] + wire [2:0] _GEN_377 = {{2'd0}, _T_4426}; // @[lsu_bus_buffer.scala 531:142] + wire [3:0] buf_numvld_wrcmd_any = _T_4445 + _GEN_377; // @[lsu_bus_buffer.scala 531:142] wire _T_1016 = buf_numvld_wrcmd_any == 4'h1; // @[lsu_bus_buffer.scala 266:43] - wire _T_4447 = _T_2583 & _T_4431; // @[lsu_bus_buffer.scala 530:73] - wire _T_4444 = _T_2576 & _T_4426; // @[lsu_bus_buffer.scala 530:73] - wire [1:0] _T_4448 = _T_4447 + _T_4444; // @[lsu_bus_buffer.scala 530:126] - wire _T_4441 = _T_2569 & _T_4421; // @[lsu_bus_buffer.scala 530:73] - wire [1:0] _GEN_368 = {{1'd0}, _T_4441}; // @[lsu_bus_buffer.scala 530:126] - wire [2:0] _T_4449 = _T_4448 + _GEN_368; // @[lsu_bus_buffer.scala 530:126] - wire _T_4438 = _T_2562 & _T_4416; // @[lsu_bus_buffer.scala 530:73] - wire [2:0] _GEN_369 = {{2'd0}, _T_4438}; // @[lsu_bus_buffer.scala 530:126] - wire [3:0] buf_numvld_cmd_any = _T_4449 + _GEN_369; // @[lsu_bus_buffer.scala 530:126] + wire [1:0] _T_4459 = _T_2590 + _T_2583; // @[lsu_bus_buffer.scala 532:126] + wire [1:0] _GEN_378 = {{1'd0}, _T_2576}; // @[lsu_bus_buffer.scala 532:126] + wire [2:0] _T_4460 = _T_4459 + _GEN_378; // @[lsu_bus_buffer.scala 532:126] + wire [2:0] _GEN_379 = {{2'd0}, _T_2569}; // @[lsu_bus_buffer.scala 532:126] + wire [3:0] buf_numvld_cmd_any = _T_4460 + _GEN_379; // @[lsu_bus_buffer.scala 532:126] wire _T_1017 = buf_numvld_cmd_any == 4'h1; // @[lsu_bus_buffer.scala 266:72] wire _T_1018 = _T_1016 & _T_1017; // @[lsu_bus_buffer.scala 266:51] - reg [2:0] obuf_wr_timer; // @[lsu_bus_buffer.scala 363:54] + reg _T_1791; // @[Reg.scala 27:20] + wire [2:0] obuf_wr_timer = {{2'd0}, _T_1791}; // @[lsu_bus_buffer.scala 364:17] wire _T_1019 = obuf_wr_timer != 3'h7; // @[lsu_bus_buffer.scala 266:97] wire _T_1020 = _T_1018 & _T_1019; // @[lsu_bus_buffer.scala 266:80] wire _T_1022 = _T_1020 & _T_938; // @[lsu_bus_buffer.scala 266:114] - wire _T_1911 = |buf_age_3; // @[lsu_bus_buffer.scala 380:58] - wire _T_1912 = ~_T_1911; // @[lsu_bus_buffer.scala 380:45] - wire _T_1914 = _T_1912 & _T_2583; // @[lsu_bus_buffer.scala 380:63] - wire _T_1916 = _T_1914 & _T_4431; // @[lsu_bus_buffer.scala 380:88] - wire _T_1905 = |buf_age_2; // @[lsu_bus_buffer.scala 380:58] - wire _T_1906 = ~_T_1905; // @[lsu_bus_buffer.scala 380:45] - wire _T_1908 = _T_1906 & _T_2576; // @[lsu_bus_buffer.scala 380:63] - wire _T_1910 = _T_1908 & _T_4426; // @[lsu_bus_buffer.scala 380:88] - wire _T_1899 = |buf_age_1; // @[lsu_bus_buffer.scala 380:58] - wire _T_1900 = ~_T_1899; // @[lsu_bus_buffer.scala 380:45] - wire _T_1902 = _T_1900 & _T_2569; // @[lsu_bus_buffer.scala 380:63] - wire _T_1904 = _T_1902 & _T_4421; // @[lsu_bus_buffer.scala 380:88] - wire _T_1893 = |buf_age_0; // @[lsu_bus_buffer.scala 380:58] - wire _T_1894 = ~_T_1893; // @[lsu_bus_buffer.scala 380:45] - wire _T_1896 = _T_1894 & _T_2562; // @[lsu_bus_buffer.scala 380:63] - wire _T_1898 = _T_1896 & _T_4416; // @[lsu_bus_buffer.scala 380:88] - wire [3:0] CmdPtr0Dec = {_T_1916,_T_1910,_T_1904,_T_1898}; // @[Cat.scala 29:58] - wire [7:0] _T_1986 = {4'h0,_T_1916,_T_1910,_T_1904,_T_1898}; // @[Cat.scala 29:58] - wire _T_1989 = _T_1986[4] | _T_1986[5]; // @[lsu_bus_buffer.scala 388:42] - wire _T_1991 = _T_1989 | _T_1986[6]; // @[lsu_bus_buffer.scala 388:48] - wire _T_1993 = _T_1991 | _T_1986[7]; // @[lsu_bus_buffer.scala 388:54] - wire _T_1996 = _T_1986[2] | _T_1986[3]; // @[lsu_bus_buffer.scala 388:67] - wire _T_1998 = _T_1996 | _T_1986[6]; // @[lsu_bus_buffer.scala 388:73] - wire _T_2000 = _T_1998 | _T_1986[7]; // @[lsu_bus_buffer.scala 388:79] - wire _T_2003 = _T_1986[1] | _T_1986[3]; // @[lsu_bus_buffer.scala 388:92] - wire _T_2005 = _T_2003 | _T_1986[5]; // @[lsu_bus_buffer.scala 388:98] - wire _T_2007 = _T_2005 | _T_1986[7]; // @[lsu_bus_buffer.scala 388:104] - wire [2:0] _T_2009 = {_T_1993,_T_2000,_T_2007}; // @[Cat.scala 29:58] - wire [1:0] CmdPtr0 = _T_2009[1:0]; // @[lsu_bus_buffer.scala 393:11] + wire _T_1918 = |buf_age_3; // @[lsu_bus_buffer.scala 381:58] + wire _T_1919 = ~_T_1918; // @[lsu_bus_buffer.scala 381:45] + wire _T_1921 = _T_1919 & _T_2590; // @[lsu_bus_buffer.scala 381:63] + wire _T_1912 = |buf_age_2; // @[lsu_bus_buffer.scala 381:58] + wire _T_1913 = ~_T_1912; // @[lsu_bus_buffer.scala 381:45] + wire _T_1915 = _T_1913 & _T_2583; // @[lsu_bus_buffer.scala 381:63] + wire _T_1906 = |buf_age_1; // @[lsu_bus_buffer.scala 381:58] + wire _T_1907 = ~_T_1906; // @[lsu_bus_buffer.scala 381:45] + wire _T_1909 = _T_1907 & _T_2576; // @[lsu_bus_buffer.scala 381:63] + wire _T_1900 = |buf_age_0; // @[lsu_bus_buffer.scala 381:58] + wire _T_1901 = ~_T_1900; // @[lsu_bus_buffer.scala 381:45] + wire _T_1903 = _T_1901 & _T_2569; // @[lsu_bus_buffer.scala 381:63] + wire [3:0] CmdPtr0Dec = {_T_1921,_T_1915,_T_1909,_T_1903}; // @[Cat.scala 29:58] + wire [7:0] _T_1993 = {4'h0,_T_1921,_T_1915,_T_1909,_T_1903}; // @[Cat.scala 29:58] + wire _T_1996 = _T_1993[4] | _T_1993[5]; // @[lsu_bus_buffer.scala 389:42] + wire _T_1998 = _T_1996 | _T_1993[6]; // @[lsu_bus_buffer.scala 389:48] + wire _T_2000 = _T_1998 | _T_1993[7]; // @[lsu_bus_buffer.scala 389:54] + wire _T_2003 = _T_1993[2] | _T_1993[3]; // @[lsu_bus_buffer.scala 389:67] + wire _T_2005 = _T_2003 | _T_1993[6]; // @[lsu_bus_buffer.scala 389:73] + wire _T_2007 = _T_2005 | _T_1993[7]; // @[lsu_bus_buffer.scala 389:79] + wire _T_2010 = _T_1993[1] | _T_1993[3]; // @[lsu_bus_buffer.scala 389:92] + wire _T_2012 = _T_2010 | _T_1993[5]; // @[lsu_bus_buffer.scala 389:98] + wire _T_2014 = _T_2012 | _T_1993[7]; // @[lsu_bus_buffer.scala 389:104] + wire [2:0] _T_2016 = {_T_2000,_T_2007,_T_2014}; // @[Cat.scala 29:58] + wire [1:0] CmdPtr0 = _T_2016[1:0]; // @[lsu_bus_buffer.scala 394:11] wire _T_1023 = CmdPtr0 == 2'h0; // @[lsu_bus_buffer.scala 267:114] wire _T_1024 = CmdPtr0 == 2'h1; // @[lsu_bus_buffer.scala 267:114] wire _T_1025 = CmdPtr0 == 2'h2; // @[lsu_bus_buffer.scala 267:114] @@ -6300,11 +6159,11 @@ module lsu_bus_buffer( wire _T_1033 = _T_1032 | _T_1030; // @[Mux.scala 27:72] wire _T_1035 = ~_T_1033; // @[lsu_bus_buffer.scala 267:31] wire _T_1036 = _T_1022 & _T_1035; // @[lsu_bus_buffer.scala 267:29] - reg _T_4314; // @[Reg.scala 27:20] - reg _T_4311; // @[Reg.scala 27:20] - reg _T_4308; // @[Reg.scala 27:20] - reg _T_4305; // @[Reg.scala 27:20] - wire [3:0] buf_sideeffect = {_T_4314,_T_4311,_T_4308,_T_4305}; // @[Cat.scala 29:58] + reg _T_4325; // @[Reg.scala 27:20] + reg _T_4322; // @[Reg.scala 27:20] + reg _T_4319; // @[Reg.scala 27:20] + reg _T_4316; // @[Reg.scala 27:20] + wire [3:0] buf_sideeffect = {_T_4325,_T_4322,_T_4319,_T_4316}; // @[Cat.scala 29:58] wire _T_1045 = _T_1023 & buf_sideeffect[0]; // @[Mux.scala 27:72] wire _T_1046 = _T_1024 & buf_sideeffect[1]; // @[Mux.scala 27:72] wire _T_1047 = _T_1025 & buf_sideeffect[2]; // @[Mux.scala 27:72] @@ -6327,51 +6186,43 @@ module lsu_bus_buffer( wire obuf_force_wr_en = _T_1067 & _T_1085; // @[lsu_bus_buffer.scala 270:101] wire _T_1055 = ~obuf_force_wr_en; // @[lsu_bus_buffer.scala 268:119] wire obuf_wr_wait = _T_1054 & _T_1055; // @[lsu_bus_buffer.scala 268:117] - wire _T_1056 = |buf_numvld_cmd_any; // @[lsu_bus_buffer.scala 269:75] - wire _T_1057 = obuf_wr_timer < 3'h7; // @[lsu_bus_buffer.scala 269:95] - wire _T_1058 = _T_1056 & _T_1057; // @[lsu_bus_buffer.scala 269:79] - wire [2:0] _T_1060 = obuf_wr_timer + 3'h1; // @[lsu_bus_buffer.scala 269:123] - wire _T_4466 = buf_state_3 == 3'h1; // @[lsu_bus_buffer.scala 531:63] - wire _T_4470 = _T_4466 | _T_4447; // @[lsu_bus_buffer.scala 531:74] - wire _T_4461 = buf_state_2 == 3'h1; // @[lsu_bus_buffer.scala 531:63] - wire _T_4465 = _T_4461 | _T_4444; // @[lsu_bus_buffer.scala 531:74] - wire [1:0] _T_4471 = _T_4470 + _T_4465; // @[lsu_bus_buffer.scala 531:154] - wire _T_4456 = buf_state_1 == 3'h1; // @[lsu_bus_buffer.scala 531:63] - wire _T_4460 = _T_4456 | _T_4441; // @[lsu_bus_buffer.scala 531:74] - wire [1:0] _GEN_370 = {{1'd0}, _T_4460}; // @[lsu_bus_buffer.scala 531:154] - wire [2:0] _T_4472 = _T_4471 + _GEN_370; // @[lsu_bus_buffer.scala 531:154] - wire _T_4451 = buf_state_0 == 3'h1; // @[lsu_bus_buffer.scala 531:63] - wire _T_4455 = _T_4451 | _T_4438; // @[lsu_bus_buffer.scala 531:74] - wire [2:0] _GEN_371 = {{2'd0}, _T_4455}; // @[lsu_bus_buffer.scala 531:154] - wire [3:0] buf_numvld_pend_any = _T_4472 + _GEN_371; // @[lsu_bus_buffer.scala 531:154] + wire _T_4477 = buf_state_3 == 3'h1; // @[lsu_bus_buffer.scala 533:63] + wire _T_4481 = _T_4477 | _T_2590; // @[lsu_bus_buffer.scala 533:74] + wire _T_4472 = buf_state_2 == 3'h1; // @[lsu_bus_buffer.scala 533:63] + wire _T_4476 = _T_4472 | _T_2583; // @[lsu_bus_buffer.scala 533:74] + wire [1:0] _T_4482 = _T_4481 + _T_4476; // @[lsu_bus_buffer.scala 533:154] + wire _T_4467 = buf_state_1 == 3'h1; // @[lsu_bus_buffer.scala 533:63] + wire _T_4471 = _T_4467 | _T_2576; // @[lsu_bus_buffer.scala 533:74] + wire [1:0] _GEN_380 = {{1'd0}, _T_4471}; // @[lsu_bus_buffer.scala 533:154] + wire [2:0] _T_4483 = _T_4482 + _GEN_380; // @[lsu_bus_buffer.scala 533:154] + wire _T_4462 = buf_state_0 == 3'h1; // @[lsu_bus_buffer.scala 533:63] + wire _T_4466 = _T_4462 | _T_2569; // @[lsu_bus_buffer.scala 533:74] + wire [2:0] _GEN_381 = {{2'd0}, _T_4466}; // @[lsu_bus_buffer.scala 533:154] + wire [3:0] buf_numvld_pend_any = _T_4483 + _GEN_381; // @[lsu_bus_buffer.scala 533:154] wire _T_1087 = buf_numvld_pend_any == 4'h0; // @[lsu_bus_buffer.scala 272:53] wire _T_1088 = ibuf_byp & _T_1087; // @[lsu_bus_buffer.scala 272:31] wire _T_1089 = ~io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 272:64] wire _T_1090 = _T_1089 | io_no_dword_merge_r; // @[lsu_bus_buffer.scala 272:89] wire ibuf_buf_byp = _T_1088 & _T_1090; // @[lsu_bus_buffer.scala 272:61] - wire _T_1091 = ibuf_buf_byp & io_lsu_commit_r; // @[lsu_bus_buffer.scala 287:32] - wire _T_4740 = buf_state_0 == 3'h3; // @[lsu_bus_buffer.scala 559:62] - wire _T_4742 = _T_4740 & buf_sideeffect[0]; // @[lsu_bus_buffer.scala 559:73] - wire _T_4743 = _T_4742 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 559:93] - wire _T_4744 = buf_state_1 == 3'h3; // @[lsu_bus_buffer.scala 559:62] - wire _T_4746 = _T_4744 & buf_sideeffect[1]; // @[lsu_bus_buffer.scala 559:73] - wire _T_4747 = _T_4746 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 559:93] - wire _T_4756 = _T_4743 | _T_4747; // @[lsu_bus_buffer.scala 559:153] - wire _T_4748 = buf_state_2 == 3'h3; // @[lsu_bus_buffer.scala 559:62] - wire _T_4750 = _T_4748 & buf_sideeffect[2]; // @[lsu_bus_buffer.scala 559:73] - wire _T_4751 = _T_4750 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 559:93] - wire _T_4757 = _T_4756 | _T_4751; // @[lsu_bus_buffer.scala 559:153] - wire _T_4752 = buf_state_3 == 3'h3; // @[lsu_bus_buffer.scala 559:62] - wire _T_4754 = _T_4752 & buf_sideeffect[3]; // @[lsu_bus_buffer.scala 559:73] - wire _T_4755 = _T_4754 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 559:93] - wire _T_4758 = _T_4757 | _T_4755; // @[lsu_bus_buffer.scala 559:153] - reg obuf_sideeffect; // @[Reg.scala 27:20] - wire _T_4759 = obuf_valid & obuf_sideeffect; // @[lsu_bus_buffer.scala 559:171] - wire _T_4760 = _T_4759 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 559:189] - wire bus_sideeffect_pend = _T_4758 | _T_4760; // @[lsu_bus_buffer.scala 559:157] - wire _T_1092 = io_is_sideeffects_r & bus_sideeffect_pend; // @[lsu_bus_buffer.scala 287:74] - wire _T_1093 = ~_T_1092; // @[lsu_bus_buffer.scala 287:52] - wire _T_1094 = _T_1091 & _T_1093; // @[lsu_bus_buffer.scala 287:50] + wire _T_1091 = ibuf_buf_byp & io_lsu_commit_r; // @[lsu_bus_buffer.scala 288:32] + wire _T_4751 = buf_state_0 == 3'h3; // @[lsu_bus_buffer.scala 561:62] + wire _T_4753 = _T_4751 & buf_sideeffect[0]; // @[lsu_bus_buffer.scala 561:73] + wire _T_4754 = _T_4753 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 561:93] + wire _T_4755 = buf_state_1 == 3'h3; // @[lsu_bus_buffer.scala 561:62] + wire _T_4757 = _T_4755 & buf_sideeffect[1]; // @[lsu_bus_buffer.scala 561:73] + wire _T_4758 = _T_4757 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 561:93] + wire _T_4767 = _T_4754 | _T_4758; // @[lsu_bus_buffer.scala 561:153] + wire _T_4759 = buf_state_2 == 3'h3; // @[lsu_bus_buffer.scala 561:62] + wire _T_4761 = _T_4759 & buf_sideeffect[2]; // @[lsu_bus_buffer.scala 561:73] + wire _T_4762 = _T_4761 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 561:93] + wire _T_4768 = _T_4767 | _T_4762; // @[lsu_bus_buffer.scala 561:153] + wire _T_4763 = buf_state_3 == 3'h3; // @[lsu_bus_buffer.scala 561:62] + wire _T_4765 = _T_4763 & buf_sideeffect[3]; // @[lsu_bus_buffer.scala 561:73] + wire _T_4766 = _T_4765 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 561:93] + wire bus_sideeffect_pend = _T_4768 | _T_4766; // @[lsu_bus_buffer.scala 561:153] + wire _T_1092 = io_is_sideeffects_r & bus_sideeffect_pend; // @[lsu_bus_buffer.scala 288:74] + wire _T_1093 = ~_T_1092; // @[lsu_bus_buffer.scala 288:52] + wire _T_1094 = _T_1091 & _T_1093; // @[lsu_bus_buffer.scala 288:50] wire [2:0] _T_1099 = _T_1023 ? buf_state_0 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1100 = _T_1024 ? buf_state_1 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1103 = _T_1099 | _T_1100; // @[Mux.scala 27:72] @@ -6379,22 +6230,12 @@ module lsu_bus_buffer( wire [2:0] _T_1104 = _T_1103 | _T_1101; // @[Mux.scala 27:72] wire [2:0] _T_1102 = _T_1026 ? buf_state_3 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1105 = _T_1104 | _T_1102; // @[Mux.scala 27:72] - wire _T_1107 = _T_1105 == 3'h2; // @[lsu_bus_buffer.scala 288:36] - wire found_cmdptr0 = |CmdPtr0Dec; // @[lsu_bus_buffer.scala 385:31] - wire _T_1108 = _T_1107 & found_cmdptr0; // @[lsu_bus_buffer.scala 288:47] - wire [3:0] _T_1111 = {buf_cmd_state_bus_en_3,buf_cmd_state_bus_en_2,buf_cmd_state_bus_en_1,buf_cmd_state_bus_en_0}; // @[Cat.scala 29:58] - wire _T_1120 = _T_1023 & _T_1111[0]; // @[Mux.scala 27:72] - wire _T_1121 = _T_1024 & _T_1111[1]; // @[Mux.scala 27:72] - wire _T_1124 = _T_1120 | _T_1121; // @[Mux.scala 27:72] - wire _T_1122 = _T_1025 & _T_1111[2]; // @[Mux.scala 27:72] - wire _T_1125 = _T_1124 | _T_1122; // @[Mux.scala 27:72] - wire _T_1123 = _T_1026 & _T_1111[3]; // @[Mux.scala 27:72] - wire _T_1126 = _T_1125 | _T_1123; // @[Mux.scala 27:72] - wire _T_1128 = ~_T_1126; // @[lsu_bus_buffer.scala 289:23] - wire _T_1129 = _T_1108 & _T_1128; // @[lsu_bus_buffer.scala 289:21] - wire _T_1146 = _T_1051 & bus_sideeffect_pend; // @[lsu_bus_buffer.scala 289:141] - wire _T_1147 = ~_T_1146; // @[lsu_bus_buffer.scala 289:105] - wire _T_1148 = _T_1129 & _T_1147; // @[lsu_bus_buffer.scala 289:103] + wire _T_1107 = _T_1105 == 3'h2; // @[lsu_bus_buffer.scala 289:36] + wire found_cmdptr0 = |CmdPtr0Dec; // @[lsu_bus_buffer.scala 386:31] + wire _T_1108 = _T_1107 & found_cmdptr0; // @[lsu_bus_buffer.scala 289:47] + wire _T_1146 = _T_1051 & bus_sideeffect_pend; // @[lsu_bus_buffer.scala 290:141] + wire _T_1147 = ~_T_1146; // @[lsu_bus_buffer.scala 290:105] + wire _T_1148 = _T_1108 & _T_1147; // @[lsu_bus_buffer.scala 290:103] reg buf_dual_3; // @[Reg.scala 27:20] reg buf_dual_2; // @[Reg.scala 27:20] reg buf_dual_1; // @[Reg.scala 27:20] @@ -6419,7 +6260,7 @@ module lsu_bus_buffer( wire _T_1184 = _T_1183 | _T_1181; // @[Mux.scala 27:72] wire _T_1182 = _T_1026 & _T_1170[3]; // @[Mux.scala 27:72] wire _T_1185 = _T_1184 | _T_1182; // @[Mux.scala 27:72] - wire _T_1187 = _T_1166 & _T_1185; // @[lsu_bus_buffer.scala 290:77] + wire _T_1187 = _T_1166 & _T_1185; // @[lsu_bus_buffer.scala 291:77] wire _T_1196 = _T_1023 & buf_write[0]; // @[Mux.scala 27:72] wire _T_1197 = _T_1024 & buf_write[1]; // @[Mux.scala 27:72] wire _T_1200 = _T_1196 | _T_1197; // @[Mux.scala 27:72] @@ -6427,41 +6268,37 @@ module lsu_bus_buffer( wire _T_1201 = _T_1200 | _T_1198; // @[Mux.scala 27:72] wire _T_1199 = _T_1026 & buf_write[3]; // @[Mux.scala 27:72] wire _T_1202 = _T_1201 | _T_1199; // @[Mux.scala 27:72] - wire _T_1204 = ~_T_1202; // @[lsu_bus_buffer.scala 290:150] - wire _T_1205 = _T_1187 & _T_1204; // @[lsu_bus_buffer.scala 290:148] - wire _T_1206 = ~_T_1205; // @[lsu_bus_buffer.scala 290:8] - wire [3:0] _T_1952 = ~CmdPtr0Dec; // @[lsu_bus_buffer.scala 381:62] - wire [3:0] _T_1953 = buf_age_3 & _T_1952; // @[lsu_bus_buffer.scala 381:59] - wire _T_1954 = |_T_1953; // @[lsu_bus_buffer.scala 381:76] - wire _T_1955 = ~_T_1954; // @[lsu_bus_buffer.scala 381:45] - wire _T_1957 = ~CmdPtr0Dec[3]; // @[lsu_bus_buffer.scala 381:83] - wire _T_1958 = _T_1955 & _T_1957; // @[lsu_bus_buffer.scala 381:81] - wire _T_1960 = _T_1958 & _T_2583; // @[lsu_bus_buffer.scala 381:98] - wire _T_1962 = _T_1960 & _T_4431; // @[lsu_bus_buffer.scala 381:123] - wire [3:0] _T_1942 = buf_age_2 & _T_1952; // @[lsu_bus_buffer.scala 381:59] - wire _T_1943 = |_T_1942; // @[lsu_bus_buffer.scala 381:76] - wire _T_1944 = ~_T_1943; // @[lsu_bus_buffer.scala 381:45] - wire _T_1946 = ~CmdPtr0Dec[2]; // @[lsu_bus_buffer.scala 381:83] - wire _T_1947 = _T_1944 & _T_1946; // @[lsu_bus_buffer.scala 381:81] - wire _T_1949 = _T_1947 & _T_2576; // @[lsu_bus_buffer.scala 381:98] - wire _T_1951 = _T_1949 & _T_4426; // @[lsu_bus_buffer.scala 381:123] - wire [3:0] _T_1931 = buf_age_1 & _T_1952; // @[lsu_bus_buffer.scala 381:59] - wire _T_1932 = |_T_1931; // @[lsu_bus_buffer.scala 381:76] - wire _T_1933 = ~_T_1932; // @[lsu_bus_buffer.scala 381:45] - wire _T_1935 = ~CmdPtr0Dec[1]; // @[lsu_bus_buffer.scala 381:83] - wire _T_1936 = _T_1933 & _T_1935; // @[lsu_bus_buffer.scala 381:81] - wire _T_1938 = _T_1936 & _T_2569; // @[lsu_bus_buffer.scala 381:98] - wire _T_1940 = _T_1938 & _T_4421; // @[lsu_bus_buffer.scala 381:123] - wire [3:0] _T_1920 = buf_age_0 & _T_1952; // @[lsu_bus_buffer.scala 381:59] - wire _T_1921 = |_T_1920; // @[lsu_bus_buffer.scala 381:76] - wire _T_1922 = ~_T_1921; // @[lsu_bus_buffer.scala 381:45] - wire _T_1924 = ~CmdPtr0Dec[0]; // @[lsu_bus_buffer.scala 381:83] - wire _T_1925 = _T_1922 & _T_1924; // @[lsu_bus_buffer.scala 381:81] - wire _T_1927 = _T_1925 & _T_2562; // @[lsu_bus_buffer.scala 381:98] - wire _T_1929 = _T_1927 & _T_4416; // @[lsu_bus_buffer.scala 381:123] - wire [3:0] CmdPtr1Dec = {_T_1962,_T_1951,_T_1940,_T_1929}; // @[Cat.scala 29:58] - wire found_cmdptr1 = |CmdPtr1Dec; // @[lsu_bus_buffer.scala 386:31] - wire _T_1207 = _T_1206 | found_cmdptr1; // @[lsu_bus_buffer.scala 290:181] + wire _T_1204 = ~_T_1202; // @[lsu_bus_buffer.scala 291:150] + wire _T_1205 = _T_1187 & _T_1204; // @[lsu_bus_buffer.scala 291:148] + wire _T_1206 = ~_T_1205; // @[lsu_bus_buffer.scala 291:8] + wire [3:0] _T_1959 = ~CmdPtr0Dec; // @[lsu_bus_buffer.scala 382:62] + wire [3:0] _T_1960 = buf_age_3 & _T_1959; // @[lsu_bus_buffer.scala 382:59] + wire _T_1961 = |_T_1960; // @[lsu_bus_buffer.scala 382:76] + wire _T_1962 = ~_T_1961; // @[lsu_bus_buffer.scala 382:45] + wire _T_1964 = ~CmdPtr0Dec[3]; // @[lsu_bus_buffer.scala 382:83] + wire _T_1965 = _T_1962 & _T_1964; // @[lsu_bus_buffer.scala 382:81] + wire _T_1967 = _T_1965 & _T_2590; // @[lsu_bus_buffer.scala 382:98] + wire [3:0] _T_1949 = buf_age_2 & _T_1959; // @[lsu_bus_buffer.scala 382:59] + wire _T_1950 = |_T_1949; // @[lsu_bus_buffer.scala 382:76] + wire _T_1951 = ~_T_1950; // @[lsu_bus_buffer.scala 382:45] + wire _T_1953 = ~CmdPtr0Dec[2]; // @[lsu_bus_buffer.scala 382:83] + wire _T_1954 = _T_1951 & _T_1953; // @[lsu_bus_buffer.scala 382:81] + wire _T_1956 = _T_1954 & _T_2583; // @[lsu_bus_buffer.scala 382:98] + wire [3:0] _T_1938 = buf_age_1 & _T_1959; // @[lsu_bus_buffer.scala 382:59] + wire _T_1939 = |_T_1938; // @[lsu_bus_buffer.scala 382:76] + wire _T_1940 = ~_T_1939; // @[lsu_bus_buffer.scala 382:45] + wire _T_1942 = ~CmdPtr0Dec[1]; // @[lsu_bus_buffer.scala 382:83] + wire _T_1943 = _T_1940 & _T_1942; // @[lsu_bus_buffer.scala 382:81] + wire _T_1945 = _T_1943 & _T_2576; // @[lsu_bus_buffer.scala 382:98] + wire [3:0] _T_1927 = buf_age_0 & _T_1959; // @[lsu_bus_buffer.scala 382:59] + wire _T_1928 = |_T_1927; // @[lsu_bus_buffer.scala 382:76] + wire _T_1929 = ~_T_1928; // @[lsu_bus_buffer.scala 382:45] + wire _T_1931 = ~CmdPtr0Dec[0]; // @[lsu_bus_buffer.scala 382:83] + wire _T_1932 = _T_1929 & _T_1931; // @[lsu_bus_buffer.scala 382:81] + wire _T_1934 = _T_1932 & _T_2569; // @[lsu_bus_buffer.scala 382:98] + wire [3:0] CmdPtr1Dec = {_T_1967,_T_1956,_T_1945,_T_1934}; // @[Cat.scala 29:58] + wire found_cmdptr1 = |CmdPtr1Dec; // @[lsu_bus_buffer.scala 387:31] + wire _T_1207 = _T_1206 | found_cmdptr1; // @[lsu_bus_buffer.scala 291:181] wire [3:0] _T_1210 = {buf_nomerge_3,buf_nomerge_2,buf_nomerge_1,buf_nomerge_0}; // @[Cat.scala 29:58] wire _T_1219 = _T_1023 & _T_1210[0]; // @[Mux.scala 27:72] wire _T_1220 = _T_1024 & _T_1210[1]; // @[Mux.scala 27:72] @@ -6470,78 +6307,44 @@ module lsu_bus_buffer( wire _T_1224 = _T_1223 | _T_1221; // @[Mux.scala 27:72] wire _T_1222 = _T_1026 & _T_1210[3]; // @[Mux.scala 27:72] wire _T_1225 = _T_1224 | _T_1222; // @[Mux.scala 27:72] - wire _T_1227 = _T_1207 | _T_1225; // @[lsu_bus_buffer.scala 290:197] - wire _T_1228 = _T_1227 | obuf_force_wr_en; // @[lsu_bus_buffer.scala 290:269] - wire _T_1229 = _T_1148 & _T_1228; // @[lsu_bus_buffer.scala 289:164] - wire _T_1230 = _T_1094 | _T_1229; // @[lsu_bus_buffer.scala 287:98] - reg obuf_write; // @[Reg.scala 27:20] - reg obuf_cmd_done; // @[lsu_bus_buffer.scala 350:54] - reg obuf_data_done; // @[lsu_bus_buffer.scala 351:55] - wire _T_4814 = obuf_cmd_done | obuf_data_done; // @[lsu_bus_buffer.scala 563:54] - wire _T_4815 = obuf_cmd_done ? io_lsu_axi_w_ready : io_lsu_axi_aw_ready; // @[lsu_bus_buffer.scala 563:75] - wire _T_4816 = io_lsu_axi_aw_ready & io_lsu_axi_w_ready; // @[lsu_bus_buffer.scala 563:153] - wire _T_4817 = _T_4814 ? _T_4815 : _T_4816; // @[lsu_bus_buffer.scala 563:39] - wire bus_cmd_ready = obuf_write ? _T_4817 : io_lsu_axi_ar_ready; // @[lsu_bus_buffer.scala 563:23] - wire _T_1231 = ~obuf_valid; // @[lsu_bus_buffer.scala 291:48] - wire _T_1232 = bus_cmd_ready | _T_1231; // @[lsu_bus_buffer.scala 291:46] + wire _T_1227 = _T_1207 | _T_1225; // @[lsu_bus_buffer.scala 291:197] + wire _T_1228 = _T_1227 | obuf_force_wr_en; // @[lsu_bus_buffer.scala 291:269] + wire _T_1229 = _T_1148 & _T_1228; // @[lsu_bus_buffer.scala 290:164] + wire _T_1230 = _T_1094 | _T_1229; // @[lsu_bus_buffer.scala 288:98] + wire _T_1231 = ~obuf_valid; // @[lsu_bus_buffer.scala 292:48] + wire _T_1232 = io_lsu_axi_ar_ready | _T_1231; // @[lsu_bus_buffer.scala 292:46] reg obuf_nosend; // @[Reg.scala 27:20] - wire _T_1233 = _T_1232 | obuf_nosend; // @[lsu_bus_buffer.scala 291:60] - wire _T_1234 = _T_1230 & _T_1233; // @[lsu_bus_buffer.scala 291:29] - wire _T_1235 = ~obuf_wr_wait; // @[lsu_bus_buffer.scala 291:77] - wire _T_1236 = _T_1234 & _T_1235; // @[lsu_bus_buffer.scala 291:75] - reg [31:0] obuf_addr; // @[lib.scala 374:16] - wire _T_4765 = obuf_addr[31:3] == buf_addr_0[31:3]; // @[lsu_bus_buffer.scala 561:37] - wire _T_4766 = obuf_valid & _T_4765; // @[lsu_bus_buffer.scala 561:19] - wire _T_4768 = obuf_tag1 == 2'h0; // @[lsu_bus_buffer.scala 561:107] - wire _T_4769 = obuf_merge & _T_4768; // @[lsu_bus_buffer.scala 561:95] - wire _T_4770 = _T_3558 | _T_4769; // @[lsu_bus_buffer.scala 561:81] - wire _T_4771 = ~_T_4770; // @[lsu_bus_buffer.scala 561:61] - wire _T_4772 = _T_4766 & _T_4771; // @[lsu_bus_buffer.scala 561:59] - wire _T_4806 = _T_4740 & _T_4772; // @[Mux.scala 27:72] - wire _T_4776 = obuf_addr[31:3] == buf_addr_1[31:3]; // @[lsu_bus_buffer.scala 561:37] - wire _T_4777 = obuf_valid & _T_4776; // @[lsu_bus_buffer.scala 561:19] - wire _T_4779 = obuf_tag1 == 2'h1; // @[lsu_bus_buffer.scala 561:107] - wire _T_4780 = obuf_merge & _T_4779; // @[lsu_bus_buffer.scala 561:95] - wire _T_4781 = _T_3748 | _T_4780; // @[lsu_bus_buffer.scala 561:81] - wire _T_4782 = ~_T_4781; // @[lsu_bus_buffer.scala 561:61] - wire _T_4783 = _T_4777 & _T_4782; // @[lsu_bus_buffer.scala 561:59] - wire _T_4807 = _T_4744 & _T_4783; // @[Mux.scala 27:72] - wire _T_4810 = _T_4806 | _T_4807; // @[Mux.scala 27:72] - wire _T_4787 = obuf_addr[31:3] == buf_addr_2[31:3]; // @[lsu_bus_buffer.scala 561:37] - wire _T_4788 = obuf_valid & _T_4787; // @[lsu_bus_buffer.scala 561:19] - wire _T_4790 = obuf_tag1 == 2'h2; // @[lsu_bus_buffer.scala 561:107] - wire _T_4791 = obuf_merge & _T_4790; // @[lsu_bus_buffer.scala 561:95] - wire _T_4792 = _T_3938 | _T_4791; // @[lsu_bus_buffer.scala 561:81] - wire _T_4793 = ~_T_4792; // @[lsu_bus_buffer.scala 561:61] - wire _T_4794 = _T_4788 & _T_4793; // @[lsu_bus_buffer.scala 561:59] - wire _T_4808 = _T_4748 & _T_4794; // @[Mux.scala 27:72] - wire _T_4811 = _T_4810 | _T_4808; // @[Mux.scala 27:72] - wire _T_4798 = obuf_addr[31:3] == buf_addr_3[31:3]; // @[lsu_bus_buffer.scala 561:37] - wire _T_4799 = obuf_valid & _T_4798; // @[lsu_bus_buffer.scala 561:19] - wire _T_4801 = obuf_tag1 == 2'h3; // @[lsu_bus_buffer.scala 561:107] - wire _T_4802 = obuf_merge & _T_4801; // @[lsu_bus_buffer.scala 561:95] - wire _T_4803 = _T_4128 | _T_4802; // @[lsu_bus_buffer.scala 561:81] - wire _T_4804 = ~_T_4803; // @[lsu_bus_buffer.scala 561:61] - wire _T_4805 = _T_4799 & _T_4804; // @[lsu_bus_buffer.scala 561:59] - wire _T_4809 = _T_4752 & _T_4805; // @[Mux.scala 27:72] - wire bus_addr_match_pending = _T_4811 | _T_4809; // @[Mux.scala 27:72] - wire _T_1237 = ~bus_addr_match_pending; // @[lsu_bus_buffer.scala 291:94] - wire _T_1238 = _T_1236 & _T_1237; // @[lsu_bus_buffer.scala 291:92] - wire obuf_wr_en = _T_1238 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 291:118] - wire _T_1240 = obuf_valid & obuf_nosend; // @[lsu_bus_buffer.scala 293:47] - wire bus_wcmd_sent = io_lsu_axi_aw_valid & io_lsu_axi_aw_ready; // @[lsu_bus_buffer.scala 564:40] - wire _T_4821 = obuf_cmd_done | bus_wcmd_sent; // @[lsu_bus_buffer.scala 566:35] - wire bus_wdata_sent = io_lsu_axi_w_valid & io_lsu_axi_w_ready; // @[lsu_bus_buffer.scala 565:40] - wire _T_4822 = obuf_data_done | bus_wdata_sent; // @[lsu_bus_buffer.scala 566:70] - wire _T_4823 = _T_4821 & _T_4822; // @[lsu_bus_buffer.scala 566:52] - wire _T_4824 = io_lsu_axi_ar_valid & io_lsu_axi_ar_ready; // @[lsu_bus_buffer.scala 566:112] - wire bus_cmd_sent = _T_4823 | _T_4824; // @[lsu_bus_buffer.scala 566:89] - wire _T_1241 = bus_cmd_sent | _T_1240; // @[lsu_bus_buffer.scala 293:33] - wire _T_1242 = ~obuf_wr_en; // @[lsu_bus_buffer.scala 293:65] - wire _T_1243 = _T_1241 & _T_1242; // @[lsu_bus_buffer.scala 293:63] - wire _T_1244 = _T_1243 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 293:77] - wire obuf_rst = _T_1244 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 293:98] - wire obuf_write_in = ibuf_buf_byp ? io_lsu_pkt_r_bits_store : _T_1202; // @[lsu_bus_buffer.scala 294:26] + wire _T_1233 = _T_1232 | obuf_nosend; // @[lsu_bus_buffer.scala 292:60] + wire _T_1234 = _T_1230 & _T_1233; // @[lsu_bus_buffer.scala 292:29] + wire _T_1235 = ~obuf_wr_wait; // @[lsu_bus_buffer.scala 292:77] + wire _T_1236 = _T_1234 & _T_1235; // @[lsu_bus_buffer.scala 292:75] + reg [31:0] obuf_addr; // @[Reg.scala 27:20] + wire _T_4787 = obuf_addr[31:3] == buf_addr_1[31:3]; // @[lsu_bus_buffer.scala 563:37] + wire _T_4788 = obuf_valid & _T_4787; // @[lsu_bus_buffer.scala 563:19] + wire _T_4818 = _T_4755 & _T_4788; // @[Mux.scala 27:72] + wire _T_4798 = obuf_addr[31:3] == buf_addr_2[31:3]; // @[lsu_bus_buffer.scala 563:37] + wire _T_4799 = obuf_valid & _T_4798; // @[lsu_bus_buffer.scala 563:19] + wire _T_4819 = _T_4759 & _T_4799; // @[Mux.scala 27:72] + wire _T_4822 = _T_4818 | _T_4819; // @[Mux.scala 27:72] + wire _T_4809 = obuf_addr[31:3] == buf_addr_3[31:3]; // @[lsu_bus_buffer.scala 563:37] + wire _T_4810 = obuf_valid & _T_4809; // @[lsu_bus_buffer.scala 563:19] + wire _T_4820 = _T_4763 & _T_4810; // @[Mux.scala 27:72] + wire bus_addr_match_pending = _T_4822 | _T_4820; // @[Mux.scala 27:72] + wire _T_1237 = ~bus_addr_match_pending; // @[lsu_bus_buffer.scala 292:94] + wire _T_1238 = _T_1236 & _T_1237; // @[lsu_bus_buffer.scala 292:92] + wire obuf_wr_en = _T_1238 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 292:118] + wire _T_1240 = obuf_valid & obuf_nosend; // @[lsu_bus_buffer.scala 295:47] + wire bus_wcmd_sent = io_lsu_axi_aw_valid & io_lsu_axi_aw_ready; // @[lsu_bus_buffer.scala 566:40] + wire bus_wdata_sent = io_lsu_axi_w_valid & io_lsu_axi_w_ready; // @[lsu_bus_buffer.scala 567:40] + wire _T_4834 = bus_wcmd_sent & bus_wdata_sent; // @[lsu_bus_buffer.scala 568:52] + wire _T_4835 = io_lsu_axi_ar_valid & io_lsu_axi_ar_ready; // @[lsu_bus_buffer.scala 568:112] + wire bus_cmd_sent = _T_4834 | _T_4835; // @[lsu_bus_buffer.scala 568:89] + wire _T_1241 = bus_cmd_sent | _T_1240; // @[lsu_bus_buffer.scala 295:33] + wire _T_1242 = ~obuf_wr_en; // @[lsu_bus_buffer.scala 295:65] + wire _T_1243 = _T_1241 & _T_1242; // @[lsu_bus_buffer.scala 295:63] + wire _T_1244 = _T_1243 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 295:77] + wire obuf_rst = _T_1244 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 295:98] + wire obuf_write_in = ibuf_buf_byp ? io_lsu_pkt_r_bits_store : _T_1202; // @[lsu_bus_buffer.scala 296:26] wire [31:0] _T_1281 = _T_1023 ? buf_addr_0 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1282 = _T_1024 ? buf_addr_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1283 = _T_1025 ? buf_addr_2 : 32'h0; // @[Mux.scala 27:72] @@ -6549,7 +6352,7 @@ module lsu_bus_buffer( wire [31:0] _T_1285 = _T_1281 | _T_1282; // @[Mux.scala 27:72] wire [31:0] _T_1286 = _T_1285 | _T_1283; // @[Mux.scala 27:72] wire [31:0] _T_1287 = _T_1286 | _T_1284; // @[Mux.scala 27:72] - wire [31:0] obuf_addr_in = ibuf_buf_byp ? io_lsu_addr_r : _T_1287; // @[lsu_bus_buffer.scala 296:25] + wire [31:0] obuf_addr_in = ibuf_buf_byp ? io_lsu_addr_r : _T_1287; // @[lsu_bus_buffer.scala 298:25] reg [1:0] buf_sz_0; // @[Reg.scala 27:20] wire [1:0] _T_1294 = _T_1023 ? buf_sz_0 : 2'h0; // @[Mux.scala 27:72] reg [1:0] buf_sz_1; // @[Reg.scala 27:20] @@ -6561,76 +6364,58 @@ module lsu_bus_buffer( wire [1:0] _T_1298 = _T_1294 | _T_1295; // @[Mux.scala 27:72] wire [1:0] _T_1299 = _T_1298 | _T_1296; // @[Mux.scala 27:72] wire [1:0] _T_1300 = _T_1299 | _T_1297; // @[Mux.scala 27:72] - wire [1:0] obuf_sz_in = ibuf_buf_byp ? ibuf_sz_in : _T_1300; // @[lsu_bus_buffer.scala 299:23] - wire [7:0] _T_2011 = {4'h0,_T_1962,_T_1951,_T_1940,_T_1929}; // @[Cat.scala 29:58] - wire _T_2014 = _T_2011[4] | _T_2011[5]; // @[lsu_bus_buffer.scala 388:42] - wire _T_2016 = _T_2014 | _T_2011[6]; // @[lsu_bus_buffer.scala 388:48] - wire _T_2018 = _T_2016 | _T_2011[7]; // @[lsu_bus_buffer.scala 388:54] - wire _T_2021 = _T_2011[2] | _T_2011[3]; // @[lsu_bus_buffer.scala 388:67] - wire _T_2023 = _T_2021 | _T_2011[6]; // @[lsu_bus_buffer.scala 388:73] - wire _T_2025 = _T_2023 | _T_2011[7]; // @[lsu_bus_buffer.scala 388:79] - wire _T_2028 = _T_2011[1] | _T_2011[3]; // @[lsu_bus_buffer.scala 388:92] - wire _T_2030 = _T_2028 | _T_2011[5]; // @[lsu_bus_buffer.scala 388:98] - wire _T_2032 = _T_2030 | _T_2011[7]; // @[lsu_bus_buffer.scala 388:104] - wire [2:0] _T_2034 = {_T_2018,_T_2025,_T_2032}; // @[Cat.scala 29:58] - wire [1:0] CmdPtr1 = _T_2034[1:0]; // @[lsu_bus_buffer.scala 395:11] - wire _T_1302 = obuf_wr_en | obuf_rst; // @[lsu_bus_buffer.scala 307:39] - wire _T_1303 = ~_T_1302; // @[lsu_bus_buffer.scala 307:26] - wire _T_1309 = obuf_sz_in == 2'h0; // @[lsu_bus_buffer.scala 311:72] - wire _T_1312 = ~obuf_addr_in[0]; // @[lsu_bus_buffer.scala 311:98] - wire _T_1313 = obuf_sz_in[0] & _T_1312; // @[lsu_bus_buffer.scala 311:96] - wire _T_1314 = _T_1309 | _T_1313; // @[lsu_bus_buffer.scala 311:79] - wire _T_1317 = |obuf_addr_in[1:0]; // @[lsu_bus_buffer.scala 311:153] - wire _T_1318 = ~_T_1317; // @[lsu_bus_buffer.scala 311:134] - wire _T_1319 = obuf_sz_in[1] & _T_1318; // @[lsu_bus_buffer.scala 311:132] - wire _T_1320 = _T_1314 | _T_1319; // @[lsu_bus_buffer.scala 311:116] - wire obuf_aligned_in = ibuf_buf_byp ? is_aligned_r : _T_1320; // @[lsu_bus_buffer.scala 311:28] - wire _T_1337 = obuf_addr_in[31:3] == obuf_addr[31:3]; // @[lsu_bus_buffer.scala 326:40] - wire _T_1338 = _T_1337 & obuf_aligned_in; // @[lsu_bus_buffer.scala 326:60] - wire _T_1339 = ~obuf_sideeffect; // @[lsu_bus_buffer.scala 326:80] - wire _T_1340 = _T_1338 & _T_1339; // @[lsu_bus_buffer.scala 326:78] - wire _T_1341 = ~obuf_write; // @[lsu_bus_buffer.scala 326:99] - wire _T_1342 = _T_1340 & _T_1341; // @[lsu_bus_buffer.scala 326:97] - wire _T_1343 = ~obuf_write_in; // @[lsu_bus_buffer.scala 326:113] - wire _T_1344 = _T_1342 & _T_1343; // @[lsu_bus_buffer.scala 326:111] - wire _T_1345 = ~io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu_bus_buffer.scala 326:130] - wire _T_1346 = _T_1344 & _T_1345; // @[lsu_bus_buffer.scala 326:128] - wire _T_1347 = ~obuf_nosend; // @[lsu_bus_buffer.scala 327:20] - wire _T_1348 = obuf_valid & _T_1347; // @[lsu_bus_buffer.scala 327:18] - reg obuf_rdrsp_pend; // @[lsu_bus_buffer.scala 352:56] - wire bus_rsp_read = io_lsu_axi_r_valid & io_lsu_axi_r_ready; // @[lsu_bus_buffer.scala 567:38] - reg [2:0] obuf_rdrsp_tag; // @[lsu_bus_buffer.scala 353:55] - wire _T_1349 = io_lsu_axi_r_bits_id == obuf_rdrsp_tag; // @[lsu_bus_buffer.scala 327:90] - wire _T_1350 = bus_rsp_read & _T_1349; // @[lsu_bus_buffer.scala 327:70] - wire _T_1351 = ~_T_1350; // @[lsu_bus_buffer.scala 327:55] - wire _T_1352 = obuf_rdrsp_pend & _T_1351; // @[lsu_bus_buffer.scala 327:53] - wire _T_1353 = _T_1348 | _T_1352; // @[lsu_bus_buffer.scala 327:34] - wire obuf_nosend_in = _T_1346 & _T_1353; // @[lsu_bus_buffer.scala 326:177] - wire _T_1321 = ~obuf_nosend_in; // @[lsu_bus_buffer.scala 319:45] - wire _T_1322 = obuf_wr_en & _T_1321; // @[lsu_bus_buffer.scala 319:43] - wire _T_1323 = ~_T_1322; // @[lsu_bus_buffer.scala 319:30] - wire _T_1324 = _T_1323 & obuf_rdrsp_pend; // @[lsu_bus_buffer.scala 319:62] - wire _T_1328 = _T_1324 & _T_1351; // @[lsu_bus_buffer.scala 319:80] - wire _T_1330 = bus_cmd_sent & _T_1341; // @[lsu_bus_buffer.scala 320:19] - wire _T_1331 = _T_1328 | _T_1330; // @[lsu_bus_buffer.scala 319:139] - wire obuf_rdrsp_pend_en = io_lsu_bus_clk_en | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 321:47] - wire [7:0] _T_1356 = {ldst_byteen_lo_r,4'h0}; // @[Cat.scala 29:58] - wire [7:0] _T_1357 = {4'h0,ldst_byteen_lo_r}; // @[Cat.scala 29:58] - wire [7:0] _T_1358 = io_lsu_addr_r[2] ? _T_1356 : _T_1357; // @[lsu_bus_buffer.scala 328:46] - wire [3:0] _T_1377 = _T_1023 ? buf_byteen_0 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1378 = _T_1024 ? buf_byteen_1 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1379 = _T_1025 ? buf_byteen_2 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1380 = _T_1026 ? buf_byteen_3 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1381 = _T_1377 | _T_1378; // @[Mux.scala 27:72] - wire [3:0] _T_1382 = _T_1381 | _T_1379; // @[Mux.scala 27:72] - wire [3:0] _T_1383 = _T_1382 | _T_1380; // @[Mux.scala 27:72] - wire [7:0] _T_1385 = {_T_1383,4'h0}; // @[Cat.scala 29:58] - wire [7:0] _T_1398 = {4'h0,_T_1383}; // @[Cat.scala 29:58] - wire [7:0] _T_1399 = _T_1287[2] ? _T_1385 : _T_1398; // @[lsu_bus_buffer.scala 329:8] - wire [7:0] obuf_byteen0_in = ibuf_buf_byp ? _T_1358 : _T_1399; // @[lsu_bus_buffer.scala 328:28] + wire [1:0] obuf_sz_in = ibuf_buf_byp ? ibuf_sz_in : _T_1300; // @[lsu_bus_buffer.scala 301:23] + wire [7:0] _T_2018 = {4'h0,_T_1967,_T_1956,_T_1945,_T_1934}; // @[Cat.scala 29:58] + wire _T_2021 = _T_2018[4] | _T_2018[5]; // @[lsu_bus_buffer.scala 389:42] + wire _T_2023 = _T_2021 | _T_2018[6]; // @[lsu_bus_buffer.scala 389:48] + wire _T_2025 = _T_2023 | _T_2018[7]; // @[lsu_bus_buffer.scala 389:54] + wire _T_2028 = _T_2018[2] | _T_2018[3]; // @[lsu_bus_buffer.scala 389:67] + wire _T_2030 = _T_2028 | _T_2018[6]; // @[lsu_bus_buffer.scala 389:73] + wire _T_2032 = _T_2030 | _T_2018[7]; // @[lsu_bus_buffer.scala 389:79] + wire _T_2035 = _T_2018[1] | _T_2018[3]; // @[lsu_bus_buffer.scala 389:92] + wire _T_2037 = _T_2035 | _T_2018[5]; // @[lsu_bus_buffer.scala 389:98] + wire _T_2039 = _T_2037 | _T_2018[7]; // @[lsu_bus_buffer.scala 389:104] + wire [2:0] _T_2041 = {_T_2025,_T_2032,_T_2039}; // @[Cat.scala 29:58] + wire [1:0] CmdPtr1 = _T_2041[1:0]; // @[lsu_bus_buffer.scala 396:11] + wire _T_1302 = obuf_wr_en | obuf_rst; // @[lsu_bus_buffer.scala 309:39] + wire _T_1303 = ~_T_1302; // @[lsu_bus_buffer.scala 309:26] + wire obuf_data_done_in = _T_1303 & bus_wdata_sent; // @[lsu_bus_buffer.scala 312:52] + wire _T_1309 = obuf_sz_in == 2'h0; // @[lsu_bus_buffer.scala 313:72] + wire _T_1312 = ~obuf_addr_in[0]; // @[lsu_bus_buffer.scala 313:98] + wire _T_1313 = obuf_sz_in[0] & _T_1312; // @[lsu_bus_buffer.scala 313:96] + wire _T_1314 = _T_1309 | _T_1313; // @[lsu_bus_buffer.scala 313:79] + wire _T_1317 = |obuf_addr_in[1:0]; // @[lsu_bus_buffer.scala 313:153] + wire _T_1318 = ~_T_1317; // @[lsu_bus_buffer.scala 313:134] + wire _T_1319 = obuf_sz_in[1] & _T_1318; // @[lsu_bus_buffer.scala 313:132] + wire _T_1320 = _T_1314 | _T_1319; // @[lsu_bus_buffer.scala 313:116] + wire obuf_aligned_in = ibuf_buf_byp ? is_aligned_r : _T_1320; // @[lsu_bus_buffer.scala 313:28] + wire _T_1337 = obuf_addr_in[31:3] == obuf_addr[31:3]; // @[lsu_bus_buffer.scala 327:40] + wire _T_1338 = _T_1337 & obuf_aligned_in; // @[lsu_bus_buffer.scala 327:60] + wire _T_1343 = ~obuf_write_in; // @[lsu_bus_buffer.scala 327:113] + wire _T_1344 = _T_1338 & _T_1343; // @[lsu_bus_buffer.scala 327:111] + wire _T_1345 = ~io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu_bus_buffer.scala 327:130] + wire _T_1346 = _T_1344 & _T_1345; // @[lsu_bus_buffer.scala 327:128] + wire _T_1347 = ~obuf_nosend; // @[lsu_bus_buffer.scala 328:20] + wire _T_1348 = obuf_valid & _T_1347; // @[lsu_bus_buffer.scala 328:18] + reg obuf_rdrsp_pend; // @[Reg.scala 27:20] + wire bus_rsp_read = io_lsu_axi_r_valid & io_lsu_axi_r_ready; // @[lsu_bus_buffer.scala 569:38] + wire _T_1349 = io_lsu_axi_r_bits_id == 3'h0; // @[lsu_bus_buffer.scala 328:90] + wire _T_1350 = bus_rsp_read & _T_1349; // @[lsu_bus_buffer.scala 328:70] + wire _T_1351 = ~_T_1350; // @[lsu_bus_buffer.scala 328:55] + wire _T_1352 = obuf_rdrsp_pend & _T_1351; // @[lsu_bus_buffer.scala 328:53] + wire _T_1353 = _T_1348 | _T_1352; // @[lsu_bus_buffer.scala 328:34] + wire obuf_nosend_in = _T_1346 & _T_1353; // @[lsu_bus_buffer.scala 327:177] + wire _T_1321 = ~obuf_nosend_in; // @[lsu_bus_buffer.scala 321:45] + wire _T_1322 = obuf_wr_en & _T_1321; // @[lsu_bus_buffer.scala 321:43] + wire _T_1323 = ~_T_1322; // @[lsu_bus_buffer.scala 321:30] + wire _T_1324 = _T_1323 & obuf_rdrsp_pend; // @[lsu_bus_buffer.scala 321:62] + wire _T_1328 = _T_1324 & _T_1351; // @[lsu_bus_buffer.scala 321:80] + wire _T_1331 = _T_1328 | bus_cmd_sent; // @[lsu_bus_buffer.scala 321:139] + wire obuf_rdrsp_pend_in = _T_1331 & _T_2594; // @[lsu_bus_buffer.scala 321:171] + wire obuf_rdrsp_pend_en = io_lsu_bus_clk_en | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 322:47] wire [7:0] _T_1401 = {ldst_byteen_hi_r,4'h0}; // @[Cat.scala 29:58] wire [7:0] _T_1402 = {4'h0,ldst_byteen_hi_r}; // @[Cat.scala 29:58] - wire [7:0] _T_1403 = io_end_addr_r[2] ? _T_1401 : _T_1402; // @[lsu_bus_buffer.scala 330:46] + wire [7:0] _T_1403 = io_end_addr_r[2] ? _T_1401 : _T_1402; // @[lsu_bus_buffer.scala 331:46] wire _T_1404 = CmdPtr1 == 2'h0; // @[lsu_bus_buffer.scala 61:123] wire _T_1405 = CmdPtr1 == 2'h1; // @[lsu_bus_buffer.scala 61:123] wire _T_1406 = CmdPtr1 == 2'h2; // @[lsu_bus_buffer.scala 61:123] @@ -6651,11 +6436,11 @@ module lsu_bus_buffer( wire [3:0] _T_1428 = _T_1427 | _T_1425; // @[Mux.scala 27:72] wire [7:0] _T_1430 = {_T_1428,4'h0}; // @[Cat.scala 29:58] wire [7:0] _T_1443 = {4'h0,_T_1428}; // @[Cat.scala 29:58] - wire [7:0] _T_1444 = _T_1414[2] ? _T_1430 : _T_1443; // @[lsu_bus_buffer.scala 331:8] - wire [7:0] obuf_byteen1_in = ibuf_buf_byp ? _T_1403 : _T_1444; // @[lsu_bus_buffer.scala 330:28] + wire [7:0] _T_1444 = _T_1414[2] ? _T_1430 : _T_1443; // @[lsu_bus_buffer.scala 332:8] + wire [7:0] obuf_byteen1_in = ibuf_buf_byp ? _T_1403 : _T_1444; // @[lsu_bus_buffer.scala 331:28] wire [63:0] _T_1446 = {store_data_lo_r,32'h0}; // @[Cat.scala 29:58] wire [63:0] _T_1447 = {32'h0,store_data_lo_r}; // @[Cat.scala 29:58] - wire [63:0] _T_1448 = io_lsu_addr_r[2] ? _T_1446 : _T_1447; // @[lsu_bus_buffer.scala 333:44] + wire [63:0] _T_1448 = io_lsu_addr_r[2] ? _T_1446 : _T_1447; // @[lsu_bus_buffer.scala 334:44] wire [31:0] _T_1467 = _T_1023 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1468 = _T_1024 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1469 = _T_1025 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] @@ -6665,11 +6450,11 @@ module lsu_bus_buffer( wire [31:0] _T_1473 = _T_1472 | _T_1470; // @[Mux.scala 27:72] wire [63:0] _T_1475 = {_T_1473,32'h0}; // @[Cat.scala 29:58] wire [63:0] _T_1488 = {32'h0,_T_1473}; // @[Cat.scala 29:58] - wire [63:0] _T_1489 = _T_1287[2] ? _T_1475 : _T_1488; // @[lsu_bus_buffer.scala 334:8] - wire [63:0] obuf_data0_in = ibuf_buf_byp ? _T_1448 : _T_1489; // @[lsu_bus_buffer.scala 333:26] + wire [63:0] _T_1489 = _T_1287[2] ? _T_1475 : _T_1488; // @[lsu_bus_buffer.scala 335:8] + wire [63:0] obuf_data0_in = ibuf_buf_byp ? _T_1448 : _T_1489; // @[lsu_bus_buffer.scala 334:26] wire [63:0] _T_1491 = {store_data_hi_r,32'h0}; // @[Cat.scala 29:58] wire [63:0] _T_1492 = {32'h0,store_data_hi_r}; // @[Cat.scala 29:58] - wire [63:0] _T_1493 = io_end_addr_r[2] ? _T_1491 : _T_1492; // @[lsu_bus_buffer.scala 335:44] + wire [63:0] _T_1493 = io_end_addr_r[2] ? _T_1491 : _T_1492; // @[lsu_bus_buffer.scala 336:44] wire [31:0] _T_1512 = _T_1404 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1513 = _T_1405 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1514 = _T_1406 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] @@ -6679,12 +6464,12 @@ module lsu_bus_buffer( wire [31:0] _T_1518 = _T_1517 | _T_1515; // @[Mux.scala 27:72] wire [63:0] _T_1520 = {_T_1518,32'h0}; // @[Cat.scala 29:58] wire [63:0] _T_1533 = {32'h0,_T_1518}; // @[Cat.scala 29:58] - wire [63:0] _T_1534 = _T_1414[2] ? _T_1520 : _T_1533; // @[lsu_bus_buffer.scala 336:8] - wire [63:0] obuf_data1_in = ibuf_buf_byp ? _T_1493 : _T_1534; // @[lsu_bus_buffer.scala 335:26] - wire _T_1619 = CmdPtr0 != CmdPtr1; // @[lsu_bus_buffer.scala 342:30] - wire _T_1620 = _T_1619 & found_cmdptr0; // @[lsu_bus_buffer.scala 342:43] - wire _T_1621 = _T_1620 & found_cmdptr1; // @[lsu_bus_buffer.scala 342:59] - wire _T_1635 = _T_1621 & _T_1107; // @[lsu_bus_buffer.scala 342:75] + wire [63:0] _T_1534 = _T_1414[2] ? _T_1520 : _T_1533; // @[lsu_bus_buffer.scala 337:8] + wire [63:0] obuf_data1_in = ibuf_buf_byp ? _T_1493 : _T_1534; // @[lsu_bus_buffer.scala 336:26] + wire _T_1619 = CmdPtr0 != CmdPtr1; // @[lsu_bus_buffer.scala 343:30] + wire _T_1620 = _T_1619 & found_cmdptr0; // @[lsu_bus_buffer.scala 343:43] + wire _T_1621 = _T_1620 & found_cmdptr1; // @[lsu_bus_buffer.scala 343:59] + wire _T_1635 = _T_1621 & _T_1107; // @[lsu_bus_buffer.scala 343:75] wire [2:0] _T_1640 = _T_1404 ? buf_state_0 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1641 = _T_1405 ? buf_state_1 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1644 = _T_1640 | _T_1641; // @[Mux.scala 27:72] @@ -6692,11 +6477,10 @@ module lsu_bus_buffer( wire [2:0] _T_1645 = _T_1644 | _T_1642; // @[Mux.scala 27:72] wire [2:0] _T_1643 = _T_1407 ? buf_state_3 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1646 = _T_1645 | _T_1643; // @[Mux.scala 27:72] - wire _T_1648 = _T_1646 == 3'h2; // @[lsu_bus_buffer.scala 342:150] - wire _T_1649 = _T_1635 & _T_1648; // @[lsu_bus_buffer.scala 342:118] - wire _T_1670 = _T_1649 & _T_1128; // @[lsu_bus_buffer.scala 342:161] - wire _T_1688 = _T_1670 & _T_1053; // @[lsu_bus_buffer.scala 343:85] - wire _T_1725 = _T_1204 & _T_1166; // @[lsu_bus_buffer.scala 344:36] + wire _T_1648 = _T_1646 == 3'h2; // @[lsu_bus_buffer.scala 343:150] + wire _T_1649 = _T_1635 & _T_1648; // @[lsu_bus_buffer.scala 343:118] + wire _T_1688 = _T_1649 & _T_1053; // @[lsu_bus_buffer.scala 344:85] + wire _T_1725 = _T_1204 & _T_1166; // @[lsu_bus_buffer.scala 345:36] reg buf_dualhi_3; // @[Reg.scala 27:20] reg buf_dualhi_2; // @[Reg.scala 27:20] reg buf_dualhi_1; // @[Reg.scala 27:20] @@ -6709,1332 +6493,1248 @@ module lsu_bus_buffer( wire _T_1742 = _T_1741 | _T_1739; // @[Mux.scala 27:72] wire _T_1740 = _T_1026 & _T_1728[3]; // @[Mux.scala 27:72] wire _T_1743 = _T_1742 | _T_1740; // @[Mux.scala 27:72] - wire _T_1745 = ~_T_1743; // @[lsu_bus_buffer.scala 344:107] - wire _T_1746 = _T_1725 & _T_1745; // @[lsu_bus_buffer.scala 344:105] - wire _T_1766 = _T_1746 & _T_1185; // @[lsu_bus_buffer.scala 344:177] - wire _T_1767 = _T_1688 & _T_1766; // @[lsu_bus_buffer.scala 343:122] - wire _T_1768 = ibuf_buf_byp & ldst_samedw_r; // @[lsu_bus_buffer.scala 345:19] - wire _T_1769 = _T_1768 & io_ldst_dual_r; // @[lsu_bus_buffer.scala 345:35] - wire obuf_merge_en = _T_1767 | _T_1769; // @[lsu_bus_buffer.scala 344:250] - wire _T_1537 = obuf_merge_en & obuf_byteen1_in[0]; // @[lsu_bus_buffer.scala 337:80] - wire _T_1538 = obuf_byteen0_in[0] | _T_1537; // @[lsu_bus_buffer.scala 337:63] - wire _T_1541 = obuf_merge_en & obuf_byteen1_in[1]; // @[lsu_bus_buffer.scala 337:80] - wire _T_1542 = obuf_byteen0_in[1] | _T_1541; // @[lsu_bus_buffer.scala 337:63] - wire _T_1545 = obuf_merge_en & obuf_byteen1_in[2]; // @[lsu_bus_buffer.scala 337:80] - wire _T_1546 = obuf_byteen0_in[2] | _T_1545; // @[lsu_bus_buffer.scala 337:63] - wire _T_1549 = obuf_merge_en & obuf_byteen1_in[3]; // @[lsu_bus_buffer.scala 337:80] - wire _T_1550 = obuf_byteen0_in[3] | _T_1549; // @[lsu_bus_buffer.scala 337:63] - wire _T_1553 = obuf_merge_en & obuf_byteen1_in[4]; // @[lsu_bus_buffer.scala 337:80] - wire _T_1554 = obuf_byteen0_in[4] | _T_1553; // @[lsu_bus_buffer.scala 337:63] - wire _T_1557 = obuf_merge_en & obuf_byteen1_in[5]; // @[lsu_bus_buffer.scala 337:80] - wire _T_1558 = obuf_byteen0_in[5] | _T_1557; // @[lsu_bus_buffer.scala 337:63] - wire _T_1561 = obuf_merge_en & obuf_byteen1_in[6]; // @[lsu_bus_buffer.scala 337:80] - wire _T_1562 = obuf_byteen0_in[6] | _T_1561; // @[lsu_bus_buffer.scala 337:63] - wire _T_1565 = obuf_merge_en & obuf_byteen1_in[7]; // @[lsu_bus_buffer.scala 337:80] - wire _T_1566 = obuf_byteen0_in[7] | _T_1565; // @[lsu_bus_buffer.scala 337:63] - wire [7:0] obuf_byteen_in = {_T_1566,_T_1562,_T_1558,_T_1554,_T_1550,_T_1546,_T_1542,_T_1538}; // @[Cat.scala 29:58] - wire [7:0] _T_1577 = _T_1537 ? obuf_data1_in[7:0] : obuf_data0_in[7:0]; // @[lsu_bus_buffer.scala 338:44] - wire [7:0] _T_1582 = _T_1541 ? obuf_data1_in[15:8] : obuf_data0_in[15:8]; // @[lsu_bus_buffer.scala 338:44] - wire [7:0] _T_1587 = _T_1545 ? obuf_data1_in[23:16] : obuf_data0_in[23:16]; // @[lsu_bus_buffer.scala 338:44] - wire [7:0] _T_1592 = _T_1549 ? obuf_data1_in[31:24] : obuf_data0_in[31:24]; // @[lsu_bus_buffer.scala 338:44] - wire [7:0] _T_1597 = _T_1553 ? obuf_data1_in[39:32] : obuf_data0_in[39:32]; // @[lsu_bus_buffer.scala 338:44] - wire [7:0] _T_1602 = _T_1557 ? obuf_data1_in[47:40] : obuf_data0_in[47:40]; // @[lsu_bus_buffer.scala 338:44] - wire [7:0] _T_1607 = _T_1561 ? obuf_data1_in[55:48] : obuf_data0_in[55:48]; // @[lsu_bus_buffer.scala 338:44] - wire [7:0] _T_1612 = _T_1565 ? obuf_data1_in[63:56] : obuf_data0_in[63:56]; // @[lsu_bus_buffer.scala 338:44] - wire [55:0] _T_1618 = {_T_1612,_T_1607,_T_1602,_T_1597,_T_1592,_T_1587,_T_1582}; // @[Cat.scala 29:58] + wire _T_1745 = ~_T_1743; // @[lsu_bus_buffer.scala 345:107] + wire _T_1746 = _T_1725 & _T_1745; // @[lsu_bus_buffer.scala 345:105] + wire _T_1766 = _T_1746 & _T_1185; // @[lsu_bus_buffer.scala 345:177] + wire _T_1767 = _T_1688 & _T_1766; // @[lsu_bus_buffer.scala 344:122] + wire _T_1768 = ibuf_buf_byp & ldst_samedw_r; // @[lsu_bus_buffer.scala 346:19] + wire _T_1769 = _T_1768 & io_ldst_dual_r; // @[lsu_bus_buffer.scala 346:35] + wire obuf_merge_en = _T_1767 | _T_1769; // @[lsu_bus_buffer.scala 345:250] + wire _T_1537 = obuf_merge_en & obuf_byteen1_in[0]; // @[lsu_bus_buffer.scala 338:80] + wire _T_1541 = obuf_merge_en & obuf_byteen1_in[1]; // @[lsu_bus_buffer.scala 338:80] + wire _T_1545 = obuf_merge_en & obuf_byteen1_in[2]; // @[lsu_bus_buffer.scala 338:80] + wire _T_1549 = obuf_merge_en & obuf_byteen1_in[3]; // @[lsu_bus_buffer.scala 338:80] + wire _T_1553 = obuf_merge_en & obuf_byteen1_in[4]; // @[lsu_bus_buffer.scala 338:80] + wire _T_1557 = obuf_merge_en & obuf_byteen1_in[5]; // @[lsu_bus_buffer.scala 338:80] + wire _T_1561 = obuf_merge_en & obuf_byteen1_in[6]; // @[lsu_bus_buffer.scala 338:80] + wire _T_1565 = obuf_merge_en & obuf_byteen1_in[7]; // @[lsu_bus_buffer.scala 338:80] + wire [7:0] _T_1577 = _T_1537 ? obuf_data1_in[7:0] : obuf_data0_in[7:0]; // @[lsu_bus_buffer.scala 339:44] + wire [7:0] _T_1582 = _T_1541 ? obuf_data1_in[15:8] : obuf_data0_in[15:8]; // @[lsu_bus_buffer.scala 339:44] + wire [7:0] _T_1587 = _T_1545 ? obuf_data1_in[23:16] : obuf_data0_in[23:16]; // @[lsu_bus_buffer.scala 339:44] + wire [7:0] _T_1592 = _T_1549 ? obuf_data1_in[31:24] : obuf_data0_in[31:24]; // @[lsu_bus_buffer.scala 339:44] + wire [7:0] _T_1597 = _T_1553 ? obuf_data1_in[39:32] : obuf_data0_in[39:32]; // @[lsu_bus_buffer.scala 339:44] + wire [7:0] _T_1602 = _T_1557 ? obuf_data1_in[47:40] : obuf_data0_in[47:40]; // @[lsu_bus_buffer.scala 339:44] + wire [7:0] _T_1607 = _T_1561 ? obuf_data1_in[55:48] : obuf_data0_in[55:48]; // @[lsu_bus_buffer.scala 339:44] + wire [7:0] _T_1612 = _T_1565 ? obuf_data1_in[63:56] : obuf_data0_in[63:56]; // @[lsu_bus_buffer.scala 339:44] + wire [63:0] obuf_data_in = {_T_1612,_T_1607,_T_1602,_T_1597,_T_1592,_T_1587,_T_1582,_T_1577}; // @[Cat.scala 29:58] wire _T_1771 = obuf_wr_en | obuf_valid; // @[lsu_bus_buffer.scala 348:58] wire _T_1772 = ~obuf_rst; // @[lsu_bus_buffer.scala 348:93] - reg [1:0] obuf_sz; // @[Reg.scala 27:20] - reg [7:0] obuf_byteen; // @[Reg.scala 27:20] - reg [63:0] obuf_data; // @[lib.scala 374:16] - wire _T_1785 = buf_state_0 == 3'h0; // @[lsu_bus_buffer.scala 366:65] - wire _T_1786 = ibuf_tag == 2'h0; // @[lsu_bus_buffer.scala 367:30] - wire _T_1787 = ibuf_valid & _T_1786; // @[lsu_bus_buffer.scala 367:19] - wire _T_1788 = WrPtr0_r == 2'h0; // @[lsu_bus_buffer.scala 368:18] - wire _T_1789 = WrPtr1_r == 2'h0; // @[lsu_bus_buffer.scala 368:57] - wire _T_1790 = io_ldst_dual_r & _T_1789; // @[lsu_bus_buffer.scala 368:45] - wire _T_1791 = _T_1788 | _T_1790; // @[lsu_bus_buffer.scala 368:27] - wire _T_1792 = io_lsu_busreq_r & _T_1791; // @[lsu_bus_buffer.scala 367:58] - wire _T_1793 = _T_1787 | _T_1792; // @[lsu_bus_buffer.scala 367:39] - wire _T_1794 = ~_T_1793; // @[lsu_bus_buffer.scala 367:5] - wire _T_1795 = _T_1785 & _T_1794; // @[lsu_bus_buffer.scala 366:76] - wire _T_1796 = buf_state_1 == 3'h0; // @[lsu_bus_buffer.scala 366:65] - wire _T_1797 = ibuf_tag == 2'h1; // @[lsu_bus_buffer.scala 367:30] - wire _T_1798 = ibuf_valid & _T_1797; // @[lsu_bus_buffer.scala 367:19] - wire _T_1799 = WrPtr0_r == 2'h1; // @[lsu_bus_buffer.scala 368:18] - wire _T_1800 = WrPtr1_r == 2'h1; // @[lsu_bus_buffer.scala 368:57] - wire _T_1801 = io_ldst_dual_r & _T_1800; // @[lsu_bus_buffer.scala 368:45] - wire _T_1802 = _T_1799 | _T_1801; // @[lsu_bus_buffer.scala 368:27] - wire _T_1803 = io_lsu_busreq_r & _T_1802; // @[lsu_bus_buffer.scala 367:58] - wire _T_1804 = _T_1798 | _T_1803; // @[lsu_bus_buffer.scala 367:39] - wire _T_1805 = ~_T_1804; // @[lsu_bus_buffer.scala 367:5] - wire _T_1806 = _T_1796 & _T_1805; // @[lsu_bus_buffer.scala 366:76] - wire _T_1807 = buf_state_2 == 3'h0; // @[lsu_bus_buffer.scala 366:65] - wire _T_1808 = ibuf_tag == 2'h2; // @[lsu_bus_buffer.scala 367:30] - wire _T_1809 = ibuf_valid & _T_1808; // @[lsu_bus_buffer.scala 367:19] - wire _T_1810 = WrPtr0_r == 2'h2; // @[lsu_bus_buffer.scala 368:18] - wire _T_1811 = WrPtr1_r == 2'h2; // @[lsu_bus_buffer.scala 368:57] - wire _T_1812 = io_ldst_dual_r & _T_1811; // @[lsu_bus_buffer.scala 368:45] - wire _T_1813 = _T_1810 | _T_1812; // @[lsu_bus_buffer.scala 368:27] - wire _T_1814 = io_lsu_busreq_r & _T_1813; // @[lsu_bus_buffer.scala 367:58] - wire _T_1815 = _T_1809 | _T_1814; // @[lsu_bus_buffer.scala 367:39] - wire _T_1816 = ~_T_1815; // @[lsu_bus_buffer.scala 367:5] - wire _T_1817 = _T_1807 & _T_1816; // @[lsu_bus_buffer.scala 366:76] - wire _T_1818 = buf_state_3 == 3'h0; // @[lsu_bus_buffer.scala 366:65] - wire _T_1819 = ibuf_tag == 2'h3; // @[lsu_bus_buffer.scala 367:30] - wire _T_1821 = WrPtr0_r == 2'h3; // @[lsu_bus_buffer.scala 368:18] - wire _T_1822 = WrPtr1_r == 2'h3; // @[lsu_bus_buffer.scala 368:57] - wire [1:0] _T_1830 = _T_1817 ? 2'h2 : 2'h3; // @[Mux.scala 98:16] - wire [1:0] _T_1831 = _T_1806 ? 2'h1 : _T_1830; // @[Mux.scala 98:16] - wire [1:0] WrPtr0_m = _T_1795 ? 2'h0 : _T_1831; // @[Mux.scala 98:16] - wire _T_1836 = WrPtr0_m == 2'h0; // @[lsu_bus_buffer.scala 373:33] - wire _T_1837 = io_lsu_busreq_m & _T_1836; // @[lsu_bus_buffer.scala 373:22] - wire _T_1838 = _T_1787 | _T_1837; // @[lsu_bus_buffer.scala 372:112] - wire _T_1844 = _T_1838 | _T_1792; // @[lsu_bus_buffer.scala 373:42] - wire _T_1845 = ~_T_1844; // @[lsu_bus_buffer.scala 372:78] - wire _T_1846 = _T_1785 & _T_1845; // @[lsu_bus_buffer.scala 372:76] - wire _T_1850 = WrPtr0_m == 2'h1; // @[lsu_bus_buffer.scala 373:33] - wire _T_1851 = io_lsu_busreq_m & _T_1850; // @[lsu_bus_buffer.scala 373:22] - wire _T_1852 = _T_1798 | _T_1851; // @[lsu_bus_buffer.scala 372:112] - wire _T_1858 = _T_1852 | _T_1803; // @[lsu_bus_buffer.scala 373:42] - wire _T_1859 = ~_T_1858; // @[lsu_bus_buffer.scala 372:78] - wire _T_1860 = _T_1796 & _T_1859; // @[lsu_bus_buffer.scala 372:76] - wire _T_1864 = WrPtr0_m == 2'h2; // @[lsu_bus_buffer.scala 373:33] - wire _T_1865 = io_lsu_busreq_m & _T_1864; // @[lsu_bus_buffer.scala 373:22] - wire _T_1866 = _T_1809 | _T_1865; // @[lsu_bus_buffer.scala 372:112] - wire _T_1872 = _T_1866 | _T_1814; // @[lsu_bus_buffer.scala 373:42] - wire _T_1873 = ~_T_1872; // @[lsu_bus_buffer.scala 372:78] - wire _T_1874 = _T_1807 & _T_1873; // @[lsu_bus_buffer.scala 372:76] - reg [3:0] buf_rspageQ_0; // @[lsu_bus_buffer.scala 509:63] - wire _T_2710 = buf_state_3 == 3'h5; // @[lsu_bus_buffer.scala 416:102] - wire _T_2711 = buf_rspageQ_0[3] & _T_2710; // @[lsu_bus_buffer.scala 416:87] - wire _T_2707 = buf_state_2 == 3'h5; // @[lsu_bus_buffer.scala 416:102] - wire _T_2708 = buf_rspageQ_0[2] & _T_2707; // @[lsu_bus_buffer.scala 416:87] - wire _T_2704 = buf_state_1 == 3'h5; // @[lsu_bus_buffer.scala 416:102] - wire _T_2705 = buf_rspageQ_0[1] & _T_2704; // @[lsu_bus_buffer.scala 416:87] - wire _T_2701 = buf_state_0 == 3'h5; // @[lsu_bus_buffer.scala 416:102] - wire _T_2702 = buf_rspageQ_0[0] & _T_2701; // @[lsu_bus_buffer.scala 416:87] - wire [3:0] buf_rsp_pickage_0 = {_T_2711,_T_2708,_T_2705,_T_2702}; // @[Cat.scala 29:58] - wire _T_1965 = |buf_rsp_pickage_0; // @[lsu_bus_buffer.scala 384:65] - wire _T_1966 = ~_T_1965; // @[lsu_bus_buffer.scala 384:44] - wire _T_1968 = _T_1966 & _T_2701; // @[lsu_bus_buffer.scala 384:70] - reg [3:0] buf_rspageQ_1; // @[lsu_bus_buffer.scala 509:63] - wire _T_2726 = buf_rspageQ_1[3] & _T_2710; // @[lsu_bus_buffer.scala 416:87] - wire _T_2723 = buf_rspageQ_1[2] & _T_2707; // @[lsu_bus_buffer.scala 416:87] - wire _T_2720 = buf_rspageQ_1[1] & _T_2704; // @[lsu_bus_buffer.scala 416:87] - wire _T_2717 = buf_rspageQ_1[0] & _T_2701; // @[lsu_bus_buffer.scala 416:87] - wire [3:0] buf_rsp_pickage_1 = {_T_2726,_T_2723,_T_2720,_T_2717}; // @[Cat.scala 29:58] - wire _T_1969 = |buf_rsp_pickage_1; // @[lsu_bus_buffer.scala 384:65] - wire _T_1970 = ~_T_1969; // @[lsu_bus_buffer.scala 384:44] - wire _T_1972 = _T_1970 & _T_2704; // @[lsu_bus_buffer.scala 384:70] - reg [3:0] buf_rspageQ_2; // @[lsu_bus_buffer.scala 509:63] - wire _T_2741 = buf_rspageQ_2[3] & _T_2710; // @[lsu_bus_buffer.scala 416:87] - wire _T_2738 = buf_rspageQ_2[2] & _T_2707; // @[lsu_bus_buffer.scala 416:87] - wire _T_2735 = buf_rspageQ_2[1] & _T_2704; // @[lsu_bus_buffer.scala 416:87] - wire _T_2732 = buf_rspageQ_2[0] & _T_2701; // @[lsu_bus_buffer.scala 416:87] - wire [3:0] buf_rsp_pickage_2 = {_T_2741,_T_2738,_T_2735,_T_2732}; // @[Cat.scala 29:58] - wire _T_1973 = |buf_rsp_pickage_2; // @[lsu_bus_buffer.scala 384:65] - wire _T_1974 = ~_T_1973; // @[lsu_bus_buffer.scala 384:44] - wire _T_1976 = _T_1974 & _T_2707; // @[lsu_bus_buffer.scala 384:70] - reg [3:0] buf_rspageQ_3; // @[lsu_bus_buffer.scala 509:63] - wire _T_2756 = buf_rspageQ_3[3] & _T_2710; // @[lsu_bus_buffer.scala 416:87] - wire _T_2753 = buf_rspageQ_3[2] & _T_2707; // @[lsu_bus_buffer.scala 416:87] - wire _T_2750 = buf_rspageQ_3[1] & _T_2704; // @[lsu_bus_buffer.scala 416:87] - wire _T_2747 = buf_rspageQ_3[0] & _T_2701; // @[lsu_bus_buffer.scala 416:87] - wire [3:0] buf_rsp_pickage_3 = {_T_2756,_T_2753,_T_2750,_T_2747}; // @[Cat.scala 29:58] - wire _T_1977 = |buf_rsp_pickage_3; // @[lsu_bus_buffer.scala 384:65] - wire _T_1978 = ~_T_1977; // @[lsu_bus_buffer.scala 384:44] - wire _T_1980 = _T_1978 & _T_2710; // @[lsu_bus_buffer.scala 384:70] - wire [7:0] _T_2036 = {4'h0,_T_1980,_T_1976,_T_1972,_T_1968}; // @[Cat.scala 29:58] - wire _T_2039 = _T_2036[4] | _T_2036[5]; // @[lsu_bus_buffer.scala 388:42] - wire _T_2041 = _T_2039 | _T_2036[6]; // @[lsu_bus_buffer.scala 388:48] - wire _T_2043 = _T_2041 | _T_2036[7]; // @[lsu_bus_buffer.scala 388:54] - wire _T_2046 = _T_2036[2] | _T_2036[3]; // @[lsu_bus_buffer.scala 388:67] - wire _T_2048 = _T_2046 | _T_2036[6]; // @[lsu_bus_buffer.scala 388:73] - wire _T_2050 = _T_2048 | _T_2036[7]; // @[lsu_bus_buffer.scala 388:79] - wire _T_2053 = _T_2036[1] | _T_2036[3]; // @[lsu_bus_buffer.scala 388:92] - wire _T_2055 = _T_2053 | _T_2036[5]; // @[lsu_bus_buffer.scala 388:98] - wire _T_2057 = _T_2055 | _T_2036[7]; // @[lsu_bus_buffer.scala 388:104] - wire [2:0] _T_2059 = {_T_2043,_T_2050,_T_2057}; // @[Cat.scala 29:58] - wire _T_3528 = ibuf_byp | io_ldst_dual_r; // @[lsu_bus_buffer.scala 446:77] - wire _T_3529 = ~ibuf_merge_en; // @[lsu_bus_buffer.scala 446:97] - wire _T_3530 = _T_3528 & _T_3529; // @[lsu_bus_buffer.scala 446:95] - wire _T_3531 = 2'h0 == WrPtr0_r; // @[lsu_bus_buffer.scala 446:117] - wire _T_3532 = _T_3530 & _T_3531; // @[lsu_bus_buffer.scala 446:112] - wire _T_3533 = ibuf_byp & io_ldst_dual_r; // @[lsu_bus_buffer.scala 446:144] - wire _T_3534 = 2'h0 == WrPtr1_r; // @[lsu_bus_buffer.scala 446:166] - wire _T_3535 = _T_3533 & _T_3534; // @[lsu_bus_buffer.scala 446:161] - wire _T_3536 = _T_3532 | _T_3535; // @[lsu_bus_buffer.scala 446:132] - wire _T_3537 = _T_853 & _T_3536; // @[lsu_bus_buffer.scala 446:63] - wire _T_3538 = 2'h0 == ibuf_tag; // @[lsu_bus_buffer.scala 446:206] - wire _T_3539 = ibuf_drain_vld & _T_3538; // @[lsu_bus_buffer.scala 446:201] - wire _T_3540 = _T_3537 | _T_3539; // @[lsu_bus_buffer.scala 446:183] - wire bus_rsp_write = io_lsu_axi_b_valid & io_lsu_axi_b_ready; // @[lsu_bus_buffer.scala 568:39] - wire _T_3628 = io_lsu_axi_b_bits_id == 3'h0; // @[lsu_bus_buffer.scala 473:73] - wire _T_3629 = bus_rsp_write & _T_3628; // @[lsu_bus_buffer.scala 473:52] - wire _T_3630 = io_lsu_axi_r_bits_id == 3'h0; // @[lsu_bus_buffer.scala 474:46] - reg _T_4291; // @[Reg.scala 27:20] - reg _T_4289; // @[Reg.scala 27:20] - reg _T_4287; // @[Reg.scala 27:20] - reg _T_4285; // @[Reg.scala 27:20] - wire [3:0] buf_ldfwd = {_T_4291,_T_4289,_T_4287,_T_4285}; // @[Cat.scala 29:58] - reg [1:0] buf_ldfwdtag_0; // @[Reg.scala 27:20] - wire [2:0] _GEN_372 = {{1'd0}, buf_ldfwdtag_0}; // @[lsu_bus_buffer.scala 475:47] - wire _T_3632 = io_lsu_axi_r_bits_id == _GEN_372; // @[lsu_bus_buffer.scala 475:47] - wire _T_3633 = buf_ldfwd[0] & _T_3632; // @[lsu_bus_buffer.scala 475:27] - wire _T_3634 = _T_3630 | _T_3633; // @[lsu_bus_buffer.scala 474:77] - wire _T_3635 = buf_dual_0 & buf_dualhi_0; // @[lsu_bus_buffer.scala 476:26] - wire _T_3637 = ~buf_write[0]; // @[lsu_bus_buffer.scala 476:44] - wire _T_3638 = _T_3635 & _T_3637; // @[lsu_bus_buffer.scala 476:42] - wire _T_3639 = _T_3638 & buf_samedw_0; // @[lsu_bus_buffer.scala 476:58] + reg [63:0] obuf_data; // @[Reg.scala 27:20] + wire _T_1792 = buf_state_0 == 3'h0; // @[lsu_bus_buffer.scala 367:65] + wire _T_1793 = ibuf_tag == 2'h0; // @[lsu_bus_buffer.scala 368:30] + wire _T_1794 = ibuf_valid & _T_1793; // @[lsu_bus_buffer.scala 368:19] + wire _T_1795 = WrPtr0_r == 2'h0; // @[lsu_bus_buffer.scala 369:18] + wire _T_1796 = WrPtr1_r == 2'h0; // @[lsu_bus_buffer.scala 369:57] + wire _T_1797 = io_ldst_dual_r & _T_1796; // @[lsu_bus_buffer.scala 369:45] + wire _T_1798 = _T_1795 | _T_1797; // @[lsu_bus_buffer.scala 369:27] + wire _T_1799 = io_lsu_busreq_r & _T_1798; // @[lsu_bus_buffer.scala 368:58] + wire _T_1800 = _T_1794 | _T_1799; // @[lsu_bus_buffer.scala 368:39] + wire _T_1801 = ~_T_1800; // @[lsu_bus_buffer.scala 368:5] + wire _T_1802 = _T_1792 & _T_1801; // @[lsu_bus_buffer.scala 367:76] + wire _T_1803 = buf_state_1 == 3'h0; // @[lsu_bus_buffer.scala 367:65] + wire _T_1804 = ibuf_tag == 2'h1; // @[lsu_bus_buffer.scala 368:30] + wire _T_1805 = ibuf_valid & _T_1804; // @[lsu_bus_buffer.scala 368:19] + wire _T_1806 = WrPtr0_r == 2'h1; // @[lsu_bus_buffer.scala 369:18] + wire _T_1807 = WrPtr1_r == 2'h1; // @[lsu_bus_buffer.scala 369:57] + wire _T_1808 = io_ldst_dual_r & _T_1807; // @[lsu_bus_buffer.scala 369:45] + wire _T_1809 = _T_1806 | _T_1808; // @[lsu_bus_buffer.scala 369:27] + wire _T_1810 = io_lsu_busreq_r & _T_1809; // @[lsu_bus_buffer.scala 368:58] + wire _T_1811 = _T_1805 | _T_1810; // @[lsu_bus_buffer.scala 368:39] + wire _T_1812 = ~_T_1811; // @[lsu_bus_buffer.scala 368:5] + wire _T_1813 = _T_1803 & _T_1812; // @[lsu_bus_buffer.scala 367:76] + wire _T_1814 = buf_state_2 == 3'h0; // @[lsu_bus_buffer.scala 367:65] + wire _T_1815 = ibuf_tag == 2'h2; // @[lsu_bus_buffer.scala 368:30] + wire _T_1816 = ibuf_valid & _T_1815; // @[lsu_bus_buffer.scala 368:19] + wire _T_1817 = WrPtr0_r == 2'h2; // @[lsu_bus_buffer.scala 369:18] + wire _T_1818 = WrPtr1_r == 2'h2; // @[lsu_bus_buffer.scala 369:57] + wire _T_1819 = io_ldst_dual_r & _T_1818; // @[lsu_bus_buffer.scala 369:45] + wire _T_1820 = _T_1817 | _T_1819; // @[lsu_bus_buffer.scala 369:27] + wire _T_1821 = io_lsu_busreq_r & _T_1820; // @[lsu_bus_buffer.scala 368:58] + wire _T_1822 = _T_1816 | _T_1821; // @[lsu_bus_buffer.scala 368:39] + wire _T_1823 = ~_T_1822; // @[lsu_bus_buffer.scala 368:5] + wire _T_1824 = _T_1814 & _T_1823; // @[lsu_bus_buffer.scala 367:76] + wire _T_1825 = buf_state_3 == 3'h0; // @[lsu_bus_buffer.scala 367:65] + wire _T_1826 = ibuf_tag == 2'h3; // @[lsu_bus_buffer.scala 368:30] + wire _T_1828 = WrPtr0_r == 2'h3; // @[lsu_bus_buffer.scala 369:18] + wire _T_1829 = WrPtr1_r == 2'h3; // @[lsu_bus_buffer.scala 369:57] + wire [1:0] _T_1837 = _T_1824 ? 2'h2 : 2'h3; // @[Mux.scala 98:16] + wire [1:0] _T_1838 = _T_1813 ? 2'h1 : _T_1837; // @[Mux.scala 98:16] + wire [1:0] WrPtr0_m = _T_1802 ? 2'h0 : _T_1838; // @[Mux.scala 98:16] + wire _T_1843 = WrPtr0_m == 2'h0; // @[lsu_bus_buffer.scala 374:33] + wire _T_1844 = io_lsu_busreq_m & _T_1843; // @[lsu_bus_buffer.scala 374:22] + wire _T_1845 = _T_1794 | _T_1844; // @[lsu_bus_buffer.scala 373:112] + wire _T_1851 = _T_1845 | _T_1799; // @[lsu_bus_buffer.scala 374:42] + wire _T_1852 = ~_T_1851; // @[lsu_bus_buffer.scala 373:78] + wire _T_1853 = _T_1792 & _T_1852; // @[lsu_bus_buffer.scala 373:76] + wire _T_1857 = WrPtr0_m == 2'h1; // @[lsu_bus_buffer.scala 374:33] + wire _T_1858 = io_lsu_busreq_m & _T_1857; // @[lsu_bus_buffer.scala 374:22] + wire _T_1859 = _T_1805 | _T_1858; // @[lsu_bus_buffer.scala 373:112] + wire _T_1865 = _T_1859 | _T_1810; // @[lsu_bus_buffer.scala 374:42] + wire _T_1866 = ~_T_1865; // @[lsu_bus_buffer.scala 373:78] + wire _T_1867 = _T_1803 & _T_1866; // @[lsu_bus_buffer.scala 373:76] + wire _T_1871 = WrPtr0_m == 2'h2; // @[lsu_bus_buffer.scala 374:33] + wire _T_1872 = io_lsu_busreq_m & _T_1871; // @[lsu_bus_buffer.scala 374:22] + wire _T_1873 = _T_1816 | _T_1872; // @[lsu_bus_buffer.scala 373:112] + wire _T_1879 = _T_1873 | _T_1821; // @[lsu_bus_buffer.scala 374:42] + wire _T_1880 = ~_T_1879; // @[lsu_bus_buffer.scala 373:78] + wire _T_1881 = _T_1814 & _T_1880; // @[lsu_bus_buffer.scala 373:76] + reg [3:0] buf_rspageQ_0; // @[lsu_bus_buffer.scala 512:63] + wire _T_2717 = buf_state_3 == 3'h5; // @[lsu_bus_buffer.scala 417:102] + wire _T_2718 = buf_rspageQ_0[3] & _T_2717; // @[lsu_bus_buffer.scala 417:87] + wire _T_2714 = buf_state_2 == 3'h5; // @[lsu_bus_buffer.scala 417:102] + wire _T_2715 = buf_rspageQ_0[2] & _T_2714; // @[lsu_bus_buffer.scala 417:87] + wire _T_2711 = buf_state_1 == 3'h5; // @[lsu_bus_buffer.scala 417:102] + wire _T_2712 = buf_rspageQ_0[1] & _T_2711; // @[lsu_bus_buffer.scala 417:87] + wire _T_2708 = buf_state_0 == 3'h5; // @[lsu_bus_buffer.scala 417:102] + wire _T_2709 = buf_rspageQ_0[0] & _T_2708; // @[lsu_bus_buffer.scala 417:87] + wire [3:0] buf_rsp_pickage_0 = {_T_2718,_T_2715,_T_2712,_T_2709}; // @[Cat.scala 29:58] + wire _T_1972 = |buf_rsp_pickage_0; // @[lsu_bus_buffer.scala 385:65] + wire _T_1973 = ~_T_1972; // @[lsu_bus_buffer.scala 385:44] + wire _T_1975 = _T_1973 & _T_2708; // @[lsu_bus_buffer.scala 385:70] + reg [3:0] buf_rspageQ_1; // @[lsu_bus_buffer.scala 512:63] + wire _T_2733 = buf_rspageQ_1[3] & _T_2717; // @[lsu_bus_buffer.scala 417:87] + wire _T_2730 = buf_rspageQ_1[2] & _T_2714; // @[lsu_bus_buffer.scala 417:87] + wire _T_2727 = buf_rspageQ_1[1] & _T_2711; // @[lsu_bus_buffer.scala 417:87] + wire _T_2724 = buf_rspageQ_1[0] & _T_2708; // @[lsu_bus_buffer.scala 417:87] + wire [3:0] buf_rsp_pickage_1 = {_T_2733,_T_2730,_T_2727,_T_2724}; // @[Cat.scala 29:58] + wire _T_1976 = |buf_rsp_pickage_1; // @[lsu_bus_buffer.scala 385:65] + wire _T_1977 = ~_T_1976; // @[lsu_bus_buffer.scala 385:44] + wire _T_1979 = _T_1977 & _T_2711; // @[lsu_bus_buffer.scala 385:70] + reg [3:0] buf_rspageQ_2; // @[lsu_bus_buffer.scala 512:63] + wire _T_2748 = buf_rspageQ_2[3] & _T_2717; // @[lsu_bus_buffer.scala 417:87] + wire _T_2745 = buf_rspageQ_2[2] & _T_2714; // @[lsu_bus_buffer.scala 417:87] + wire _T_2742 = buf_rspageQ_2[1] & _T_2711; // @[lsu_bus_buffer.scala 417:87] + wire _T_2739 = buf_rspageQ_2[0] & _T_2708; // @[lsu_bus_buffer.scala 417:87] + wire [3:0] buf_rsp_pickage_2 = {_T_2748,_T_2745,_T_2742,_T_2739}; // @[Cat.scala 29:58] + wire _T_1980 = |buf_rsp_pickage_2; // @[lsu_bus_buffer.scala 385:65] + wire _T_1981 = ~_T_1980; // @[lsu_bus_buffer.scala 385:44] + wire _T_1983 = _T_1981 & _T_2714; // @[lsu_bus_buffer.scala 385:70] + reg [3:0] buf_rspageQ_3; // @[lsu_bus_buffer.scala 512:63] + wire _T_2763 = buf_rspageQ_3[3] & _T_2717; // @[lsu_bus_buffer.scala 417:87] + wire _T_2760 = buf_rspageQ_3[2] & _T_2714; // @[lsu_bus_buffer.scala 417:87] + wire _T_2757 = buf_rspageQ_3[1] & _T_2711; // @[lsu_bus_buffer.scala 417:87] + wire _T_2754 = buf_rspageQ_3[0] & _T_2708; // @[lsu_bus_buffer.scala 417:87] + wire [3:0] buf_rsp_pickage_3 = {_T_2763,_T_2760,_T_2757,_T_2754}; // @[Cat.scala 29:58] + wire _T_1984 = |buf_rsp_pickage_3; // @[lsu_bus_buffer.scala 385:65] + wire _T_1985 = ~_T_1984; // @[lsu_bus_buffer.scala 385:44] + wire _T_1987 = _T_1985 & _T_2717; // @[lsu_bus_buffer.scala 385:70] + wire [7:0] _T_2043 = {4'h0,_T_1987,_T_1983,_T_1979,_T_1975}; // @[Cat.scala 29:58] + wire _T_2046 = _T_2043[4] | _T_2043[5]; // @[lsu_bus_buffer.scala 389:42] + wire _T_2048 = _T_2046 | _T_2043[6]; // @[lsu_bus_buffer.scala 389:48] + wire _T_2050 = _T_2048 | _T_2043[7]; // @[lsu_bus_buffer.scala 389:54] + wire _T_2053 = _T_2043[2] | _T_2043[3]; // @[lsu_bus_buffer.scala 389:67] + wire _T_2055 = _T_2053 | _T_2043[6]; // @[lsu_bus_buffer.scala 389:73] + wire _T_2057 = _T_2055 | _T_2043[7]; // @[lsu_bus_buffer.scala 389:79] + wire _T_2060 = _T_2043[1] | _T_2043[3]; // @[lsu_bus_buffer.scala 389:92] + wire _T_2062 = _T_2060 | _T_2043[5]; // @[lsu_bus_buffer.scala 389:98] + wire _T_2064 = _T_2062 | _T_2043[7]; // @[lsu_bus_buffer.scala 389:104] + wire [2:0] _T_2066 = {_T_2050,_T_2057,_T_2064}; // @[Cat.scala 29:58] + wire _T_3535 = ibuf_byp | io_ldst_dual_r; // @[lsu_bus_buffer.scala 443:77] + wire _T_3536 = ~ibuf_merge_en; // @[lsu_bus_buffer.scala 443:97] + wire _T_3537 = _T_3535 & _T_3536; // @[lsu_bus_buffer.scala 443:95] + wire _T_3538 = 2'h0 == WrPtr0_r; // @[lsu_bus_buffer.scala 443:117] + wire _T_3539 = _T_3537 & _T_3538; // @[lsu_bus_buffer.scala 443:112] + wire _T_3540 = ibuf_byp & io_ldst_dual_r; // @[lsu_bus_buffer.scala 443:144] + wire _T_3541 = 2'h0 == WrPtr1_r; // @[lsu_bus_buffer.scala 443:166] + wire _T_3542 = _T_3540 & _T_3541; // @[lsu_bus_buffer.scala 443:161] + wire _T_3543 = _T_3539 | _T_3542; // @[lsu_bus_buffer.scala 443:132] + wire _T_3544 = _T_853 & _T_3543; // @[lsu_bus_buffer.scala 443:63] + wire _T_3545 = 2'h0 == ibuf_tag; // @[lsu_bus_buffer.scala 443:206] + wire _T_3546 = ibuf_drain_vld & _T_3545; // @[lsu_bus_buffer.scala 443:201] + wire _T_3547 = _T_3544 | _T_3546; // @[lsu_bus_buffer.scala 443:183] + wire bus_rsp_write = io_lsu_axi_b_valid & io_lsu_axi_b_ready; // @[lsu_bus_buffer.scala 570:39] + wire _T_3636 = io_lsu_axi_b_bits_id == 3'h0; // @[lsu_bus_buffer.scala 473:73] + wire _T_3637 = bus_rsp_write & _T_3636; // @[lsu_bus_buffer.scala 473:52] + reg _T_4302; // @[Reg.scala 27:20] + reg _T_4300; // @[Reg.scala 27:20] + reg _T_4298; // @[Reg.scala 27:20] + reg _T_4296; // @[Reg.scala 27:20] + wire [3:0] buf_ldfwd = {_T_4302,_T_4300,_T_4298,_T_4296}; // @[Cat.scala 29:58] + wire _T_3641 = buf_ldfwd[0] & _T_1349; // @[lsu_bus_buffer.scala 475:27] + wire _T_3642 = _T_1349 | _T_3641; // @[lsu_bus_buffer.scala 474:77] + wire _T_3643 = buf_dual_0 & buf_dualhi_0; // @[lsu_bus_buffer.scala 476:26] + wire _T_3645 = ~buf_write[0]; // @[lsu_bus_buffer.scala 476:44] + wire _T_3646 = _T_3643 & _T_3645; // @[lsu_bus_buffer.scala 476:42] + wire _T_3647 = _T_3646 & buf_samedw_0; // @[lsu_bus_buffer.scala 476:58] reg [1:0] buf_dualtag_0; // @[Reg.scala 27:20] - wire [2:0] _GEN_373 = {{1'd0}, buf_dualtag_0}; // @[lsu_bus_buffer.scala 476:94] - wire _T_3640 = io_lsu_axi_r_bits_id == _GEN_373; // @[lsu_bus_buffer.scala 476:94] - wire _T_3641 = _T_3639 & _T_3640; // @[lsu_bus_buffer.scala 476:74] - wire _T_3642 = _T_3634 | _T_3641; // @[lsu_bus_buffer.scala 475:71] - wire _T_3643 = bus_rsp_read & _T_3642; // @[lsu_bus_buffer.scala 474:25] - wire _T_3644 = _T_3629 | _T_3643; // @[lsu_bus_buffer.scala 473:105] - wire _GEN_43 = _T_3585 & _T_3644; // @[Conditional.scala 39:67] - wire _GEN_62 = _T_3551 ? 1'h0 : _GEN_43; // @[Conditional.scala 39:67] - wire _GEN_74 = _T_3547 ? 1'h0 : _GEN_62; // @[Conditional.scala 39:67] - wire buf_resp_state_bus_en_0 = _T_3524 ? 1'h0 : _GEN_74; // @[Conditional.scala 40:58] - wire [3:0] _T_3679 = buf_ldfwd >> buf_dualtag_0; // @[lsu_bus_buffer.scala 489:21] - reg [1:0] buf_ldfwdtag_3; // @[Reg.scala 27:20] - reg [1:0] buf_ldfwdtag_2; // @[Reg.scala 27:20] - reg [1:0] buf_ldfwdtag_1; // @[Reg.scala 27:20] - wire [1:0] _GEN_23 = 2'h1 == buf_dualtag_0 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[lsu_bus_buffer.scala 489:58] - wire [1:0] _GEN_24 = 2'h2 == buf_dualtag_0 ? buf_ldfwdtag_2 : _GEN_23; // @[lsu_bus_buffer.scala 489:58] - wire [1:0] _GEN_25 = 2'h3 == buf_dualtag_0 ? buf_ldfwdtag_3 : _GEN_24; // @[lsu_bus_buffer.scala 489:58] - wire [2:0] _GEN_375 = {{1'd0}, _GEN_25}; // @[lsu_bus_buffer.scala 489:58] - wire _T_3681 = io_lsu_axi_r_bits_id == _GEN_375; // @[lsu_bus_buffer.scala 489:58] - wire _T_3682 = _T_3679[0] & _T_3681; // @[lsu_bus_buffer.scala 489:38] - wire _T_3683 = _T_3640 | _T_3682; // @[lsu_bus_buffer.scala 488:95] - wire _T_3684 = bus_rsp_read & _T_3683; // @[lsu_bus_buffer.scala 488:45] - wire _GEN_37 = _T_3669 & _T_3684; // @[Conditional.scala 39:67] - wire _GEN_44 = _T_3585 ? buf_resp_state_bus_en_0 : _GEN_37; // @[Conditional.scala 39:67] - wire _GEN_54 = _T_3551 ? buf_cmd_state_bus_en_0 : _GEN_44; // @[Conditional.scala 39:67] - wire _GEN_67 = _T_3547 ? 1'h0 : _GEN_54; // @[Conditional.scala 39:67] - wire buf_state_bus_en_0 = _T_3524 ? 1'h0 : _GEN_67; // @[Conditional.scala 40:58] - wire _T_3564 = buf_state_bus_en_0 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 461:49] - wire _T_3565 = _T_3564 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 461:70] - wire [1:0] RspPtr = _T_2059[1:0]; // @[lsu_bus_buffer.scala 396:10] - wire _T_3690 = RspPtr == 2'h0; // @[lsu_bus_buffer.scala 495:37] - wire _T_3691 = buf_dualtag_0 == RspPtr; // @[lsu_bus_buffer.scala 495:98] - wire _T_3692 = buf_dual_0 & _T_3691; // @[lsu_bus_buffer.scala 495:80] - wire _T_3693 = _T_3690 | _T_3692; // @[lsu_bus_buffer.scala 495:65] - wire _T_3694 = _T_3693 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 495:112] - wire _GEN_32 = _T_3687 ? _T_3694 : _T_3695; // @[Conditional.scala 39:67] - wire _GEN_38 = _T_3669 ? _T_3565 : _GEN_32; // @[Conditional.scala 39:67] - wire _GEN_45 = _T_3585 ? _T_3565 : _GEN_38; // @[Conditional.scala 39:67] - wire _GEN_55 = _T_3551 ? _T_3565 : _GEN_45; // @[Conditional.scala 39:67] - wire _GEN_65 = _T_3547 ? obuf_rdrsp_pend_en : _GEN_55; // @[Conditional.scala 39:67] - wire buf_state_en_0 = _T_3524 ? _T_3540 : _GEN_65; // @[Conditional.scala 40:58] - wire _T_2061 = _T_1785 & buf_state_en_0; // @[lsu_bus_buffer.scala 408:94] - wire _T_2067 = ibuf_drain_vld & io_lsu_busreq_r; // @[lsu_bus_buffer.scala 410:23] - wire _T_2069 = _T_2067 & _T_3528; // @[lsu_bus_buffer.scala 410:41] - wire _T_2071 = _T_2069 & _T_1788; // @[lsu_bus_buffer.scala 410:71] - wire _T_2073 = _T_2071 & _T_1786; // @[lsu_bus_buffer.scala 410:92] - wire _T_2074 = _T_4455 | _T_2073; // @[lsu_bus_buffer.scala 409:86] - wire _T_2075 = ibuf_byp & io_lsu_busreq_r; // @[lsu_bus_buffer.scala 411:17] - wire _T_2076 = _T_2075 & io_ldst_dual_r; // @[lsu_bus_buffer.scala 411:35] - wire _T_2078 = _T_2076 & _T_1789; // @[lsu_bus_buffer.scala 411:52] - wire _T_2080 = _T_2078 & _T_1788; // @[lsu_bus_buffer.scala 411:73] - wire _T_2081 = _T_2074 | _T_2080; // @[lsu_bus_buffer.scala 410:114] - wire _T_2082 = _T_2061 & _T_2081; // @[lsu_bus_buffer.scala 408:113] - wire _T_2084 = _T_2082 | buf_age_0[0]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2098 = _T_2071 & _T_1797; // @[lsu_bus_buffer.scala 410:92] - wire _T_2099 = _T_4460 | _T_2098; // @[lsu_bus_buffer.scala 409:86] - wire _T_2105 = _T_2078 & _T_1799; // @[lsu_bus_buffer.scala 411:73] - wire _T_2106 = _T_2099 | _T_2105; // @[lsu_bus_buffer.scala 410:114] - wire _T_2107 = _T_2061 & _T_2106; // @[lsu_bus_buffer.scala 408:113] - wire _T_2109 = _T_2107 | buf_age_0[1]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2123 = _T_2071 & _T_1808; // @[lsu_bus_buffer.scala 410:92] - wire _T_2124 = _T_4465 | _T_2123; // @[lsu_bus_buffer.scala 409:86] - wire _T_2130 = _T_2078 & _T_1810; // @[lsu_bus_buffer.scala 411:73] - wire _T_2131 = _T_2124 | _T_2130; // @[lsu_bus_buffer.scala 410:114] - wire _T_2132 = _T_2061 & _T_2131; // @[lsu_bus_buffer.scala 408:113] - wire _T_2134 = _T_2132 | buf_age_0[2]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2148 = _T_2071 & _T_1819; // @[lsu_bus_buffer.scala 410:92] - wire _T_2149 = _T_4470 | _T_2148; // @[lsu_bus_buffer.scala 409:86] - wire _T_2155 = _T_2078 & _T_1821; // @[lsu_bus_buffer.scala 411:73] - wire _T_2156 = _T_2149 | _T_2155; // @[lsu_bus_buffer.scala 410:114] - wire _T_2157 = _T_2061 & _T_2156; // @[lsu_bus_buffer.scala 408:113] - wire _T_2159 = _T_2157 | buf_age_0[3]; // @[lsu_bus_buffer.scala 411:97] - wire [2:0] _T_2161 = {_T_2159,_T_2134,_T_2109}; // @[Cat.scala 29:58] - wire _T_3721 = 2'h1 == WrPtr0_r; // @[lsu_bus_buffer.scala 446:117] - wire _T_3722 = _T_3530 & _T_3721; // @[lsu_bus_buffer.scala 446:112] - wire _T_3724 = 2'h1 == WrPtr1_r; // @[lsu_bus_buffer.scala 446:166] - wire _T_3725 = _T_3533 & _T_3724; // @[lsu_bus_buffer.scala 446:161] - wire _T_3726 = _T_3722 | _T_3725; // @[lsu_bus_buffer.scala 446:132] - wire _T_3727 = _T_853 & _T_3726; // @[lsu_bus_buffer.scala 446:63] - wire _T_3728 = 2'h1 == ibuf_tag; // @[lsu_bus_buffer.scala 446:206] - wire _T_3729 = ibuf_drain_vld & _T_3728; // @[lsu_bus_buffer.scala 446:201] - wire _T_3730 = _T_3727 | _T_3729; // @[lsu_bus_buffer.scala 446:183] - wire _T_3818 = io_lsu_axi_b_bits_id == 3'h1; // @[lsu_bus_buffer.scala 473:73] - wire _T_3819 = bus_rsp_write & _T_3818; // @[lsu_bus_buffer.scala 473:52] - wire _T_3820 = io_lsu_axi_r_bits_id == 3'h1; // @[lsu_bus_buffer.scala 474:46] - wire [2:0] _GEN_376 = {{1'd0}, buf_ldfwdtag_1}; // @[lsu_bus_buffer.scala 475:47] - wire _T_3822 = io_lsu_axi_r_bits_id == _GEN_376; // @[lsu_bus_buffer.scala 475:47] - wire _T_3823 = buf_ldfwd[1] & _T_3822; // @[lsu_bus_buffer.scala 475:27] - wire _T_3824 = _T_3820 | _T_3823; // @[lsu_bus_buffer.scala 474:77] - wire _T_3825 = buf_dual_1 & buf_dualhi_1; // @[lsu_bus_buffer.scala 476:26] - wire _T_3827 = ~buf_write[1]; // @[lsu_bus_buffer.scala 476:44] - wire _T_3828 = _T_3825 & _T_3827; // @[lsu_bus_buffer.scala 476:42] - wire _T_3829 = _T_3828 & buf_samedw_1; // @[lsu_bus_buffer.scala 476:58] + wire [2:0] _GEN_382 = {{1'd0}, buf_dualtag_0}; // @[lsu_bus_buffer.scala 476:94] + wire _T_3648 = io_lsu_axi_r_bits_id == _GEN_382; // @[lsu_bus_buffer.scala 476:94] + wire _T_3649 = _T_3647 & _T_3648; // @[lsu_bus_buffer.scala 476:74] + wire _T_3650 = _T_3642 | _T_3649; // @[lsu_bus_buffer.scala 475:71] + wire _T_3651 = bus_rsp_read & _T_3650; // @[lsu_bus_buffer.scala 474:25] + wire _T_3652 = _T_3637 | _T_3651; // @[lsu_bus_buffer.scala 473:105] + wire _GEN_52 = _T_3592 & _T_3652; // @[Conditional.scala 39:67] + wire _GEN_72 = _T_3558 ? 1'h0 : _GEN_52; // @[Conditional.scala 39:67] + wire _GEN_84 = _T_3554 ? 1'h0 : _GEN_72; // @[Conditional.scala 39:67] + wire buf_resp_state_bus_en_0 = _T_3531 ? 1'h0 : _GEN_84; // @[Conditional.scala 40:58] + wire [3:0] _T_3687 = buf_ldfwd >> buf_dualtag_0; // @[lsu_bus_buffer.scala 490:21] + wire _T_3690 = _T_3687[0] & _T_1349; // @[lsu_bus_buffer.scala 490:38] + wire _T_3691 = _T_3648 | _T_3690; // @[lsu_bus_buffer.scala 489:95] + wire _T_3692 = bus_rsp_read & _T_3691; // @[lsu_bus_buffer.scala 489:45] + wire _GEN_46 = _T_3677 & _T_3692; // @[Conditional.scala 39:67] + wire _GEN_53 = _T_3592 ? buf_resp_state_bus_en_0 : _GEN_46; // @[Conditional.scala 39:67] + wire _GEN_63 = _T_3558 ? 1'h0 : _GEN_53; // @[Conditional.scala 39:67] + wire _GEN_77 = _T_3554 ? 1'h0 : _GEN_63; // @[Conditional.scala 39:67] + wire buf_state_bus_en_0 = _T_3531 ? 1'h0 : _GEN_77; // @[Conditional.scala 40:58] + wire _T_3571 = buf_state_bus_en_0 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 460:49] + wire _T_3572 = _T_3571 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 460:70] + wire [1:0] RspPtr = _T_2066[1:0]; // @[lsu_bus_buffer.scala 397:10] + wire _T_3698 = RspPtr == 2'h0; // @[lsu_bus_buffer.scala 497:37] + wire _T_3699 = buf_dualtag_0 == RspPtr; // @[lsu_bus_buffer.scala 497:98] + wire _T_3700 = buf_dual_0 & _T_3699; // @[lsu_bus_buffer.scala 497:80] + wire _T_3701 = _T_3698 | _T_3700; // @[lsu_bus_buffer.scala 497:65] + wire _T_3702 = _T_3701 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 497:112] + wire _GEN_41 = _T_3695 ? _T_3702 : _T_3703; // @[Conditional.scala 39:67] + wire _GEN_47 = _T_3677 ? _T_3572 : _GEN_41; // @[Conditional.scala 39:67] + wire _GEN_54 = _T_3592 ? _T_3572 : _GEN_47; // @[Conditional.scala 39:67] + wire _GEN_64 = _T_3558 ? _T_3572 : _GEN_54; // @[Conditional.scala 39:67] + wire _GEN_74 = _T_3554 ? obuf_rdrsp_pend_en : _GEN_64; // @[Conditional.scala 39:67] + wire buf_state_en_0 = _T_3531 ? _T_3547 : _GEN_74; // @[Conditional.scala 40:58] + wire _T_2068 = _T_1792 & buf_state_en_0; // @[lsu_bus_buffer.scala 409:94] + wire _T_2074 = ibuf_drain_vld & io_lsu_busreq_r; // @[lsu_bus_buffer.scala 411:23] + wire _T_2076 = _T_2074 & _T_3535; // @[lsu_bus_buffer.scala 411:41] + wire _T_2078 = _T_2076 & _T_1795; // @[lsu_bus_buffer.scala 411:71] + wire _T_2080 = _T_2078 & _T_1793; // @[lsu_bus_buffer.scala 411:92] + wire _T_2081 = _T_4466 | _T_2080; // @[lsu_bus_buffer.scala 410:86] + wire _T_2082 = ibuf_byp & io_lsu_busreq_r; // @[lsu_bus_buffer.scala 412:17] + wire _T_2083 = _T_2082 & io_ldst_dual_r; // @[lsu_bus_buffer.scala 412:35] + wire _T_2085 = _T_2083 & _T_1796; // @[lsu_bus_buffer.scala 412:52] + wire _T_2087 = _T_2085 & _T_1795; // @[lsu_bus_buffer.scala 412:73] + wire _T_2088 = _T_2081 | _T_2087; // @[lsu_bus_buffer.scala 411:114] + wire _T_2089 = _T_2068 & _T_2088; // @[lsu_bus_buffer.scala 409:113] + wire _T_2091 = _T_2089 | buf_age_0[0]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2105 = _T_2078 & _T_1804; // @[lsu_bus_buffer.scala 411:92] + wire _T_2106 = _T_4471 | _T_2105; // @[lsu_bus_buffer.scala 410:86] + wire _T_2112 = _T_2085 & _T_1806; // @[lsu_bus_buffer.scala 412:73] + wire _T_2113 = _T_2106 | _T_2112; // @[lsu_bus_buffer.scala 411:114] + wire _T_2114 = _T_2068 & _T_2113; // @[lsu_bus_buffer.scala 409:113] + wire _T_2116 = _T_2114 | buf_age_0[1]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2130 = _T_2078 & _T_1815; // @[lsu_bus_buffer.scala 411:92] + wire _T_2131 = _T_4476 | _T_2130; // @[lsu_bus_buffer.scala 410:86] + wire _T_2137 = _T_2085 & _T_1817; // @[lsu_bus_buffer.scala 412:73] + wire _T_2138 = _T_2131 | _T_2137; // @[lsu_bus_buffer.scala 411:114] + wire _T_2139 = _T_2068 & _T_2138; // @[lsu_bus_buffer.scala 409:113] + wire _T_2141 = _T_2139 | buf_age_0[2]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2155 = _T_2078 & _T_1826; // @[lsu_bus_buffer.scala 411:92] + wire _T_2156 = _T_4481 | _T_2155; // @[lsu_bus_buffer.scala 410:86] + wire _T_2162 = _T_2085 & _T_1828; // @[lsu_bus_buffer.scala 412:73] + wire _T_2163 = _T_2156 | _T_2162; // @[lsu_bus_buffer.scala 411:114] + wire _T_2164 = _T_2068 & _T_2163; // @[lsu_bus_buffer.scala 409:113] + wire _T_2166 = _T_2164 | buf_age_0[3]; // @[lsu_bus_buffer.scala 412:97] + wire [2:0] _T_2168 = {_T_2166,_T_2141,_T_2116}; // @[Cat.scala 29:58] + wire _T_3729 = 2'h1 == WrPtr0_r; // @[lsu_bus_buffer.scala 443:117] + wire _T_3730 = _T_3537 & _T_3729; // @[lsu_bus_buffer.scala 443:112] + wire _T_3732 = 2'h1 == WrPtr1_r; // @[lsu_bus_buffer.scala 443:166] + wire _T_3733 = _T_3540 & _T_3732; // @[lsu_bus_buffer.scala 443:161] + wire _T_3734 = _T_3730 | _T_3733; // @[lsu_bus_buffer.scala 443:132] + wire _T_3735 = _T_853 & _T_3734; // @[lsu_bus_buffer.scala 443:63] + wire _T_3736 = 2'h1 == ibuf_tag; // @[lsu_bus_buffer.scala 443:206] + wire _T_3737 = ibuf_drain_vld & _T_3736; // @[lsu_bus_buffer.scala 443:201] + wire _T_3738 = _T_3735 | _T_3737; // @[lsu_bus_buffer.scala 443:183] + wire _T_3827 = io_lsu_axi_b_bits_id == 3'h1; // @[lsu_bus_buffer.scala 473:73] + wire _T_3828 = bus_rsp_write & _T_3827; // @[lsu_bus_buffer.scala 473:52] + wire _T_3829 = io_lsu_axi_r_bits_id == 3'h1; // @[lsu_bus_buffer.scala 474:46] + wire _T_3832 = buf_ldfwd[1] & _T_1349; // @[lsu_bus_buffer.scala 475:27] + wire _T_3833 = _T_3829 | _T_3832; // @[lsu_bus_buffer.scala 474:77] + wire _T_3834 = buf_dual_1 & buf_dualhi_1; // @[lsu_bus_buffer.scala 476:26] + wire _T_3836 = ~buf_write[1]; // @[lsu_bus_buffer.scala 476:44] + wire _T_3837 = _T_3834 & _T_3836; // @[lsu_bus_buffer.scala 476:42] + wire _T_3838 = _T_3837 & buf_samedw_1; // @[lsu_bus_buffer.scala 476:58] reg [1:0] buf_dualtag_1; // @[Reg.scala 27:20] - wire [2:0] _GEN_377 = {{1'd0}, buf_dualtag_1}; // @[lsu_bus_buffer.scala 476:94] - wire _T_3830 = io_lsu_axi_r_bits_id == _GEN_377; // @[lsu_bus_buffer.scala 476:94] - wire _T_3831 = _T_3829 & _T_3830; // @[lsu_bus_buffer.scala 476:74] - wire _T_3832 = _T_3824 | _T_3831; // @[lsu_bus_buffer.scala 475:71] - wire _T_3833 = bus_rsp_read & _T_3832; // @[lsu_bus_buffer.scala 474:25] - wire _T_3834 = _T_3819 | _T_3833; // @[lsu_bus_buffer.scala 473:105] - wire _GEN_120 = _T_3775 & _T_3834; // @[Conditional.scala 39:67] - wire _GEN_139 = _T_3741 ? 1'h0 : _GEN_120; // @[Conditional.scala 39:67] - wire _GEN_151 = _T_3737 ? 1'h0 : _GEN_139; // @[Conditional.scala 39:67] - wire buf_resp_state_bus_en_1 = _T_3714 ? 1'h0 : _GEN_151; // @[Conditional.scala 40:58] - wire [3:0] _T_3869 = buf_ldfwd >> buf_dualtag_1; // @[lsu_bus_buffer.scala 489:21] - wire [1:0] _GEN_100 = 2'h1 == buf_dualtag_1 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[lsu_bus_buffer.scala 489:58] - wire [1:0] _GEN_101 = 2'h2 == buf_dualtag_1 ? buf_ldfwdtag_2 : _GEN_100; // @[lsu_bus_buffer.scala 489:58] - wire [1:0] _GEN_102 = 2'h3 == buf_dualtag_1 ? buf_ldfwdtag_3 : _GEN_101; // @[lsu_bus_buffer.scala 489:58] - wire [2:0] _GEN_379 = {{1'd0}, _GEN_102}; // @[lsu_bus_buffer.scala 489:58] - wire _T_3871 = io_lsu_axi_r_bits_id == _GEN_379; // @[lsu_bus_buffer.scala 489:58] - wire _T_3872 = _T_3869[0] & _T_3871; // @[lsu_bus_buffer.scala 489:38] - wire _T_3873 = _T_3830 | _T_3872; // @[lsu_bus_buffer.scala 488:95] - wire _T_3874 = bus_rsp_read & _T_3873; // @[lsu_bus_buffer.scala 488:45] - wire _GEN_114 = _T_3859 & _T_3874; // @[Conditional.scala 39:67] - wire _GEN_121 = _T_3775 ? buf_resp_state_bus_en_1 : _GEN_114; // @[Conditional.scala 39:67] - wire _GEN_131 = _T_3741 ? buf_cmd_state_bus_en_1 : _GEN_121; // @[Conditional.scala 39:67] - wire _GEN_144 = _T_3737 ? 1'h0 : _GEN_131; // @[Conditional.scala 39:67] - wire buf_state_bus_en_1 = _T_3714 ? 1'h0 : _GEN_144; // @[Conditional.scala 40:58] - wire _T_3754 = buf_state_bus_en_1 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 461:49] - wire _T_3755 = _T_3754 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 461:70] - wire _T_3880 = RspPtr == 2'h1; // @[lsu_bus_buffer.scala 495:37] - wire _T_3881 = buf_dualtag_1 == RspPtr; // @[lsu_bus_buffer.scala 495:98] - wire _T_3882 = buf_dual_1 & _T_3881; // @[lsu_bus_buffer.scala 495:80] - wire _T_3883 = _T_3880 | _T_3882; // @[lsu_bus_buffer.scala 495:65] - wire _T_3884 = _T_3883 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 495:112] - wire _GEN_109 = _T_3877 ? _T_3884 : _T_3885; // @[Conditional.scala 39:67] - wire _GEN_115 = _T_3859 ? _T_3755 : _GEN_109; // @[Conditional.scala 39:67] - wire _GEN_122 = _T_3775 ? _T_3755 : _GEN_115; // @[Conditional.scala 39:67] - wire _GEN_132 = _T_3741 ? _T_3755 : _GEN_122; // @[Conditional.scala 39:67] - wire _GEN_142 = _T_3737 ? obuf_rdrsp_pend_en : _GEN_132; // @[Conditional.scala 39:67] - wire buf_state_en_1 = _T_3714 ? _T_3730 : _GEN_142; // @[Conditional.scala 40:58] - wire _T_2163 = _T_1796 & buf_state_en_1; // @[lsu_bus_buffer.scala 408:94] - wire _T_2173 = _T_2069 & _T_1799; // @[lsu_bus_buffer.scala 410:71] - wire _T_2175 = _T_2173 & _T_1786; // @[lsu_bus_buffer.scala 410:92] - wire _T_2176 = _T_4455 | _T_2175; // @[lsu_bus_buffer.scala 409:86] - wire _T_2180 = _T_2076 & _T_1800; // @[lsu_bus_buffer.scala 411:52] - wire _T_2182 = _T_2180 & _T_1788; // @[lsu_bus_buffer.scala 411:73] - wire _T_2183 = _T_2176 | _T_2182; // @[lsu_bus_buffer.scala 410:114] - wire _T_2184 = _T_2163 & _T_2183; // @[lsu_bus_buffer.scala 408:113] - wire _T_2186 = _T_2184 | buf_age_1[0]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2200 = _T_2173 & _T_1797; // @[lsu_bus_buffer.scala 410:92] - wire _T_2201 = _T_4460 | _T_2200; // @[lsu_bus_buffer.scala 409:86] - wire _T_2207 = _T_2180 & _T_1799; // @[lsu_bus_buffer.scala 411:73] - wire _T_2208 = _T_2201 | _T_2207; // @[lsu_bus_buffer.scala 410:114] - wire _T_2209 = _T_2163 & _T_2208; // @[lsu_bus_buffer.scala 408:113] - wire _T_2211 = _T_2209 | buf_age_1[1]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2225 = _T_2173 & _T_1808; // @[lsu_bus_buffer.scala 410:92] - wire _T_2226 = _T_4465 | _T_2225; // @[lsu_bus_buffer.scala 409:86] - wire _T_2232 = _T_2180 & _T_1810; // @[lsu_bus_buffer.scala 411:73] - wire _T_2233 = _T_2226 | _T_2232; // @[lsu_bus_buffer.scala 410:114] - wire _T_2234 = _T_2163 & _T_2233; // @[lsu_bus_buffer.scala 408:113] - wire _T_2236 = _T_2234 | buf_age_1[2]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2250 = _T_2173 & _T_1819; // @[lsu_bus_buffer.scala 410:92] - wire _T_2251 = _T_4470 | _T_2250; // @[lsu_bus_buffer.scala 409:86] - wire _T_2257 = _T_2180 & _T_1821; // @[lsu_bus_buffer.scala 411:73] - wire _T_2258 = _T_2251 | _T_2257; // @[lsu_bus_buffer.scala 410:114] - wire _T_2259 = _T_2163 & _T_2258; // @[lsu_bus_buffer.scala 408:113] - wire _T_2261 = _T_2259 | buf_age_1[3]; // @[lsu_bus_buffer.scala 411:97] - wire [2:0] _T_2263 = {_T_2261,_T_2236,_T_2211}; // @[Cat.scala 29:58] - wire _T_3911 = 2'h2 == WrPtr0_r; // @[lsu_bus_buffer.scala 446:117] - wire _T_3912 = _T_3530 & _T_3911; // @[lsu_bus_buffer.scala 446:112] - wire _T_3914 = 2'h2 == WrPtr1_r; // @[lsu_bus_buffer.scala 446:166] - wire _T_3915 = _T_3533 & _T_3914; // @[lsu_bus_buffer.scala 446:161] - wire _T_3916 = _T_3912 | _T_3915; // @[lsu_bus_buffer.scala 446:132] - wire _T_3917 = _T_853 & _T_3916; // @[lsu_bus_buffer.scala 446:63] - wire _T_3918 = 2'h2 == ibuf_tag; // @[lsu_bus_buffer.scala 446:206] - wire _T_3919 = ibuf_drain_vld & _T_3918; // @[lsu_bus_buffer.scala 446:201] - wire _T_3920 = _T_3917 | _T_3919; // @[lsu_bus_buffer.scala 446:183] - wire _T_4008 = io_lsu_axi_b_bits_id == 3'h2; // @[lsu_bus_buffer.scala 473:73] - wire _T_4009 = bus_rsp_write & _T_4008; // @[lsu_bus_buffer.scala 473:52] - wire _T_4010 = io_lsu_axi_r_bits_id == 3'h2; // @[lsu_bus_buffer.scala 474:46] - wire [2:0] _GEN_380 = {{1'd0}, buf_ldfwdtag_2}; // @[lsu_bus_buffer.scala 475:47] - wire _T_4012 = io_lsu_axi_r_bits_id == _GEN_380; // @[lsu_bus_buffer.scala 475:47] - wire _T_4013 = buf_ldfwd[2] & _T_4012; // @[lsu_bus_buffer.scala 475:27] - wire _T_4014 = _T_4010 | _T_4013; // @[lsu_bus_buffer.scala 474:77] - wire _T_4015 = buf_dual_2 & buf_dualhi_2; // @[lsu_bus_buffer.scala 476:26] - wire _T_4017 = ~buf_write[2]; // @[lsu_bus_buffer.scala 476:44] - wire _T_4018 = _T_4015 & _T_4017; // @[lsu_bus_buffer.scala 476:42] - wire _T_4019 = _T_4018 & buf_samedw_2; // @[lsu_bus_buffer.scala 476:58] + wire [2:0] _GEN_384 = {{1'd0}, buf_dualtag_1}; // @[lsu_bus_buffer.scala 476:94] + wire _T_3839 = io_lsu_axi_r_bits_id == _GEN_384; // @[lsu_bus_buffer.scala 476:94] + wire _T_3840 = _T_3838 & _T_3839; // @[lsu_bus_buffer.scala 476:74] + wire _T_3841 = _T_3833 | _T_3840; // @[lsu_bus_buffer.scala 475:71] + wire _T_3842 = bus_rsp_read & _T_3841; // @[lsu_bus_buffer.scala 474:25] + wire _T_3843 = _T_3828 | _T_3842; // @[lsu_bus_buffer.scala 473:105] + wire _GEN_128 = _T_3783 & _T_3843; // @[Conditional.scala 39:67] + wire _GEN_148 = _T_3749 ? 1'h0 : _GEN_128; // @[Conditional.scala 39:67] + wire _GEN_160 = _T_3745 ? 1'h0 : _GEN_148; // @[Conditional.scala 39:67] + wire buf_resp_state_bus_en_1 = _T_3722 ? 1'h0 : _GEN_160; // @[Conditional.scala 40:58] + wire [3:0] _T_3878 = buf_ldfwd >> buf_dualtag_1; // @[lsu_bus_buffer.scala 490:21] + wire _T_3881 = _T_3878[0] & _T_1349; // @[lsu_bus_buffer.scala 490:38] + wire _T_3882 = _T_3839 | _T_3881; // @[lsu_bus_buffer.scala 489:95] + wire _T_3883 = bus_rsp_read & _T_3882; // @[lsu_bus_buffer.scala 489:45] + wire _GEN_122 = _T_3868 & _T_3883; // @[Conditional.scala 39:67] + wire _GEN_129 = _T_3783 ? buf_resp_state_bus_en_1 : _GEN_122; // @[Conditional.scala 39:67] + wire _GEN_139 = _T_3749 ? 1'h0 : _GEN_129; // @[Conditional.scala 39:67] + wire _GEN_153 = _T_3745 ? 1'h0 : _GEN_139; // @[Conditional.scala 39:67] + wire buf_state_bus_en_1 = _T_3722 ? 1'h0 : _GEN_153; // @[Conditional.scala 40:58] + wire _T_3762 = buf_state_bus_en_1 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 460:49] + wire _T_3763 = _T_3762 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 460:70] + wire _T_3889 = RspPtr == 2'h1; // @[lsu_bus_buffer.scala 497:37] + wire _T_3890 = buf_dualtag_1 == RspPtr; // @[lsu_bus_buffer.scala 497:98] + wire _T_3891 = buf_dual_1 & _T_3890; // @[lsu_bus_buffer.scala 497:80] + wire _T_3892 = _T_3889 | _T_3891; // @[lsu_bus_buffer.scala 497:65] + wire _T_3893 = _T_3892 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 497:112] + wire _GEN_117 = _T_3886 ? _T_3893 : _T_3894; // @[Conditional.scala 39:67] + wire _GEN_123 = _T_3868 ? _T_3763 : _GEN_117; // @[Conditional.scala 39:67] + wire _GEN_130 = _T_3783 ? _T_3763 : _GEN_123; // @[Conditional.scala 39:67] + wire _GEN_140 = _T_3749 ? _T_3763 : _GEN_130; // @[Conditional.scala 39:67] + wire _GEN_150 = _T_3745 ? obuf_rdrsp_pend_en : _GEN_140; // @[Conditional.scala 39:67] + wire buf_state_en_1 = _T_3722 ? _T_3738 : _GEN_150; // @[Conditional.scala 40:58] + wire _T_2170 = _T_1803 & buf_state_en_1; // @[lsu_bus_buffer.scala 409:94] + wire _T_2180 = _T_2076 & _T_1806; // @[lsu_bus_buffer.scala 411:71] + wire _T_2182 = _T_2180 & _T_1793; // @[lsu_bus_buffer.scala 411:92] + wire _T_2183 = _T_4466 | _T_2182; // @[lsu_bus_buffer.scala 410:86] + wire _T_2187 = _T_2083 & _T_1807; // @[lsu_bus_buffer.scala 412:52] + wire _T_2189 = _T_2187 & _T_1795; // @[lsu_bus_buffer.scala 412:73] + wire _T_2190 = _T_2183 | _T_2189; // @[lsu_bus_buffer.scala 411:114] + wire _T_2191 = _T_2170 & _T_2190; // @[lsu_bus_buffer.scala 409:113] + wire _T_2193 = _T_2191 | buf_age_1[0]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2207 = _T_2180 & _T_1804; // @[lsu_bus_buffer.scala 411:92] + wire _T_2208 = _T_4471 | _T_2207; // @[lsu_bus_buffer.scala 410:86] + wire _T_2214 = _T_2187 & _T_1806; // @[lsu_bus_buffer.scala 412:73] + wire _T_2215 = _T_2208 | _T_2214; // @[lsu_bus_buffer.scala 411:114] + wire _T_2216 = _T_2170 & _T_2215; // @[lsu_bus_buffer.scala 409:113] + wire _T_2218 = _T_2216 | buf_age_1[1]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2232 = _T_2180 & _T_1815; // @[lsu_bus_buffer.scala 411:92] + wire _T_2233 = _T_4476 | _T_2232; // @[lsu_bus_buffer.scala 410:86] + wire _T_2239 = _T_2187 & _T_1817; // @[lsu_bus_buffer.scala 412:73] + wire _T_2240 = _T_2233 | _T_2239; // @[lsu_bus_buffer.scala 411:114] + wire _T_2241 = _T_2170 & _T_2240; // @[lsu_bus_buffer.scala 409:113] + wire _T_2243 = _T_2241 | buf_age_1[2]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2257 = _T_2180 & _T_1826; // @[lsu_bus_buffer.scala 411:92] + wire _T_2258 = _T_4481 | _T_2257; // @[lsu_bus_buffer.scala 410:86] + wire _T_2264 = _T_2187 & _T_1828; // @[lsu_bus_buffer.scala 412:73] + wire _T_2265 = _T_2258 | _T_2264; // @[lsu_bus_buffer.scala 411:114] + wire _T_2266 = _T_2170 & _T_2265; // @[lsu_bus_buffer.scala 409:113] + wire _T_2268 = _T_2266 | buf_age_1[3]; // @[lsu_bus_buffer.scala 412:97] + wire [2:0] _T_2270 = {_T_2268,_T_2243,_T_2218}; // @[Cat.scala 29:58] + wire _T_3920 = 2'h2 == WrPtr0_r; // @[lsu_bus_buffer.scala 443:117] + wire _T_3921 = _T_3537 & _T_3920; // @[lsu_bus_buffer.scala 443:112] + wire _T_3923 = 2'h2 == WrPtr1_r; // @[lsu_bus_buffer.scala 443:166] + wire _T_3924 = _T_3540 & _T_3923; // @[lsu_bus_buffer.scala 443:161] + wire _T_3925 = _T_3921 | _T_3924; // @[lsu_bus_buffer.scala 443:132] + wire _T_3926 = _T_853 & _T_3925; // @[lsu_bus_buffer.scala 443:63] + wire _T_3927 = 2'h2 == ibuf_tag; // @[lsu_bus_buffer.scala 443:206] + wire _T_3928 = ibuf_drain_vld & _T_3927; // @[lsu_bus_buffer.scala 443:201] + wire _T_3929 = _T_3926 | _T_3928; // @[lsu_bus_buffer.scala 443:183] + wire _T_4018 = io_lsu_axi_b_bits_id == 3'h2; // @[lsu_bus_buffer.scala 473:73] + wire _T_4019 = bus_rsp_write & _T_4018; // @[lsu_bus_buffer.scala 473:52] + wire _T_4020 = io_lsu_axi_r_bits_id == 3'h2; // @[lsu_bus_buffer.scala 474:46] + wire _T_4023 = buf_ldfwd[2] & _T_1349; // @[lsu_bus_buffer.scala 475:27] + wire _T_4024 = _T_4020 | _T_4023; // @[lsu_bus_buffer.scala 474:77] + wire _T_4025 = buf_dual_2 & buf_dualhi_2; // @[lsu_bus_buffer.scala 476:26] + wire _T_4027 = ~buf_write[2]; // @[lsu_bus_buffer.scala 476:44] + wire _T_4028 = _T_4025 & _T_4027; // @[lsu_bus_buffer.scala 476:42] + wire _T_4029 = _T_4028 & buf_samedw_2; // @[lsu_bus_buffer.scala 476:58] reg [1:0] buf_dualtag_2; // @[Reg.scala 27:20] - wire [2:0] _GEN_381 = {{1'd0}, buf_dualtag_2}; // @[lsu_bus_buffer.scala 476:94] - wire _T_4020 = io_lsu_axi_r_bits_id == _GEN_381; // @[lsu_bus_buffer.scala 476:94] - wire _T_4021 = _T_4019 & _T_4020; // @[lsu_bus_buffer.scala 476:74] - wire _T_4022 = _T_4014 | _T_4021; // @[lsu_bus_buffer.scala 475:71] - wire _T_4023 = bus_rsp_read & _T_4022; // @[lsu_bus_buffer.scala 474:25] - wire _T_4024 = _T_4009 | _T_4023; // @[lsu_bus_buffer.scala 473:105] - wire _GEN_197 = _T_3965 & _T_4024; // @[Conditional.scala 39:67] - wire _GEN_216 = _T_3931 ? 1'h0 : _GEN_197; // @[Conditional.scala 39:67] - wire _GEN_228 = _T_3927 ? 1'h0 : _GEN_216; // @[Conditional.scala 39:67] - wire buf_resp_state_bus_en_2 = _T_3904 ? 1'h0 : _GEN_228; // @[Conditional.scala 40:58] - wire [3:0] _T_4059 = buf_ldfwd >> buf_dualtag_2; // @[lsu_bus_buffer.scala 489:21] - wire [1:0] _GEN_177 = 2'h1 == buf_dualtag_2 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[lsu_bus_buffer.scala 489:58] - wire [1:0] _GEN_178 = 2'h2 == buf_dualtag_2 ? buf_ldfwdtag_2 : _GEN_177; // @[lsu_bus_buffer.scala 489:58] - wire [1:0] _GEN_179 = 2'h3 == buf_dualtag_2 ? buf_ldfwdtag_3 : _GEN_178; // @[lsu_bus_buffer.scala 489:58] - wire [2:0] _GEN_383 = {{1'd0}, _GEN_179}; // @[lsu_bus_buffer.scala 489:58] - wire _T_4061 = io_lsu_axi_r_bits_id == _GEN_383; // @[lsu_bus_buffer.scala 489:58] - wire _T_4062 = _T_4059[0] & _T_4061; // @[lsu_bus_buffer.scala 489:38] - wire _T_4063 = _T_4020 | _T_4062; // @[lsu_bus_buffer.scala 488:95] - wire _T_4064 = bus_rsp_read & _T_4063; // @[lsu_bus_buffer.scala 488:45] - wire _GEN_191 = _T_4049 & _T_4064; // @[Conditional.scala 39:67] - wire _GEN_198 = _T_3965 ? buf_resp_state_bus_en_2 : _GEN_191; // @[Conditional.scala 39:67] - wire _GEN_208 = _T_3931 ? buf_cmd_state_bus_en_2 : _GEN_198; // @[Conditional.scala 39:67] - wire _GEN_221 = _T_3927 ? 1'h0 : _GEN_208; // @[Conditional.scala 39:67] - wire buf_state_bus_en_2 = _T_3904 ? 1'h0 : _GEN_221; // @[Conditional.scala 40:58] - wire _T_3944 = buf_state_bus_en_2 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 461:49] - wire _T_3945 = _T_3944 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 461:70] - wire _T_4070 = RspPtr == 2'h2; // @[lsu_bus_buffer.scala 495:37] - wire _T_4071 = buf_dualtag_2 == RspPtr; // @[lsu_bus_buffer.scala 495:98] - wire _T_4072 = buf_dual_2 & _T_4071; // @[lsu_bus_buffer.scala 495:80] - wire _T_4073 = _T_4070 | _T_4072; // @[lsu_bus_buffer.scala 495:65] - wire _T_4074 = _T_4073 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 495:112] - wire _GEN_186 = _T_4067 ? _T_4074 : _T_4075; // @[Conditional.scala 39:67] - wire _GEN_192 = _T_4049 ? _T_3945 : _GEN_186; // @[Conditional.scala 39:67] - wire _GEN_199 = _T_3965 ? _T_3945 : _GEN_192; // @[Conditional.scala 39:67] - wire _GEN_209 = _T_3931 ? _T_3945 : _GEN_199; // @[Conditional.scala 39:67] - wire _GEN_219 = _T_3927 ? obuf_rdrsp_pend_en : _GEN_209; // @[Conditional.scala 39:67] - wire buf_state_en_2 = _T_3904 ? _T_3920 : _GEN_219; // @[Conditional.scala 40:58] - wire _T_2265 = _T_1807 & buf_state_en_2; // @[lsu_bus_buffer.scala 408:94] - wire _T_2275 = _T_2069 & _T_1810; // @[lsu_bus_buffer.scala 410:71] - wire _T_2277 = _T_2275 & _T_1786; // @[lsu_bus_buffer.scala 410:92] - wire _T_2278 = _T_4455 | _T_2277; // @[lsu_bus_buffer.scala 409:86] - wire _T_2282 = _T_2076 & _T_1811; // @[lsu_bus_buffer.scala 411:52] - wire _T_2284 = _T_2282 & _T_1788; // @[lsu_bus_buffer.scala 411:73] - wire _T_2285 = _T_2278 | _T_2284; // @[lsu_bus_buffer.scala 410:114] - wire _T_2286 = _T_2265 & _T_2285; // @[lsu_bus_buffer.scala 408:113] - wire _T_2288 = _T_2286 | buf_age_2[0]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2302 = _T_2275 & _T_1797; // @[lsu_bus_buffer.scala 410:92] - wire _T_2303 = _T_4460 | _T_2302; // @[lsu_bus_buffer.scala 409:86] - wire _T_2309 = _T_2282 & _T_1799; // @[lsu_bus_buffer.scala 411:73] - wire _T_2310 = _T_2303 | _T_2309; // @[lsu_bus_buffer.scala 410:114] - wire _T_2311 = _T_2265 & _T_2310; // @[lsu_bus_buffer.scala 408:113] - wire _T_2313 = _T_2311 | buf_age_2[1]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2327 = _T_2275 & _T_1808; // @[lsu_bus_buffer.scala 410:92] - wire _T_2328 = _T_4465 | _T_2327; // @[lsu_bus_buffer.scala 409:86] - wire _T_2334 = _T_2282 & _T_1810; // @[lsu_bus_buffer.scala 411:73] - wire _T_2335 = _T_2328 | _T_2334; // @[lsu_bus_buffer.scala 410:114] - wire _T_2336 = _T_2265 & _T_2335; // @[lsu_bus_buffer.scala 408:113] - wire _T_2338 = _T_2336 | buf_age_2[2]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2352 = _T_2275 & _T_1819; // @[lsu_bus_buffer.scala 410:92] - wire _T_2353 = _T_4470 | _T_2352; // @[lsu_bus_buffer.scala 409:86] - wire _T_2359 = _T_2282 & _T_1821; // @[lsu_bus_buffer.scala 411:73] - wire _T_2360 = _T_2353 | _T_2359; // @[lsu_bus_buffer.scala 410:114] - wire _T_2361 = _T_2265 & _T_2360; // @[lsu_bus_buffer.scala 408:113] - wire _T_2363 = _T_2361 | buf_age_2[3]; // @[lsu_bus_buffer.scala 411:97] - wire [2:0] _T_2365 = {_T_2363,_T_2338,_T_2313}; // @[Cat.scala 29:58] - wire _T_4101 = 2'h3 == WrPtr0_r; // @[lsu_bus_buffer.scala 446:117] - wire _T_4102 = _T_3530 & _T_4101; // @[lsu_bus_buffer.scala 446:112] - wire _T_4104 = 2'h3 == WrPtr1_r; // @[lsu_bus_buffer.scala 446:166] - wire _T_4105 = _T_3533 & _T_4104; // @[lsu_bus_buffer.scala 446:161] - wire _T_4106 = _T_4102 | _T_4105; // @[lsu_bus_buffer.scala 446:132] - wire _T_4107 = _T_853 & _T_4106; // @[lsu_bus_buffer.scala 446:63] - wire _T_4108 = 2'h3 == ibuf_tag; // @[lsu_bus_buffer.scala 446:206] - wire _T_4109 = ibuf_drain_vld & _T_4108; // @[lsu_bus_buffer.scala 446:201] - wire _T_4110 = _T_4107 | _T_4109; // @[lsu_bus_buffer.scala 446:183] - wire _T_4198 = io_lsu_axi_b_bits_id == 3'h3; // @[lsu_bus_buffer.scala 473:73] - wire _T_4199 = bus_rsp_write & _T_4198; // @[lsu_bus_buffer.scala 473:52] - wire _T_4200 = io_lsu_axi_r_bits_id == 3'h3; // @[lsu_bus_buffer.scala 474:46] - wire [2:0] _GEN_384 = {{1'd0}, buf_ldfwdtag_3}; // @[lsu_bus_buffer.scala 475:47] - wire _T_4202 = io_lsu_axi_r_bits_id == _GEN_384; // @[lsu_bus_buffer.scala 475:47] - wire _T_4203 = buf_ldfwd[3] & _T_4202; // @[lsu_bus_buffer.scala 475:27] - wire _T_4204 = _T_4200 | _T_4203; // @[lsu_bus_buffer.scala 474:77] - wire _T_4205 = buf_dual_3 & buf_dualhi_3; // @[lsu_bus_buffer.scala 476:26] - wire _T_4207 = ~buf_write[3]; // @[lsu_bus_buffer.scala 476:44] - wire _T_4208 = _T_4205 & _T_4207; // @[lsu_bus_buffer.scala 476:42] - wire _T_4209 = _T_4208 & buf_samedw_3; // @[lsu_bus_buffer.scala 476:58] + wire [2:0] _GEN_386 = {{1'd0}, buf_dualtag_2}; // @[lsu_bus_buffer.scala 476:94] + wire _T_4030 = io_lsu_axi_r_bits_id == _GEN_386; // @[lsu_bus_buffer.scala 476:94] + wire _T_4031 = _T_4029 & _T_4030; // @[lsu_bus_buffer.scala 476:74] + wire _T_4032 = _T_4024 | _T_4031; // @[lsu_bus_buffer.scala 475:71] + wire _T_4033 = bus_rsp_read & _T_4032; // @[lsu_bus_buffer.scala 474:25] + wire _T_4034 = _T_4019 | _T_4033; // @[lsu_bus_buffer.scala 473:105] + wire _GEN_204 = _T_3974 & _T_4034; // @[Conditional.scala 39:67] + wire _GEN_224 = _T_3940 ? 1'h0 : _GEN_204; // @[Conditional.scala 39:67] + wire _GEN_236 = _T_3936 ? 1'h0 : _GEN_224; // @[Conditional.scala 39:67] + wire buf_resp_state_bus_en_2 = _T_3913 ? 1'h0 : _GEN_236; // @[Conditional.scala 40:58] + wire [3:0] _T_4069 = buf_ldfwd >> buf_dualtag_2; // @[lsu_bus_buffer.scala 490:21] + wire _T_4072 = _T_4069[0] & _T_1349; // @[lsu_bus_buffer.scala 490:38] + wire _T_4073 = _T_4030 | _T_4072; // @[lsu_bus_buffer.scala 489:95] + wire _T_4074 = bus_rsp_read & _T_4073; // @[lsu_bus_buffer.scala 489:45] + wire _GEN_198 = _T_4059 & _T_4074; // @[Conditional.scala 39:67] + wire _GEN_205 = _T_3974 ? buf_resp_state_bus_en_2 : _GEN_198; // @[Conditional.scala 39:67] + wire _GEN_215 = _T_3940 ? 1'h0 : _GEN_205; // @[Conditional.scala 39:67] + wire _GEN_229 = _T_3936 ? 1'h0 : _GEN_215; // @[Conditional.scala 39:67] + wire buf_state_bus_en_2 = _T_3913 ? 1'h0 : _GEN_229; // @[Conditional.scala 40:58] + wire _T_3953 = buf_state_bus_en_2 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 460:49] + wire _T_3954 = _T_3953 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 460:70] + wire _T_4080 = RspPtr == 2'h2; // @[lsu_bus_buffer.scala 497:37] + wire _T_4081 = buf_dualtag_2 == RspPtr; // @[lsu_bus_buffer.scala 497:98] + wire _T_4082 = buf_dual_2 & _T_4081; // @[lsu_bus_buffer.scala 497:80] + wire _T_4083 = _T_4080 | _T_4082; // @[lsu_bus_buffer.scala 497:65] + wire _T_4084 = _T_4083 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 497:112] + wire _GEN_193 = _T_4077 ? _T_4084 : _T_4085; // @[Conditional.scala 39:67] + wire _GEN_199 = _T_4059 ? _T_3954 : _GEN_193; // @[Conditional.scala 39:67] + wire _GEN_206 = _T_3974 ? _T_3954 : _GEN_199; // @[Conditional.scala 39:67] + wire _GEN_216 = _T_3940 ? _T_3954 : _GEN_206; // @[Conditional.scala 39:67] + wire _GEN_226 = _T_3936 ? obuf_rdrsp_pend_en : _GEN_216; // @[Conditional.scala 39:67] + wire buf_state_en_2 = _T_3913 ? _T_3929 : _GEN_226; // @[Conditional.scala 40:58] + wire _T_2272 = _T_1814 & buf_state_en_2; // @[lsu_bus_buffer.scala 409:94] + wire _T_2282 = _T_2076 & _T_1817; // @[lsu_bus_buffer.scala 411:71] + wire _T_2284 = _T_2282 & _T_1793; // @[lsu_bus_buffer.scala 411:92] + wire _T_2285 = _T_4466 | _T_2284; // @[lsu_bus_buffer.scala 410:86] + wire _T_2289 = _T_2083 & _T_1818; // @[lsu_bus_buffer.scala 412:52] + wire _T_2291 = _T_2289 & _T_1795; // @[lsu_bus_buffer.scala 412:73] + wire _T_2292 = _T_2285 | _T_2291; // @[lsu_bus_buffer.scala 411:114] + wire _T_2293 = _T_2272 & _T_2292; // @[lsu_bus_buffer.scala 409:113] + wire _T_2295 = _T_2293 | buf_age_2[0]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2309 = _T_2282 & _T_1804; // @[lsu_bus_buffer.scala 411:92] + wire _T_2310 = _T_4471 | _T_2309; // @[lsu_bus_buffer.scala 410:86] + wire _T_2316 = _T_2289 & _T_1806; // @[lsu_bus_buffer.scala 412:73] + wire _T_2317 = _T_2310 | _T_2316; // @[lsu_bus_buffer.scala 411:114] + wire _T_2318 = _T_2272 & _T_2317; // @[lsu_bus_buffer.scala 409:113] + wire _T_2320 = _T_2318 | buf_age_2[1]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2334 = _T_2282 & _T_1815; // @[lsu_bus_buffer.scala 411:92] + wire _T_2335 = _T_4476 | _T_2334; // @[lsu_bus_buffer.scala 410:86] + wire _T_2341 = _T_2289 & _T_1817; // @[lsu_bus_buffer.scala 412:73] + wire _T_2342 = _T_2335 | _T_2341; // @[lsu_bus_buffer.scala 411:114] + wire _T_2343 = _T_2272 & _T_2342; // @[lsu_bus_buffer.scala 409:113] + wire _T_2345 = _T_2343 | buf_age_2[2]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2359 = _T_2282 & _T_1826; // @[lsu_bus_buffer.scala 411:92] + wire _T_2360 = _T_4481 | _T_2359; // @[lsu_bus_buffer.scala 410:86] + wire _T_2366 = _T_2289 & _T_1828; // @[lsu_bus_buffer.scala 412:73] + wire _T_2367 = _T_2360 | _T_2366; // @[lsu_bus_buffer.scala 411:114] + wire _T_2368 = _T_2272 & _T_2367; // @[lsu_bus_buffer.scala 409:113] + wire _T_2370 = _T_2368 | buf_age_2[3]; // @[lsu_bus_buffer.scala 412:97] + wire [2:0] _T_2372 = {_T_2370,_T_2345,_T_2320}; // @[Cat.scala 29:58] + wire _T_4111 = 2'h3 == WrPtr0_r; // @[lsu_bus_buffer.scala 443:117] + wire _T_4112 = _T_3537 & _T_4111; // @[lsu_bus_buffer.scala 443:112] + wire _T_4114 = 2'h3 == WrPtr1_r; // @[lsu_bus_buffer.scala 443:166] + wire _T_4115 = _T_3540 & _T_4114; // @[lsu_bus_buffer.scala 443:161] + wire _T_4116 = _T_4112 | _T_4115; // @[lsu_bus_buffer.scala 443:132] + wire _T_4117 = _T_853 & _T_4116; // @[lsu_bus_buffer.scala 443:63] + wire _T_4118 = 2'h3 == ibuf_tag; // @[lsu_bus_buffer.scala 443:206] + wire _T_4119 = ibuf_drain_vld & _T_4118; // @[lsu_bus_buffer.scala 443:201] + wire _T_4120 = _T_4117 | _T_4119; // @[lsu_bus_buffer.scala 443:183] + wire _T_4209 = io_lsu_axi_b_bits_id == 3'h3; // @[lsu_bus_buffer.scala 473:73] + wire _T_4210 = bus_rsp_write & _T_4209; // @[lsu_bus_buffer.scala 473:52] + wire _T_4211 = io_lsu_axi_r_bits_id == 3'h3; // @[lsu_bus_buffer.scala 474:46] + wire _T_4214 = buf_ldfwd[3] & _T_1349; // @[lsu_bus_buffer.scala 475:27] + wire _T_4215 = _T_4211 | _T_4214; // @[lsu_bus_buffer.scala 474:77] + wire _T_4216 = buf_dual_3 & buf_dualhi_3; // @[lsu_bus_buffer.scala 476:26] + wire _T_4218 = ~buf_write[3]; // @[lsu_bus_buffer.scala 476:44] + wire _T_4219 = _T_4216 & _T_4218; // @[lsu_bus_buffer.scala 476:42] + wire _T_4220 = _T_4219 & buf_samedw_3; // @[lsu_bus_buffer.scala 476:58] reg [1:0] buf_dualtag_3; // @[Reg.scala 27:20] - wire [2:0] _GEN_385 = {{1'd0}, buf_dualtag_3}; // @[lsu_bus_buffer.scala 476:94] - wire _T_4210 = io_lsu_axi_r_bits_id == _GEN_385; // @[lsu_bus_buffer.scala 476:94] - wire _T_4211 = _T_4209 & _T_4210; // @[lsu_bus_buffer.scala 476:74] - wire _T_4212 = _T_4204 | _T_4211; // @[lsu_bus_buffer.scala 475:71] - wire _T_4213 = bus_rsp_read & _T_4212; // @[lsu_bus_buffer.scala 474:25] - wire _T_4214 = _T_4199 | _T_4213; // @[lsu_bus_buffer.scala 473:105] - wire _GEN_274 = _T_4155 & _T_4214; // @[Conditional.scala 39:67] - wire _GEN_293 = _T_4121 ? 1'h0 : _GEN_274; // @[Conditional.scala 39:67] - wire _GEN_305 = _T_4117 ? 1'h0 : _GEN_293; // @[Conditional.scala 39:67] - wire buf_resp_state_bus_en_3 = _T_4094 ? 1'h0 : _GEN_305; // @[Conditional.scala 40:58] - wire [3:0] _T_4249 = buf_ldfwd >> buf_dualtag_3; // @[lsu_bus_buffer.scala 489:21] - wire [1:0] _GEN_254 = 2'h1 == buf_dualtag_3 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[lsu_bus_buffer.scala 489:58] - wire [1:0] _GEN_255 = 2'h2 == buf_dualtag_3 ? buf_ldfwdtag_2 : _GEN_254; // @[lsu_bus_buffer.scala 489:58] - wire [1:0] _GEN_256 = 2'h3 == buf_dualtag_3 ? buf_ldfwdtag_3 : _GEN_255; // @[lsu_bus_buffer.scala 489:58] - wire [2:0] _GEN_387 = {{1'd0}, _GEN_256}; // @[lsu_bus_buffer.scala 489:58] - wire _T_4251 = io_lsu_axi_r_bits_id == _GEN_387; // @[lsu_bus_buffer.scala 489:58] - wire _T_4252 = _T_4249[0] & _T_4251; // @[lsu_bus_buffer.scala 489:38] - wire _T_4253 = _T_4210 | _T_4252; // @[lsu_bus_buffer.scala 488:95] - wire _T_4254 = bus_rsp_read & _T_4253; // @[lsu_bus_buffer.scala 488:45] - wire _GEN_268 = _T_4239 & _T_4254; // @[Conditional.scala 39:67] - wire _GEN_275 = _T_4155 ? buf_resp_state_bus_en_3 : _GEN_268; // @[Conditional.scala 39:67] - wire _GEN_285 = _T_4121 ? buf_cmd_state_bus_en_3 : _GEN_275; // @[Conditional.scala 39:67] - wire _GEN_298 = _T_4117 ? 1'h0 : _GEN_285; // @[Conditional.scala 39:67] - wire buf_state_bus_en_3 = _T_4094 ? 1'h0 : _GEN_298; // @[Conditional.scala 40:58] - wire _T_4134 = buf_state_bus_en_3 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 461:49] - wire _T_4135 = _T_4134 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 461:70] - wire _T_4260 = RspPtr == 2'h3; // @[lsu_bus_buffer.scala 495:37] - wire _T_4261 = buf_dualtag_3 == RspPtr; // @[lsu_bus_buffer.scala 495:98] - wire _T_4262 = buf_dual_3 & _T_4261; // @[lsu_bus_buffer.scala 495:80] - wire _T_4263 = _T_4260 | _T_4262; // @[lsu_bus_buffer.scala 495:65] - wire _T_4264 = _T_4263 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 495:112] - wire _GEN_263 = _T_4257 ? _T_4264 : _T_4265; // @[Conditional.scala 39:67] - wire _GEN_269 = _T_4239 ? _T_4135 : _GEN_263; // @[Conditional.scala 39:67] - wire _GEN_276 = _T_4155 ? _T_4135 : _GEN_269; // @[Conditional.scala 39:67] - wire _GEN_286 = _T_4121 ? _T_4135 : _GEN_276; // @[Conditional.scala 39:67] - wire _GEN_296 = _T_4117 ? obuf_rdrsp_pend_en : _GEN_286; // @[Conditional.scala 39:67] - wire buf_state_en_3 = _T_4094 ? _T_4110 : _GEN_296; // @[Conditional.scala 40:58] - wire _T_2367 = _T_1818 & buf_state_en_3; // @[lsu_bus_buffer.scala 408:94] - wire _T_2377 = _T_2069 & _T_1821; // @[lsu_bus_buffer.scala 410:71] - wire _T_2379 = _T_2377 & _T_1786; // @[lsu_bus_buffer.scala 410:92] - wire _T_2380 = _T_4455 | _T_2379; // @[lsu_bus_buffer.scala 409:86] - wire _T_2384 = _T_2076 & _T_1822; // @[lsu_bus_buffer.scala 411:52] - wire _T_2386 = _T_2384 & _T_1788; // @[lsu_bus_buffer.scala 411:73] - wire _T_2387 = _T_2380 | _T_2386; // @[lsu_bus_buffer.scala 410:114] - wire _T_2388 = _T_2367 & _T_2387; // @[lsu_bus_buffer.scala 408:113] - wire _T_2390 = _T_2388 | buf_age_3[0]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2404 = _T_2377 & _T_1797; // @[lsu_bus_buffer.scala 410:92] - wire _T_2405 = _T_4460 | _T_2404; // @[lsu_bus_buffer.scala 409:86] - wire _T_2411 = _T_2384 & _T_1799; // @[lsu_bus_buffer.scala 411:73] - wire _T_2412 = _T_2405 | _T_2411; // @[lsu_bus_buffer.scala 410:114] - wire _T_2413 = _T_2367 & _T_2412; // @[lsu_bus_buffer.scala 408:113] - wire _T_2415 = _T_2413 | buf_age_3[1]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2429 = _T_2377 & _T_1808; // @[lsu_bus_buffer.scala 410:92] - wire _T_2430 = _T_4465 | _T_2429; // @[lsu_bus_buffer.scala 409:86] - wire _T_2436 = _T_2384 & _T_1810; // @[lsu_bus_buffer.scala 411:73] - wire _T_2437 = _T_2430 | _T_2436; // @[lsu_bus_buffer.scala 410:114] - wire _T_2438 = _T_2367 & _T_2437; // @[lsu_bus_buffer.scala 408:113] - wire _T_2440 = _T_2438 | buf_age_3[2]; // @[lsu_bus_buffer.scala 411:97] - wire _T_2454 = _T_2377 & _T_1819; // @[lsu_bus_buffer.scala 410:92] - wire _T_2455 = _T_4470 | _T_2454; // @[lsu_bus_buffer.scala 409:86] - wire _T_2461 = _T_2384 & _T_1821; // @[lsu_bus_buffer.scala 411:73] - wire _T_2462 = _T_2455 | _T_2461; // @[lsu_bus_buffer.scala 410:114] - wire _T_2463 = _T_2367 & _T_2462; // @[lsu_bus_buffer.scala 408:113] - wire _T_2465 = _T_2463 | buf_age_3[3]; // @[lsu_bus_buffer.scala 411:97] - wire [2:0] _T_2467 = {_T_2465,_T_2440,_T_2415}; // @[Cat.scala 29:58] - wire _T_2763 = buf_state_0 == 3'h6; // @[lsu_bus_buffer.scala 419:47] - wire _T_2764 = _T_1785 | _T_2763; // @[lsu_bus_buffer.scala 419:32] - wire _T_2765 = ~_T_2764; // @[lsu_bus_buffer.scala 419:6] - wire _T_2773 = _T_2765 | _T_2073; // @[lsu_bus_buffer.scala 419:59] - wire _T_2780 = _T_2773 | _T_2080; // @[lsu_bus_buffer.scala 420:110] - wire _T_2781 = _T_2061 & _T_2780; // @[lsu_bus_buffer.scala 418:112] - wire _T_2785 = buf_state_1 == 3'h6; // @[lsu_bus_buffer.scala 419:47] - wire _T_2786 = _T_1796 | _T_2785; // @[lsu_bus_buffer.scala 419:32] - wire _T_2787 = ~_T_2786; // @[lsu_bus_buffer.scala 419:6] - wire _T_2795 = _T_2787 | _T_2098; // @[lsu_bus_buffer.scala 419:59] - wire _T_2802 = _T_2795 | _T_2105; // @[lsu_bus_buffer.scala 420:110] - wire _T_2803 = _T_2061 & _T_2802; // @[lsu_bus_buffer.scala 418:112] - wire _T_2807 = buf_state_2 == 3'h6; // @[lsu_bus_buffer.scala 419:47] - wire _T_2808 = _T_1807 | _T_2807; // @[lsu_bus_buffer.scala 419:32] - wire _T_2809 = ~_T_2808; // @[lsu_bus_buffer.scala 419:6] - wire _T_2817 = _T_2809 | _T_2123; // @[lsu_bus_buffer.scala 419:59] - wire _T_2824 = _T_2817 | _T_2130; // @[lsu_bus_buffer.scala 420:110] - wire _T_2825 = _T_2061 & _T_2824; // @[lsu_bus_buffer.scala 418:112] - wire _T_2829 = buf_state_3 == 3'h6; // @[lsu_bus_buffer.scala 419:47] - wire _T_2830 = _T_1818 | _T_2829; // @[lsu_bus_buffer.scala 419:32] - wire _T_2831 = ~_T_2830; // @[lsu_bus_buffer.scala 419:6] - wire _T_2839 = _T_2831 | _T_2148; // @[lsu_bus_buffer.scala 419:59] - wire _T_2846 = _T_2839 | _T_2155; // @[lsu_bus_buffer.scala 420:110] - wire _T_2847 = _T_2061 & _T_2846; // @[lsu_bus_buffer.scala 418:112] - wire [3:0] buf_rspage_set_0 = {_T_2847,_T_2825,_T_2803,_T_2781}; // @[Cat.scala 29:58] - wire _T_2864 = _T_2765 | _T_2175; // @[lsu_bus_buffer.scala 419:59] - wire _T_2871 = _T_2864 | _T_2182; // @[lsu_bus_buffer.scala 420:110] - wire _T_2872 = _T_2163 & _T_2871; // @[lsu_bus_buffer.scala 418:112] - wire _T_2886 = _T_2787 | _T_2200; // @[lsu_bus_buffer.scala 419:59] - wire _T_2893 = _T_2886 | _T_2207; // @[lsu_bus_buffer.scala 420:110] - wire _T_2894 = _T_2163 & _T_2893; // @[lsu_bus_buffer.scala 418:112] - wire _T_2908 = _T_2809 | _T_2225; // @[lsu_bus_buffer.scala 419:59] - wire _T_2915 = _T_2908 | _T_2232; // @[lsu_bus_buffer.scala 420:110] - wire _T_2916 = _T_2163 & _T_2915; // @[lsu_bus_buffer.scala 418:112] - wire _T_2930 = _T_2831 | _T_2250; // @[lsu_bus_buffer.scala 419:59] - wire _T_2937 = _T_2930 | _T_2257; // @[lsu_bus_buffer.scala 420:110] - wire _T_2938 = _T_2163 & _T_2937; // @[lsu_bus_buffer.scala 418:112] - wire [3:0] buf_rspage_set_1 = {_T_2938,_T_2916,_T_2894,_T_2872}; // @[Cat.scala 29:58] - wire _T_2955 = _T_2765 | _T_2277; // @[lsu_bus_buffer.scala 419:59] - wire _T_2962 = _T_2955 | _T_2284; // @[lsu_bus_buffer.scala 420:110] - wire _T_2963 = _T_2265 & _T_2962; // @[lsu_bus_buffer.scala 418:112] - wire _T_2977 = _T_2787 | _T_2302; // @[lsu_bus_buffer.scala 419:59] - wire _T_2984 = _T_2977 | _T_2309; // @[lsu_bus_buffer.scala 420:110] - wire _T_2985 = _T_2265 & _T_2984; // @[lsu_bus_buffer.scala 418:112] - wire _T_2999 = _T_2809 | _T_2327; // @[lsu_bus_buffer.scala 419:59] - wire _T_3006 = _T_2999 | _T_2334; // @[lsu_bus_buffer.scala 420:110] - wire _T_3007 = _T_2265 & _T_3006; // @[lsu_bus_buffer.scala 418:112] - wire _T_3021 = _T_2831 | _T_2352; // @[lsu_bus_buffer.scala 419:59] - wire _T_3028 = _T_3021 | _T_2359; // @[lsu_bus_buffer.scala 420:110] - wire _T_3029 = _T_2265 & _T_3028; // @[lsu_bus_buffer.scala 418:112] - wire [3:0] buf_rspage_set_2 = {_T_3029,_T_3007,_T_2985,_T_2963}; // @[Cat.scala 29:58] - wire _T_3046 = _T_2765 | _T_2379; // @[lsu_bus_buffer.scala 419:59] - wire _T_3053 = _T_3046 | _T_2386; // @[lsu_bus_buffer.scala 420:110] - wire _T_3054 = _T_2367 & _T_3053; // @[lsu_bus_buffer.scala 418:112] - wire _T_3068 = _T_2787 | _T_2404; // @[lsu_bus_buffer.scala 419:59] - wire _T_3075 = _T_3068 | _T_2411; // @[lsu_bus_buffer.scala 420:110] - wire _T_3076 = _T_2367 & _T_3075; // @[lsu_bus_buffer.scala 418:112] - wire _T_3090 = _T_2809 | _T_2429; // @[lsu_bus_buffer.scala 419:59] - wire _T_3097 = _T_3090 | _T_2436; // @[lsu_bus_buffer.scala 420:110] - wire _T_3098 = _T_2367 & _T_3097; // @[lsu_bus_buffer.scala 418:112] - wire _T_3112 = _T_2831 | _T_2454; // @[lsu_bus_buffer.scala 419:59] - wire _T_3119 = _T_3112 | _T_2461; // @[lsu_bus_buffer.scala 420:110] - wire _T_3120 = _T_2367 & _T_3119; // @[lsu_bus_buffer.scala 418:112] - wire [3:0] buf_rspage_set_3 = {_T_3120,_T_3098,_T_3076,_T_3054}; // @[Cat.scala 29:58] - wire _T_3211 = _T_2829 | _T_1818; // @[lsu_bus_buffer.scala 423:110] - wire _T_3212 = ~_T_3211; // @[lsu_bus_buffer.scala 423:84] - wire _T_3213 = buf_rspageQ_0[3] & _T_3212; // @[lsu_bus_buffer.scala 423:82] - wire _T_3215 = _T_3213 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3203 = _T_2807 | _T_1807; // @[lsu_bus_buffer.scala 423:110] - wire _T_3204 = ~_T_3203; // @[lsu_bus_buffer.scala 423:84] - wire _T_3205 = buf_rspageQ_0[2] & _T_3204; // @[lsu_bus_buffer.scala 423:82] - wire _T_3207 = _T_3205 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3195 = _T_2785 | _T_1796; // @[lsu_bus_buffer.scala 423:110] - wire _T_3196 = ~_T_3195; // @[lsu_bus_buffer.scala 423:84] - wire _T_3197 = buf_rspageQ_0[1] & _T_3196; // @[lsu_bus_buffer.scala 423:82] - wire _T_3199 = _T_3197 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3187 = _T_2763 | _T_1785; // @[lsu_bus_buffer.scala 423:110] - wire _T_3188 = ~_T_3187; // @[lsu_bus_buffer.scala 423:84] - wire _T_3189 = buf_rspageQ_0[0] & _T_3188; // @[lsu_bus_buffer.scala 423:82] - wire _T_3191 = _T_3189 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire [3:0] buf_rspage_0 = {_T_3215,_T_3207,_T_3199,_T_3191}; // @[Cat.scala 29:58] - wire _T_3126 = buf_rspage_set_0[0] | buf_rspage_0[0]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3129 = buf_rspage_set_0[1] | buf_rspage_0[1]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3132 = buf_rspage_set_0[2] | buf_rspage_0[2]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3135 = buf_rspage_set_0[3] | buf_rspage_0[3]; // @[lsu_bus_buffer.scala 422:88] - wire [2:0] _T_3137 = {_T_3135,_T_3132,_T_3129}; // @[Cat.scala 29:58] - wire _T_3248 = buf_rspageQ_1[3] & _T_3212; // @[lsu_bus_buffer.scala 423:82] - wire _T_3250 = _T_3248 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3240 = buf_rspageQ_1[2] & _T_3204; // @[lsu_bus_buffer.scala 423:82] - wire _T_3242 = _T_3240 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3232 = buf_rspageQ_1[1] & _T_3196; // @[lsu_bus_buffer.scala 423:82] - wire _T_3234 = _T_3232 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3224 = buf_rspageQ_1[0] & _T_3188; // @[lsu_bus_buffer.scala 423:82] - wire _T_3226 = _T_3224 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire [3:0] buf_rspage_1 = {_T_3250,_T_3242,_T_3234,_T_3226}; // @[Cat.scala 29:58] - wire _T_3141 = buf_rspage_set_1[0] | buf_rspage_1[0]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3144 = buf_rspage_set_1[1] | buf_rspage_1[1]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3147 = buf_rspage_set_1[2] | buf_rspage_1[2]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3150 = buf_rspage_set_1[3] | buf_rspage_1[3]; // @[lsu_bus_buffer.scala 422:88] - wire [2:0] _T_3152 = {_T_3150,_T_3147,_T_3144}; // @[Cat.scala 29:58] - wire _T_3283 = buf_rspageQ_2[3] & _T_3212; // @[lsu_bus_buffer.scala 423:82] - wire _T_3285 = _T_3283 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3275 = buf_rspageQ_2[2] & _T_3204; // @[lsu_bus_buffer.scala 423:82] - wire _T_3277 = _T_3275 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3267 = buf_rspageQ_2[1] & _T_3196; // @[lsu_bus_buffer.scala 423:82] - wire _T_3269 = _T_3267 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3259 = buf_rspageQ_2[0] & _T_3188; // @[lsu_bus_buffer.scala 423:82] - wire _T_3261 = _T_3259 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire [3:0] buf_rspage_2 = {_T_3285,_T_3277,_T_3269,_T_3261}; // @[Cat.scala 29:58] - wire _T_3156 = buf_rspage_set_2[0] | buf_rspage_2[0]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3159 = buf_rspage_set_2[1] | buf_rspage_2[1]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3162 = buf_rspage_set_2[2] | buf_rspage_2[2]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3165 = buf_rspage_set_2[3] | buf_rspage_2[3]; // @[lsu_bus_buffer.scala 422:88] - wire [2:0] _T_3167 = {_T_3165,_T_3162,_T_3159}; // @[Cat.scala 29:58] - wire _T_3318 = buf_rspageQ_3[3] & _T_3212; // @[lsu_bus_buffer.scala 423:82] - wire _T_3320 = _T_3318 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3310 = buf_rspageQ_3[2] & _T_3204; // @[lsu_bus_buffer.scala 423:82] - wire _T_3312 = _T_3310 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3302 = buf_rspageQ_3[1] & _T_3196; // @[lsu_bus_buffer.scala 423:82] - wire _T_3304 = _T_3302 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire _T_3294 = buf_rspageQ_3[0] & _T_3188; // @[lsu_bus_buffer.scala 423:82] - wire _T_3296 = _T_3294 & _T_2587; // @[lsu_bus_buffer.scala 423:145] - wire [3:0] buf_rspage_3 = {_T_3320,_T_3312,_T_3304,_T_3296}; // @[Cat.scala 29:58] - wire _T_3171 = buf_rspage_set_3[0] | buf_rspage_3[0]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3174 = buf_rspage_set_3[1] | buf_rspage_3[1]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3177 = buf_rspage_set_3[2] | buf_rspage_3[2]; // @[lsu_bus_buffer.scala 422:88] - wire _T_3180 = buf_rspage_set_3[3] | buf_rspage_3[3]; // @[lsu_bus_buffer.scala 422:88] - wire [2:0] _T_3182 = {_T_3180,_T_3177,_T_3174}; // @[Cat.scala 29:58] - wire _T_3325 = ibuf_drain_vld & _T_1786; // @[lsu_bus_buffer.scala 428:63] - wire _T_3327 = ibuf_drain_vld & _T_1797; // @[lsu_bus_buffer.scala 428:63] - wire _T_3329 = ibuf_drain_vld & _T_1808; // @[lsu_bus_buffer.scala 428:63] - wire _T_3331 = ibuf_drain_vld & _T_1819; // @[lsu_bus_buffer.scala 428:63] - wire [3:0] ibuf_drainvec_vld = {_T_3331,_T_3329,_T_3327,_T_3325}; // @[Cat.scala 29:58] - wire _T_3339 = _T_3533 & _T_1789; // @[lsu_bus_buffer.scala 430:35] - wire _T_3348 = _T_3533 & _T_1800; // @[lsu_bus_buffer.scala 430:35] - wire _T_3357 = _T_3533 & _T_1811; // @[lsu_bus_buffer.scala 430:35] - wire _T_3366 = _T_3533 & _T_1822; // @[lsu_bus_buffer.scala 430:35] - wire _T_3396 = ibuf_drainvec_vld[0] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 432:45] - wire _T_3398 = ibuf_drainvec_vld[1] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 432:45] - wire _T_3400 = ibuf_drainvec_vld[2] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 432:45] - wire _T_3402 = ibuf_drainvec_vld[3] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 432:45] - wire [3:0] buf_dual_in = {_T_3402,_T_3400,_T_3398,_T_3396}; // @[Cat.scala 29:58] - wire _T_3407 = ibuf_drainvec_vld[0] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 433:47] - wire _T_3409 = ibuf_drainvec_vld[1] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 433:47] - wire _T_3411 = ibuf_drainvec_vld[2] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 433:47] - wire _T_3413 = ibuf_drainvec_vld[3] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 433:47] - wire [3:0] buf_samedw_in = {_T_3413,_T_3411,_T_3409,_T_3407}; // @[Cat.scala 29:58] - wire _T_3418 = ibuf_nomerge | ibuf_force_drain; // @[lsu_bus_buffer.scala 434:84] - wire _T_3419 = ibuf_drainvec_vld[0] ? _T_3418 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 434:48] - wire _T_3422 = ibuf_drainvec_vld[1] ? _T_3418 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 434:48] - wire _T_3425 = ibuf_drainvec_vld[2] ? _T_3418 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 434:48] - wire _T_3428 = ibuf_drainvec_vld[3] ? _T_3418 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 434:48] - wire [3:0] buf_nomerge_in = {_T_3428,_T_3425,_T_3422,_T_3419}; // @[Cat.scala 29:58] - wire _T_3436 = ibuf_drainvec_vld[0] ? ibuf_dual : _T_3339; // @[lsu_bus_buffer.scala 435:47] - wire _T_3441 = ibuf_drainvec_vld[1] ? ibuf_dual : _T_3348; // @[lsu_bus_buffer.scala 435:47] - wire _T_3446 = ibuf_drainvec_vld[2] ? ibuf_dual : _T_3357; // @[lsu_bus_buffer.scala 435:47] - wire _T_3451 = ibuf_drainvec_vld[3] ? ibuf_dual : _T_3366; // @[lsu_bus_buffer.scala 435:47] - wire [3:0] buf_dualhi_in = {_T_3451,_T_3446,_T_3441,_T_3436}; // @[Cat.scala 29:58] - wire _T_3480 = ibuf_drainvec_vld[0] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 437:51] - wire _T_3482 = ibuf_drainvec_vld[1] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 437:51] - wire _T_3484 = ibuf_drainvec_vld[2] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 437:51] - wire _T_3486 = ibuf_drainvec_vld[3] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 437:51] - wire [3:0] buf_sideeffect_in = {_T_3486,_T_3484,_T_3482,_T_3480}; // @[Cat.scala 29:58] - wire _T_3491 = ibuf_drainvec_vld[0] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 438:47] - wire _T_3493 = ibuf_drainvec_vld[1] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 438:47] - wire _T_3495 = ibuf_drainvec_vld[2] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 438:47] - wire _T_3497 = ibuf_drainvec_vld[3] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 438:47] - wire [3:0] buf_unsign_in = {_T_3497,_T_3495,_T_3493,_T_3491}; // @[Cat.scala 29:58] - wire _T_3514 = ibuf_drainvec_vld[0] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 440:46] - wire _T_3516 = ibuf_drainvec_vld[1] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 440:46] - wire _T_3518 = ibuf_drainvec_vld[2] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 440:46] - wire _T_3520 = ibuf_drainvec_vld[3] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 440:46] - wire [3:0] buf_write_in = {_T_3520,_T_3518,_T_3516,_T_3514}; // @[Cat.scala 29:58] - wire _T_3553 = obuf_nosend & bus_rsp_read; // @[lsu_bus_buffer.scala 458:89] - wire _T_3555 = _T_3553 & _T_1349; // @[lsu_bus_buffer.scala 458:104] - wire _T_3568 = buf_state_en_0 & _T_3637; // @[lsu_bus_buffer.scala 463:44] - wire _T_3569 = _T_3568 & obuf_nosend; // @[lsu_bus_buffer.scala 463:60] - wire _T_3571 = _T_3569 & _T_2587; // @[lsu_bus_buffer.scala 463:74] - wire _T_3574 = _T_3564 & obuf_nosend; // @[lsu_bus_buffer.scala 465:67] - wire _T_3575 = _T_3574 & bus_rsp_read; // @[lsu_bus_buffer.scala 465:81] - wire _T_4830 = io_lsu_axi_r_bits_resp != 2'h0; // @[lsu_bus_buffer.scala 572:64] - wire bus_rsp_read_error = bus_rsp_read & _T_4830; // @[lsu_bus_buffer.scala 572:38] - wire _T_3578 = _T_3574 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 466:82] - wire _T_3651 = bus_rsp_read_error & _T_3630; // @[lsu_bus_buffer.scala 480:91] - wire _T_3653 = bus_rsp_read_error & buf_ldfwd[0]; // @[lsu_bus_buffer.scala 481:31] - wire _T_3655 = _T_3653 & _T_3632; // @[lsu_bus_buffer.scala 481:46] - wire _T_3656 = _T_3651 | _T_3655; // @[lsu_bus_buffer.scala 480:143] - wire _T_4828 = io_lsu_axi_b_bits_resp != 2'h0; // @[lsu_bus_buffer.scala 571:66] - wire bus_rsp_write_error = bus_rsp_write & _T_4828; // @[lsu_bus_buffer.scala 571:40] - wire _T_3658 = bus_rsp_write_error & _T_3628; // @[lsu_bus_buffer.scala 482:33] - wire _T_3659 = _T_3656 | _T_3658; // @[lsu_bus_buffer.scala 481:88] - wire _T_3660 = _T_3564 & _T_3659; // @[lsu_bus_buffer.scala 480:68] - wire _GEN_47 = _T_3585 & _T_3660; // @[Conditional.scala 39:67] - wire _GEN_60 = _T_3551 ? _T_3578 : _GEN_47; // @[Conditional.scala 39:67] - wire _GEN_72 = _T_3547 ? 1'h0 : _GEN_60; // @[Conditional.scala 39:67] - wire buf_error_en_0 = _T_3524 ? 1'h0 : _GEN_72; // @[Conditional.scala 40:58] - wire _T_3587 = buf_write[0] & bus_rsp_write_error; // @[lsu_bus_buffer.scala 470:71] - wire _T_3588 = io_dec_tlu_force_halt | _T_3587; // @[lsu_bus_buffer.scala 470:55] - wire _T_3590 = ~buf_samedw_0; // @[lsu_bus_buffer.scala 471:30] - wire _T_3591 = buf_dual_0 & _T_3590; // @[lsu_bus_buffer.scala 471:28] - wire _T_3594 = _T_3591 & _T_3637; // @[lsu_bus_buffer.scala 471:45] - wire [2:0] _GEN_19 = 2'h1 == buf_dualtag_0 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 471:90] - wire [2:0] _GEN_20 = 2'h2 == buf_dualtag_0 ? buf_state_2 : _GEN_19; // @[lsu_bus_buffer.scala 471:90] - wire [2:0] _GEN_21 = 2'h3 == buf_dualtag_0 ? buf_state_3 : _GEN_20; // @[lsu_bus_buffer.scala 471:90] - wire _T_3595 = _GEN_21 != 3'h4; // @[lsu_bus_buffer.scala 471:90] - wire _T_3596 = _T_3594 & _T_3595; // @[lsu_bus_buffer.scala 471:61] - wire _T_4478 = _T_2710 | _T_2707; // @[lsu_bus_buffer.scala 532:93] - wire _T_4479 = _T_4478 | _T_2704; // @[lsu_bus_buffer.scala 532:93] - wire any_done_wait_state = _T_4479 | _T_2701; // @[lsu_bus_buffer.scala 532:93] - wire _T_3598 = buf_ldfwd[0] | any_done_wait_state; // @[lsu_bus_buffer.scala 472:31] - wire _T_3604 = buf_dualtag_0 == 2'h0; // @[lsu_bus_buffer.scala 60:118] - wire _T_3606 = buf_dualtag_0 == 2'h1; // @[lsu_bus_buffer.scala 60:118] - wire _T_3608 = buf_dualtag_0 == 2'h2; // @[lsu_bus_buffer.scala 60:118] - wire _T_3610 = buf_dualtag_0 == 2'h3; // @[lsu_bus_buffer.scala 60:118] - wire _T_3612 = _T_3604 & buf_ldfwd[0]; // @[Mux.scala 27:72] - wire _T_3613 = _T_3606 & buf_ldfwd[1]; // @[Mux.scala 27:72] - wire _T_3614 = _T_3608 & buf_ldfwd[2]; // @[Mux.scala 27:72] - wire _T_3615 = _T_3610 & buf_ldfwd[3]; // @[Mux.scala 27:72] - wire _T_3616 = _T_3612 | _T_3613; // @[Mux.scala 27:72] - wire _T_3617 = _T_3616 | _T_3614; // @[Mux.scala 27:72] - wire _T_3618 = _T_3617 | _T_3615; // @[Mux.scala 27:72] - wire _T_3620 = _T_3594 & _T_3618; // @[lsu_bus_buffer.scala 472:101] - wire _T_3621 = _GEN_21 == 3'h4; // @[lsu_bus_buffer.scala 472:167] - wire _T_3622 = _T_3620 & _T_3621; // @[lsu_bus_buffer.scala 472:138] - wire _T_3623 = _T_3622 & any_done_wait_state; // @[lsu_bus_buffer.scala 472:187] - wire _T_3624 = _T_3598 | _T_3623; // @[lsu_bus_buffer.scala 472:53] - wire _T_3647 = buf_state_bus_en_0 & bus_rsp_read; // @[lsu_bus_buffer.scala 479:47] - wire _T_3648 = _T_3647 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 479:62] - wire _T_3661 = ~buf_error_en_0; // @[lsu_bus_buffer.scala 483:50] - wire _T_3662 = buf_state_en_0 & _T_3661; // @[lsu_bus_buffer.scala 483:48] - wire _T_3674 = buf_ldfwd[0] | _T_3679[0]; // @[lsu_bus_buffer.scala 487:90] - wire _T_3675 = _T_3674 | any_done_wait_state; // @[lsu_bus_buffer.scala 487:118] - wire _GEN_27 = _T_3695 | io_dec_tlu_force_halt; // @[Conditional.scala 39:67] - wire _GEN_30 = _T_3695 ? buf_state_en_0 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] - wire _GEN_34 = _T_3687 ? io_dec_tlu_force_halt : _GEN_27; // @[Conditional.scala 39:67] - wire _GEN_35 = _T_3687 ? io_dec_tlu_force_halt : _GEN_30; // @[Conditional.scala 39:67] - wire _GEN_40 = _T_3669 ? io_dec_tlu_force_halt : _GEN_34; // @[Conditional.scala 39:67] - wire _GEN_41 = _T_3669 ? io_dec_tlu_force_halt : _GEN_35; // @[Conditional.scala 39:67] - wire _GEN_46 = _T_3585 & _T_3648; // @[Conditional.scala 39:67] - wire _GEN_50 = _T_3585 ? io_dec_tlu_force_halt : _GEN_40; // @[Conditional.scala 39:67] - wire _GEN_51 = _T_3585 ? io_dec_tlu_force_halt : _GEN_41; // @[Conditional.scala 39:67] - wire _GEN_57 = _T_3551 ? _T_3571 : _GEN_51; // @[Conditional.scala 39:67] - wire _GEN_59 = _T_3551 ? _T_3575 : _GEN_46; // @[Conditional.scala 39:67] - wire _GEN_63 = _T_3551 ? io_dec_tlu_force_halt : _GEN_50; // @[Conditional.scala 39:67] - wire _GEN_69 = _T_3547 ? io_dec_tlu_force_halt : _GEN_57; // @[Conditional.scala 39:67] - wire _GEN_71 = _T_3547 ? 1'h0 : _GEN_59; // @[Conditional.scala 39:67] - wire _GEN_75 = _T_3547 ? io_dec_tlu_force_halt : _GEN_63; // @[Conditional.scala 39:67] - wire buf_wr_en_0 = _T_3524 & buf_state_en_0; // @[Conditional.scala 40:58] - wire buf_ldfwd_en_0 = _T_3524 ? io_dec_tlu_force_halt : _GEN_69; // @[Conditional.scala 40:58] - wire buf_rst_0 = _T_3524 ? io_dec_tlu_force_halt : _GEN_75; // @[Conditional.scala 40:58] - wire _T_3758 = buf_state_en_1 & _T_3827; // @[lsu_bus_buffer.scala 463:44] - wire _T_3759 = _T_3758 & obuf_nosend; // @[lsu_bus_buffer.scala 463:60] - wire _T_3761 = _T_3759 & _T_2587; // @[lsu_bus_buffer.scala 463:74] - wire _T_3764 = _T_3754 & obuf_nosend; // @[lsu_bus_buffer.scala 465:67] - wire _T_3765 = _T_3764 & bus_rsp_read; // @[lsu_bus_buffer.scala 465:81] - wire _T_3768 = _T_3764 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 466:82] - wire _T_3841 = bus_rsp_read_error & _T_3820; // @[lsu_bus_buffer.scala 480:91] - wire _T_3843 = bus_rsp_read_error & buf_ldfwd[1]; // @[lsu_bus_buffer.scala 481:31] - wire _T_3845 = _T_3843 & _T_3822; // @[lsu_bus_buffer.scala 481:46] - wire _T_3846 = _T_3841 | _T_3845; // @[lsu_bus_buffer.scala 480:143] - wire _T_3848 = bus_rsp_write_error & _T_3818; // @[lsu_bus_buffer.scala 482:33] - wire _T_3849 = _T_3846 | _T_3848; // @[lsu_bus_buffer.scala 481:88] - wire _T_3850 = _T_3754 & _T_3849; // @[lsu_bus_buffer.scala 480:68] - wire _GEN_124 = _T_3775 & _T_3850; // @[Conditional.scala 39:67] - wire _GEN_137 = _T_3741 ? _T_3768 : _GEN_124; // @[Conditional.scala 39:67] - wire _GEN_149 = _T_3737 ? 1'h0 : _GEN_137; // @[Conditional.scala 39:67] - wire buf_error_en_1 = _T_3714 ? 1'h0 : _GEN_149; // @[Conditional.scala 40:58] - wire _T_3777 = buf_write[1] & bus_rsp_write_error; // @[lsu_bus_buffer.scala 470:71] - wire _T_3778 = io_dec_tlu_force_halt | _T_3777; // @[lsu_bus_buffer.scala 470:55] - wire _T_3780 = ~buf_samedw_1; // @[lsu_bus_buffer.scala 471:30] - wire _T_3781 = buf_dual_1 & _T_3780; // @[lsu_bus_buffer.scala 471:28] - wire _T_3784 = _T_3781 & _T_3827; // @[lsu_bus_buffer.scala 471:45] - wire [2:0] _GEN_96 = 2'h1 == buf_dualtag_1 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 471:90] - wire [2:0] _GEN_97 = 2'h2 == buf_dualtag_1 ? buf_state_2 : _GEN_96; // @[lsu_bus_buffer.scala 471:90] - wire [2:0] _GEN_98 = 2'h3 == buf_dualtag_1 ? buf_state_3 : _GEN_97; // @[lsu_bus_buffer.scala 471:90] - wire _T_3785 = _GEN_98 != 3'h4; // @[lsu_bus_buffer.scala 471:90] - wire _T_3786 = _T_3784 & _T_3785; // @[lsu_bus_buffer.scala 471:61] - wire _T_3788 = buf_ldfwd[1] | any_done_wait_state; // @[lsu_bus_buffer.scala 472:31] - wire _T_3794 = buf_dualtag_1 == 2'h0; // @[lsu_bus_buffer.scala 60:118] - wire _T_3796 = buf_dualtag_1 == 2'h1; // @[lsu_bus_buffer.scala 60:118] - wire _T_3798 = buf_dualtag_1 == 2'h2; // @[lsu_bus_buffer.scala 60:118] - wire _T_3800 = buf_dualtag_1 == 2'h3; // @[lsu_bus_buffer.scala 60:118] - wire _T_3802 = _T_3794 & buf_ldfwd[0]; // @[Mux.scala 27:72] - wire _T_3803 = _T_3796 & buf_ldfwd[1]; // @[Mux.scala 27:72] - wire _T_3804 = _T_3798 & buf_ldfwd[2]; // @[Mux.scala 27:72] - wire _T_3805 = _T_3800 & buf_ldfwd[3]; // @[Mux.scala 27:72] - wire _T_3806 = _T_3802 | _T_3803; // @[Mux.scala 27:72] - wire _T_3807 = _T_3806 | _T_3804; // @[Mux.scala 27:72] - wire _T_3808 = _T_3807 | _T_3805; // @[Mux.scala 27:72] - wire _T_3810 = _T_3784 & _T_3808; // @[lsu_bus_buffer.scala 472:101] - wire _T_3811 = _GEN_98 == 3'h4; // @[lsu_bus_buffer.scala 472:167] - wire _T_3812 = _T_3810 & _T_3811; // @[lsu_bus_buffer.scala 472:138] - wire _T_3813 = _T_3812 & any_done_wait_state; // @[lsu_bus_buffer.scala 472:187] - wire _T_3814 = _T_3788 | _T_3813; // @[lsu_bus_buffer.scala 472:53] - wire _T_3837 = buf_state_bus_en_1 & bus_rsp_read; // @[lsu_bus_buffer.scala 479:47] - wire _T_3838 = _T_3837 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 479:62] - wire _T_3851 = ~buf_error_en_1; // @[lsu_bus_buffer.scala 483:50] - wire _T_3852 = buf_state_en_1 & _T_3851; // @[lsu_bus_buffer.scala 483:48] - wire _T_3864 = buf_ldfwd[1] | _T_3869[0]; // @[lsu_bus_buffer.scala 487:90] - wire _T_3865 = _T_3864 | any_done_wait_state; // @[lsu_bus_buffer.scala 487:118] - wire _GEN_104 = _T_3885 | io_dec_tlu_force_halt; // @[Conditional.scala 39:67] - wire _GEN_107 = _T_3885 ? buf_state_en_1 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] - wire _GEN_111 = _T_3877 ? io_dec_tlu_force_halt : _GEN_104; // @[Conditional.scala 39:67] - wire _GEN_112 = _T_3877 ? io_dec_tlu_force_halt : _GEN_107; // @[Conditional.scala 39:67] - wire _GEN_117 = _T_3859 ? io_dec_tlu_force_halt : _GEN_111; // @[Conditional.scala 39:67] - wire _GEN_118 = _T_3859 ? io_dec_tlu_force_halt : _GEN_112; // @[Conditional.scala 39:67] - wire _GEN_123 = _T_3775 & _T_3838; // @[Conditional.scala 39:67] - wire _GEN_127 = _T_3775 ? io_dec_tlu_force_halt : _GEN_117; // @[Conditional.scala 39:67] - wire _GEN_128 = _T_3775 ? io_dec_tlu_force_halt : _GEN_118; // @[Conditional.scala 39:67] - wire _GEN_134 = _T_3741 ? _T_3761 : _GEN_128; // @[Conditional.scala 39:67] - wire _GEN_136 = _T_3741 ? _T_3765 : _GEN_123; // @[Conditional.scala 39:67] - wire _GEN_140 = _T_3741 ? io_dec_tlu_force_halt : _GEN_127; // @[Conditional.scala 39:67] - wire _GEN_146 = _T_3737 ? io_dec_tlu_force_halt : _GEN_134; // @[Conditional.scala 39:67] - wire _GEN_148 = _T_3737 ? 1'h0 : _GEN_136; // @[Conditional.scala 39:67] - wire _GEN_152 = _T_3737 ? io_dec_tlu_force_halt : _GEN_140; // @[Conditional.scala 39:67] - wire buf_wr_en_1 = _T_3714 & buf_state_en_1; // @[Conditional.scala 40:58] - wire buf_ldfwd_en_1 = _T_3714 ? io_dec_tlu_force_halt : _GEN_146; // @[Conditional.scala 40:58] - wire buf_rst_1 = _T_3714 ? io_dec_tlu_force_halt : _GEN_152; // @[Conditional.scala 40:58] - wire _T_3948 = buf_state_en_2 & _T_4017; // @[lsu_bus_buffer.scala 463:44] - wire _T_3949 = _T_3948 & obuf_nosend; // @[lsu_bus_buffer.scala 463:60] - wire _T_3951 = _T_3949 & _T_2587; // @[lsu_bus_buffer.scala 463:74] - wire _T_3954 = _T_3944 & obuf_nosend; // @[lsu_bus_buffer.scala 465:67] - wire _T_3955 = _T_3954 & bus_rsp_read; // @[lsu_bus_buffer.scala 465:81] - wire _T_3958 = _T_3954 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 466:82] - wire _T_4031 = bus_rsp_read_error & _T_4010; // @[lsu_bus_buffer.scala 480:91] - wire _T_4033 = bus_rsp_read_error & buf_ldfwd[2]; // @[lsu_bus_buffer.scala 481:31] - wire _T_4035 = _T_4033 & _T_4012; // @[lsu_bus_buffer.scala 481:46] - wire _T_4036 = _T_4031 | _T_4035; // @[lsu_bus_buffer.scala 480:143] - wire _T_4038 = bus_rsp_write_error & _T_4008; // @[lsu_bus_buffer.scala 482:33] - wire _T_4039 = _T_4036 | _T_4038; // @[lsu_bus_buffer.scala 481:88] - wire _T_4040 = _T_3944 & _T_4039; // @[lsu_bus_buffer.scala 480:68] - wire _GEN_201 = _T_3965 & _T_4040; // @[Conditional.scala 39:67] - wire _GEN_214 = _T_3931 ? _T_3958 : _GEN_201; // @[Conditional.scala 39:67] - wire _GEN_226 = _T_3927 ? 1'h0 : _GEN_214; // @[Conditional.scala 39:67] - wire buf_error_en_2 = _T_3904 ? 1'h0 : _GEN_226; // @[Conditional.scala 40:58] - wire _T_3967 = buf_write[2] & bus_rsp_write_error; // @[lsu_bus_buffer.scala 470:71] - wire _T_3968 = io_dec_tlu_force_halt | _T_3967; // @[lsu_bus_buffer.scala 470:55] - wire _T_3970 = ~buf_samedw_2; // @[lsu_bus_buffer.scala 471:30] - wire _T_3971 = buf_dual_2 & _T_3970; // @[lsu_bus_buffer.scala 471:28] - wire _T_3974 = _T_3971 & _T_4017; // @[lsu_bus_buffer.scala 471:45] - wire [2:0] _GEN_173 = 2'h1 == buf_dualtag_2 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 471:90] - wire [2:0] _GEN_174 = 2'h2 == buf_dualtag_2 ? buf_state_2 : _GEN_173; // @[lsu_bus_buffer.scala 471:90] - wire [2:0] _GEN_175 = 2'h3 == buf_dualtag_2 ? buf_state_3 : _GEN_174; // @[lsu_bus_buffer.scala 471:90] - wire _T_3975 = _GEN_175 != 3'h4; // @[lsu_bus_buffer.scala 471:90] - wire _T_3976 = _T_3974 & _T_3975; // @[lsu_bus_buffer.scala 471:61] - wire _T_3978 = buf_ldfwd[2] | any_done_wait_state; // @[lsu_bus_buffer.scala 472:31] - wire _T_3984 = buf_dualtag_2 == 2'h0; // @[lsu_bus_buffer.scala 60:118] - wire _T_3986 = buf_dualtag_2 == 2'h1; // @[lsu_bus_buffer.scala 60:118] - wire _T_3988 = buf_dualtag_2 == 2'h2; // @[lsu_bus_buffer.scala 60:118] - wire _T_3990 = buf_dualtag_2 == 2'h3; // @[lsu_bus_buffer.scala 60:118] - wire _T_3992 = _T_3984 & buf_ldfwd[0]; // @[Mux.scala 27:72] - wire _T_3993 = _T_3986 & buf_ldfwd[1]; // @[Mux.scala 27:72] - wire _T_3994 = _T_3988 & buf_ldfwd[2]; // @[Mux.scala 27:72] - wire _T_3995 = _T_3990 & buf_ldfwd[3]; // @[Mux.scala 27:72] - wire _T_3996 = _T_3992 | _T_3993; // @[Mux.scala 27:72] - wire _T_3997 = _T_3996 | _T_3994; // @[Mux.scala 27:72] - wire _T_3998 = _T_3997 | _T_3995; // @[Mux.scala 27:72] - wire _T_4000 = _T_3974 & _T_3998; // @[lsu_bus_buffer.scala 472:101] - wire _T_4001 = _GEN_175 == 3'h4; // @[lsu_bus_buffer.scala 472:167] - wire _T_4002 = _T_4000 & _T_4001; // @[lsu_bus_buffer.scala 472:138] - wire _T_4003 = _T_4002 & any_done_wait_state; // @[lsu_bus_buffer.scala 472:187] - wire _T_4004 = _T_3978 | _T_4003; // @[lsu_bus_buffer.scala 472:53] - wire _T_4027 = buf_state_bus_en_2 & bus_rsp_read; // @[lsu_bus_buffer.scala 479:47] - wire _T_4028 = _T_4027 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 479:62] - wire _T_4041 = ~buf_error_en_2; // @[lsu_bus_buffer.scala 483:50] - wire _T_4042 = buf_state_en_2 & _T_4041; // @[lsu_bus_buffer.scala 483:48] - wire _T_4054 = buf_ldfwd[2] | _T_4059[0]; // @[lsu_bus_buffer.scala 487:90] - wire _T_4055 = _T_4054 | any_done_wait_state; // @[lsu_bus_buffer.scala 487:118] - wire _GEN_181 = _T_4075 | io_dec_tlu_force_halt; // @[Conditional.scala 39:67] - wire _GEN_184 = _T_4075 ? buf_state_en_2 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] - wire _GEN_188 = _T_4067 ? io_dec_tlu_force_halt : _GEN_181; // @[Conditional.scala 39:67] - wire _GEN_189 = _T_4067 ? io_dec_tlu_force_halt : _GEN_184; // @[Conditional.scala 39:67] - wire _GEN_194 = _T_4049 ? io_dec_tlu_force_halt : _GEN_188; // @[Conditional.scala 39:67] - wire _GEN_195 = _T_4049 ? io_dec_tlu_force_halt : _GEN_189; // @[Conditional.scala 39:67] - wire _GEN_200 = _T_3965 & _T_4028; // @[Conditional.scala 39:67] - wire _GEN_204 = _T_3965 ? io_dec_tlu_force_halt : _GEN_194; // @[Conditional.scala 39:67] - wire _GEN_205 = _T_3965 ? io_dec_tlu_force_halt : _GEN_195; // @[Conditional.scala 39:67] - wire _GEN_211 = _T_3931 ? _T_3951 : _GEN_205; // @[Conditional.scala 39:67] - wire _GEN_213 = _T_3931 ? _T_3955 : _GEN_200; // @[Conditional.scala 39:67] - wire _GEN_217 = _T_3931 ? io_dec_tlu_force_halt : _GEN_204; // @[Conditional.scala 39:67] - wire _GEN_223 = _T_3927 ? io_dec_tlu_force_halt : _GEN_211; // @[Conditional.scala 39:67] - wire _GEN_225 = _T_3927 ? 1'h0 : _GEN_213; // @[Conditional.scala 39:67] - wire _GEN_229 = _T_3927 ? io_dec_tlu_force_halt : _GEN_217; // @[Conditional.scala 39:67] - wire buf_wr_en_2 = _T_3904 & buf_state_en_2; // @[Conditional.scala 40:58] - wire buf_ldfwd_en_2 = _T_3904 ? io_dec_tlu_force_halt : _GEN_223; // @[Conditional.scala 40:58] - wire buf_rst_2 = _T_3904 ? io_dec_tlu_force_halt : _GEN_229; // @[Conditional.scala 40:58] - wire _T_4138 = buf_state_en_3 & _T_4207; // @[lsu_bus_buffer.scala 463:44] - wire _T_4139 = _T_4138 & obuf_nosend; // @[lsu_bus_buffer.scala 463:60] - wire _T_4141 = _T_4139 & _T_2587; // @[lsu_bus_buffer.scala 463:74] - wire _T_4144 = _T_4134 & obuf_nosend; // @[lsu_bus_buffer.scala 465:67] - wire _T_4145 = _T_4144 & bus_rsp_read; // @[lsu_bus_buffer.scala 465:81] - wire _T_4148 = _T_4144 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 466:82] - wire _T_4221 = bus_rsp_read_error & _T_4200; // @[lsu_bus_buffer.scala 480:91] - wire _T_4223 = bus_rsp_read_error & buf_ldfwd[3]; // @[lsu_bus_buffer.scala 481:31] - wire _T_4225 = _T_4223 & _T_4202; // @[lsu_bus_buffer.scala 481:46] - wire _T_4226 = _T_4221 | _T_4225; // @[lsu_bus_buffer.scala 480:143] - wire _T_4228 = bus_rsp_write_error & _T_4198; // @[lsu_bus_buffer.scala 482:33] - wire _T_4229 = _T_4226 | _T_4228; // @[lsu_bus_buffer.scala 481:88] - wire _T_4230 = _T_4134 & _T_4229; // @[lsu_bus_buffer.scala 480:68] - wire _GEN_278 = _T_4155 & _T_4230; // @[Conditional.scala 39:67] - wire _GEN_291 = _T_4121 ? _T_4148 : _GEN_278; // @[Conditional.scala 39:67] - wire _GEN_303 = _T_4117 ? 1'h0 : _GEN_291; // @[Conditional.scala 39:67] - wire buf_error_en_3 = _T_4094 ? 1'h0 : _GEN_303; // @[Conditional.scala 40:58] - wire _T_4157 = buf_write[3] & bus_rsp_write_error; // @[lsu_bus_buffer.scala 470:71] - wire _T_4158 = io_dec_tlu_force_halt | _T_4157; // @[lsu_bus_buffer.scala 470:55] - wire _T_4160 = ~buf_samedw_3; // @[lsu_bus_buffer.scala 471:30] - wire _T_4161 = buf_dual_3 & _T_4160; // @[lsu_bus_buffer.scala 471:28] - wire _T_4164 = _T_4161 & _T_4207; // @[lsu_bus_buffer.scala 471:45] - wire [2:0] _GEN_250 = 2'h1 == buf_dualtag_3 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 471:90] - wire [2:0] _GEN_251 = 2'h2 == buf_dualtag_3 ? buf_state_2 : _GEN_250; // @[lsu_bus_buffer.scala 471:90] - wire [2:0] _GEN_252 = 2'h3 == buf_dualtag_3 ? buf_state_3 : _GEN_251; // @[lsu_bus_buffer.scala 471:90] - wire _T_4165 = _GEN_252 != 3'h4; // @[lsu_bus_buffer.scala 471:90] - wire _T_4166 = _T_4164 & _T_4165; // @[lsu_bus_buffer.scala 471:61] - wire _T_4168 = buf_ldfwd[3] | any_done_wait_state; // @[lsu_bus_buffer.scala 472:31] - wire _T_4174 = buf_dualtag_3 == 2'h0; // @[lsu_bus_buffer.scala 60:118] - wire _T_4176 = buf_dualtag_3 == 2'h1; // @[lsu_bus_buffer.scala 60:118] - wire _T_4178 = buf_dualtag_3 == 2'h2; // @[lsu_bus_buffer.scala 60:118] - wire _T_4180 = buf_dualtag_3 == 2'h3; // @[lsu_bus_buffer.scala 60:118] - wire _T_4182 = _T_4174 & buf_ldfwd[0]; // @[Mux.scala 27:72] - wire _T_4183 = _T_4176 & buf_ldfwd[1]; // @[Mux.scala 27:72] - wire _T_4184 = _T_4178 & buf_ldfwd[2]; // @[Mux.scala 27:72] - wire _T_4185 = _T_4180 & buf_ldfwd[3]; // @[Mux.scala 27:72] - wire _T_4186 = _T_4182 | _T_4183; // @[Mux.scala 27:72] - wire _T_4187 = _T_4186 | _T_4184; // @[Mux.scala 27:72] - wire _T_4188 = _T_4187 | _T_4185; // @[Mux.scala 27:72] - wire _T_4190 = _T_4164 & _T_4188; // @[lsu_bus_buffer.scala 472:101] - wire _T_4191 = _GEN_252 == 3'h4; // @[lsu_bus_buffer.scala 472:167] - wire _T_4192 = _T_4190 & _T_4191; // @[lsu_bus_buffer.scala 472:138] - wire _T_4193 = _T_4192 & any_done_wait_state; // @[lsu_bus_buffer.scala 472:187] - wire _T_4194 = _T_4168 | _T_4193; // @[lsu_bus_buffer.scala 472:53] - wire _T_4217 = buf_state_bus_en_3 & bus_rsp_read; // @[lsu_bus_buffer.scala 479:47] - wire _T_4218 = _T_4217 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 479:62] - wire _T_4231 = ~buf_error_en_3; // @[lsu_bus_buffer.scala 483:50] - wire _T_4232 = buf_state_en_3 & _T_4231; // @[lsu_bus_buffer.scala 483:48] - wire _T_4244 = buf_ldfwd[3] | _T_4249[0]; // @[lsu_bus_buffer.scala 487:90] - wire _T_4245 = _T_4244 | any_done_wait_state; // @[lsu_bus_buffer.scala 487:118] - wire _GEN_258 = _T_4265 | io_dec_tlu_force_halt; // @[Conditional.scala 39:67] - wire _GEN_261 = _T_4265 ? buf_state_en_3 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] - wire _GEN_265 = _T_4257 ? io_dec_tlu_force_halt : _GEN_258; // @[Conditional.scala 39:67] - wire _GEN_266 = _T_4257 ? io_dec_tlu_force_halt : _GEN_261; // @[Conditional.scala 39:67] - wire _GEN_271 = _T_4239 ? io_dec_tlu_force_halt : _GEN_265; // @[Conditional.scala 39:67] - wire _GEN_272 = _T_4239 ? io_dec_tlu_force_halt : _GEN_266; // @[Conditional.scala 39:67] - wire _GEN_277 = _T_4155 & _T_4218; // @[Conditional.scala 39:67] - wire _GEN_281 = _T_4155 ? io_dec_tlu_force_halt : _GEN_271; // @[Conditional.scala 39:67] - wire _GEN_282 = _T_4155 ? io_dec_tlu_force_halt : _GEN_272; // @[Conditional.scala 39:67] - wire _GEN_288 = _T_4121 ? _T_4141 : _GEN_282; // @[Conditional.scala 39:67] - wire _GEN_290 = _T_4121 ? _T_4145 : _GEN_277; // @[Conditional.scala 39:67] - wire _GEN_294 = _T_4121 ? io_dec_tlu_force_halt : _GEN_281; // @[Conditional.scala 39:67] - wire _GEN_300 = _T_4117 ? io_dec_tlu_force_halt : _GEN_288; // @[Conditional.scala 39:67] - wire _GEN_302 = _T_4117 ? 1'h0 : _GEN_290; // @[Conditional.scala 39:67] - wire _GEN_306 = _T_4117 ? io_dec_tlu_force_halt : _GEN_294; // @[Conditional.scala 39:67] - wire buf_wr_en_3 = _T_4094 & buf_state_en_3; // @[Conditional.scala 40:58] - wire buf_ldfwd_en_3 = _T_4094 ? io_dec_tlu_force_halt : _GEN_300; // @[Conditional.scala 40:58] - wire buf_rst_3 = _T_4094 ? io_dec_tlu_force_halt : _GEN_306; // @[Conditional.scala 40:58] - reg _T_4320; // @[Reg.scala 27:20] - reg _T_4323; // @[Reg.scala 27:20] - reg _T_4326; // @[Reg.scala 27:20] - reg _T_4329; // @[Reg.scala 27:20] - wire [3:0] buf_unsign = {_T_4329,_T_4326,_T_4323,_T_4320}; // @[Cat.scala 29:58] - reg _T_4395; // @[lsu_bus_buffer.scala 526:80] - reg _T_4390; // @[lsu_bus_buffer.scala 526:80] - reg _T_4385; // @[lsu_bus_buffer.scala 526:80] - reg _T_4380; // @[lsu_bus_buffer.scala 526:80] - wire [3:0] buf_error = {_T_4395,_T_4390,_T_4385,_T_4380}; // @[Cat.scala 29:58] - wire _T_4377 = buf_error_en_0 | buf_error[0]; // @[lsu_bus_buffer.scala 526:84] - wire _T_4378 = ~buf_rst_0; // @[lsu_bus_buffer.scala 526:126] - wire _T_4382 = buf_error_en_1 | buf_error[1]; // @[lsu_bus_buffer.scala 526:84] - wire _T_4383 = ~buf_rst_1; // @[lsu_bus_buffer.scala 526:126] - wire _T_4387 = buf_error_en_2 | buf_error[2]; // @[lsu_bus_buffer.scala 526:84] - wire _T_4388 = ~buf_rst_2; // @[lsu_bus_buffer.scala 526:126] - wire _T_4392 = buf_error_en_3 | buf_error[3]; // @[lsu_bus_buffer.scala 526:84] - wire _T_4393 = ~buf_rst_3; // @[lsu_bus_buffer.scala 526:126] - wire [1:0] _T_4399 = {io_lsu_busreq_m,1'h0}; // @[Cat.scala 29:58] - wire [1:0] _T_4400 = io_ldst_dual_m ? _T_4399 : {{1'd0}, io_lsu_busreq_m}; // @[lsu_bus_buffer.scala 528:28] - wire [1:0] _T_4401 = {io_lsu_busreq_r,1'h0}; // @[Cat.scala 29:58] - wire [1:0] _T_4402 = io_ldst_dual_r ? _T_4401 : {{1'd0}, io_lsu_busreq_r}; // @[lsu_bus_buffer.scala 528:94] - wire [2:0] _T_4403 = _T_4400 + _T_4402; // @[lsu_bus_buffer.scala 528:88] - wire [2:0] _GEN_392 = {{2'd0}, ibuf_valid}; // @[lsu_bus_buffer.scala 528:154] - wire [3:0] _T_4404 = _T_4403 + _GEN_392; // @[lsu_bus_buffer.scala 528:154] - wire [1:0] _T_4409 = _T_5 + _T_12; // @[lsu_bus_buffer.scala 528:217] - wire [1:0] _GEN_393 = {{1'd0}, _T_19}; // @[lsu_bus_buffer.scala 528:217] - wire [2:0] _T_4410 = _T_4409 + _GEN_393; // @[lsu_bus_buffer.scala 528:217] - wire [2:0] _GEN_394 = {{2'd0}, _T_26}; // @[lsu_bus_buffer.scala 528:217] - wire [3:0] _T_4411 = _T_4410 + _GEN_394; // @[lsu_bus_buffer.scala 528:217] - wire [3:0] buf_numvld_any = _T_4404 + _T_4411; // @[lsu_bus_buffer.scala 528:169] - wire _T_4482 = io_ldst_dual_d & io_dec_lsu_valid_raw_d; // @[lsu_bus_buffer.scala 534:52] - wire _T_4483 = buf_numvld_any >= 4'h3; // @[lsu_bus_buffer.scala 534:92] - wire _T_4484 = buf_numvld_any == 4'h4; // @[lsu_bus_buffer.scala 534:121] - wire _T_4486 = |buf_state_0; // @[lsu_bus_buffer.scala 535:52] - wire _T_4487 = |buf_state_1; // @[lsu_bus_buffer.scala 535:52] - wire _T_4488 = |buf_state_2; // @[lsu_bus_buffer.scala 535:52] - wire _T_4489 = |buf_state_3; // @[lsu_bus_buffer.scala 535:52] - wire _T_4490 = _T_4486 | _T_4487; // @[lsu_bus_buffer.scala 535:65] - wire _T_4491 = _T_4490 | _T_4488; // @[lsu_bus_buffer.scala 535:65] - wire _T_4492 = _T_4491 | _T_4489; // @[lsu_bus_buffer.scala 535:65] - wire _T_4493 = ~_T_4492; // @[lsu_bus_buffer.scala 535:34] - wire _T_4495 = _T_4493 & _T_852; // @[lsu_bus_buffer.scala 535:70] - wire _T_4498 = io_lsu_busreq_m & io_lsu_pkt_m_valid; // @[lsu_bus_buffer.scala 537:64] - wire _T_4499 = _T_4498 & io_lsu_pkt_m_bits_load; // @[lsu_bus_buffer.scala 537:85] - wire _T_4500 = ~io_flush_m_up; // @[lsu_bus_buffer.scala 537:112] - wire _T_4501 = _T_4499 & _T_4500; // @[lsu_bus_buffer.scala 537:110] - wire _T_4502 = ~io_ld_full_hit_m; // @[lsu_bus_buffer.scala 537:129] - wire _T_4504 = ~io_lsu_commit_r; // @[lsu_bus_buffer.scala 540:74] - reg lsu_nonblock_load_valid_r; // @[lsu_bus_buffer.scala 625:66] - wire _T_4518 = _T_2763 & _T_3637; // @[Mux.scala 27:72] - wire _T_4519 = _T_2785 & _T_3827; // @[Mux.scala 27:72] - wire _T_4520 = _T_2807 & _T_4017; // @[Mux.scala 27:72] - wire _T_4521 = _T_2829 & _T_4207; // @[Mux.scala 27:72] - wire _T_4522 = _T_4518 | _T_4519; // @[Mux.scala 27:72] - wire _T_4523 = _T_4522 | _T_4520; // @[Mux.scala 27:72] - wire lsu_nonblock_load_data_ready = _T_4523 | _T_4521; // @[Mux.scala 27:72] - wire _T_4529 = buf_error[0] & _T_3637; // @[lsu_bus_buffer.scala 543:121] - wire _T_4534 = buf_error[1] & _T_3827; // @[lsu_bus_buffer.scala 543:121] - wire _T_4539 = buf_error[2] & _T_4017; // @[lsu_bus_buffer.scala 543:121] - wire _T_4544 = buf_error[3] & _T_4207; // @[lsu_bus_buffer.scala 543:121] - wire _T_4545 = _T_2763 & _T_4529; // @[Mux.scala 27:72] - wire _T_4546 = _T_2785 & _T_4534; // @[Mux.scala 27:72] - wire _T_4547 = _T_2807 & _T_4539; // @[Mux.scala 27:72] - wire _T_4548 = _T_2829 & _T_4544; // @[Mux.scala 27:72] - wire _T_4549 = _T_4545 | _T_4546; // @[Mux.scala 27:72] - wire _T_4550 = _T_4549 | _T_4547; // @[Mux.scala 27:72] - wire _T_4557 = ~buf_dual_0; // @[lsu_bus_buffer.scala 544:122] - wire _T_4558 = ~buf_dualhi_0; // @[lsu_bus_buffer.scala 544:137] - wire _T_4559 = _T_4557 | _T_4558; // @[lsu_bus_buffer.scala 544:135] - wire _T_4560 = _T_4518 & _T_4559; // @[lsu_bus_buffer.scala 544:119] - wire _T_4565 = ~buf_dual_1; // @[lsu_bus_buffer.scala 544:122] - wire _T_4566 = ~buf_dualhi_1; // @[lsu_bus_buffer.scala 544:137] - wire _T_4567 = _T_4565 | _T_4566; // @[lsu_bus_buffer.scala 544:135] - wire _T_4568 = _T_4519 & _T_4567; // @[lsu_bus_buffer.scala 544:119] - wire _T_4573 = ~buf_dual_2; // @[lsu_bus_buffer.scala 544:122] - wire _T_4574 = ~buf_dualhi_2; // @[lsu_bus_buffer.scala 544:137] - wire _T_4575 = _T_4573 | _T_4574; // @[lsu_bus_buffer.scala 544:135] - wire _T_4576 = _T_4520 & _T_4575; // @[lsu_bus_buffer.scala 544:119] - wire _T_4581 = ~buf_dual_3; // @[lsu_bus_buffer.scala 544:122] - wire _T_4582 = ~buf_dualhi_3; // @[lsu_bus_buffer.scala 544:137] - wire _T_4583 = _T_4581 | _T_4582; // @[lsu_bus_buffer.scala 544:135] - wire _T_4584 = _T_4521 & _T_4583; // @[lsu_bus_buffer.scala 544:119] - wire [1:0] _T_4587 = _T_4576 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_4588 = _T_4584 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _GEN_395 = {{1'd0}, _T_4568}; // @[Mux.scala 27:72] - wire [1:0] _T_4590 = _GEN_395 | _T_4587; // @[Mux.scala 27:72] - wire [31:0] _T_4625 = _T_4560 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4626 = _T_4568 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4627 = _T_4576 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4628 = _T_4584 ? buf_data_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4629 = _T_4625 | _T_4626; // @[Mux.scala 27:72] - wire [31:0] _T_4630 = _T_4629 | _T_4627; // @[Mux.scala 27:72] - wire [31:0] lsu_nonblock_load_data_lo = _T_4630 | _T_4628; // @[Mux.scala 27:72] - wire _T_4637 = _T_4518 & _T_3635; // @[lsu_bus_buffer.scala 546:105] - wire _T_4643 = _T_4519 & _T_3825; // @[lsu_bus_buffer.scala 546:105] - wire _T_4649 = _T_4520 & _T_4015; // @[lsu_bus_buffer.scala 546:105] - wire _T_4655 = _T_4521 & _T_4205; // @[lsu_bus_buffer.scala 546:105] - wire [31:0] _T_4656 = _T_4637 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4657 = _T_4643 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4658 = _T_4649 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4659 = _T_4655 ? buf_data_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4660 = _T_4656 | _T_4657; // @[Mux.scala 27:72] - wire [31:0] _T_4661 = _T_4660 | _T_4658; // @[Mux.scala 27:72] - wire [31:0] lsu_nonblock_load_data_hi = _T_4661 | _T_4659; // @[Mux.scala 27:72] - wire _T_4663 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h0; // @[lsu_bus_buffer.scala 61:123] - wire _T_4664 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h1; // @[lsu_bus_buffer.scala 61:123] - wire _T_4665 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h2; // @[lsu_bus_buffer.scala 61:123] - wire _T_4666 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h3; // @[lsu_bus_buffer.scala 61:123] - wire [31:0] _T_4667 = _T_4663 ? buf_addr_0 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4668 = _T_4664 ? buf_addr_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4669 = _T_4665 ? buf_addr_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4670 = _T_4666 ? buf_addr_3 : 32'h0; // @[Mux.scala 27:72] + wire [2:0] _GEN_388 = {{1'd0}, buf_dualtag_3}; // @[lsu_bus_buffer.scala 476:94] + wire _T_4221 = io_lsu_axi_r_bits_id == _GEN_388; // @[lsu_bus_buffer.scala 476:94] + wire _T_4222 = _T_4220 & _T_4221; // @[lsu_bus_buffer.scala 476:74] + wire _T_4223 = _T_4215 | _T_4222; // @[lsu_bus_buffer.scala 475:71] + wire _T_4224 = bus_rsp_read & _T_4223; // @[lsu_bus_buffer.scala 474:25] + wire _T_4225 = _T_4210 | _T_4224; // @[lsu_bus_buffer.scala 473:105] + wire _GEN_280 = _T_4165 & _T_4225; // @[Conditional.scala 39:67] + wire _GEN_300 = _T_4131 ? 1'h0 : _GEN_280; // @[Conditional.scala 39:67] + wire _GEN_312 = _T_4127 ? 1'h0 : _GEN_300; // @[Conditional.scala 39:67] + wire buf_resp_state_bus_en_3 = _T_4104 ? 1'h0 : _GEN_312; // @[Conditional.scala 40:58] + wire [3:0] _T_4260 = buf_ldfwd >> buf_dualtag_3; // @[lsu_bus_buffer.scala 490:21] + wire _T_4263 = _T_4260[0] & _T_1349; // @[lsu_bus_buffer.scala 490:38] + wire _T_4264 = _T_4221 | _T_4263; // @[lsu_bus_buffer.scala 489:95] + wire _T_4265 = bus_rsp_read & _T_4264; // @[lsu_bus_buffer.scala 489:45] + wire _GEN_274 = _T_4250 & _T_4265; // @[Conditional.scala 39:67] + wire _GEN_281 = _T_4165 ? buf_resp_state_bus_en_3 : _GEN_274; // @[Conditional.scala 39:67] + wire _GEN_291 = _T_4131 ? 1'h0 : _GEN_281; // @[Conditional.scala 39:67] + wire _GEN_305 = _T_4127 ? 1'h0 : _GEN_291; // @[Conditional.scala 39:67] + wire buf_state_bus_en_3 = _T_4104 ? 1'h0 : _GEN_305; // @[Conditional.scala 40:58] + wire _T_4144 = buf_state_bus_en_3 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 460:49] + wire _T_4145 = _T_4144 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 460:70] + wire _T_4271 = RspPtr == 2'h3; // @[lsu_bus_buffer.scala 497:37] + wire _T_4272 = buf_dualtag_3 == RspPtr; // @[lsu_bus_buffer.scala 497:98] + wire _T_4273 = buf_dual_3 & _T_4272; // @[lsu_bus_buffer.scala 497:80] + wire _T_4274 = _T_4271 | _T_4273; // @[lsu_bus_buffer.scala 497:65] + wire _T_4275 = _T_4274 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 497:112] + wire _GEN_269 = _T_4268 ? _T_4275 : _T_4276; // @[Conditional.scala 39:67] + wire _GEN_275 = _T_4250 ? _T_4145 : _GEN_269; // @[Conditional.scala 39:67] + wire _GEN_282 = _T_4165 ? _T_4145 : _GEN_275; // @[Conditional.scala 39:67] + wire _GEN_292 = _T_4131 ? _T_4145 : _GEN_282; // @[Conditional.scala 39:67] + wire _GEN_302 = _T_4127 ? obuf_rdrsp_pend_en : _GEN_292; // @[Conditional.scala 39:67] + wire buf_state_en_3 = _T_4104 ? _T_4120 : _GEN_302; // @[Conditional.scala 40:58] + wire _T_2374 = _T_1825 & buf_state_en_3; // @[lsu_bus_buffer.scala 409:94] + wire _T_2384 = _T_2076 & _T_1828; // @[lsu_bus_buffer.scala 411:71] + wire _T_2386 = _T_2384 & _T_1793; // @[lsu_bus_buffer.scala 411:92] + wire _T_2387 = _T_4466 | _T_2386; // @[lsu_bus_buffer.scala 410:86] + wire _T_2391 = _T_2083 & _T_1829; // @[lsu_bus_buffer.scala 412:52] + wire _T_2393 = _T_2391 & _T_1795; // @[lsu_bus_buffer.scala 412:73] + wire _T_2394 = _T_2387 | _T_2393; // @[lsu_bus_buffer.scala 411:114] + wire _T_2395 = _T_2374 & _T_2394; // @[lsu_bus_buffer.scala 409:113] + wire _T_2397 = _T_2395 | buf_age_3[0]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2411 = _T_2384 & _T_1804; // @[lsu_bus_buffer.scala 411:92] + wire _T_2412 = _T_4471 | _T_2411; // @[lsu_bus_buffer.scala 410:86] + wire _T_2418 = _T_2391 & _T_1806; // @[lsu_bus_buffer.scala 412:73] + wire _T_2419 = _T_2412 | _T_2418; // @[lsu_bus_buffer.scala 411:114] + wire _T_2420 = _T_2374 & _T_2419; // @[lsu_bus_buffer.scala 409:113] + wire _T_2422 = _T_2420 | buf_age_3[1]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2436 = _T_2384 & _T_1815; // @[lsu_bus_buffer.scala 411:92] + wire _T_2437 = _T_4476 | _T_2436; // @[lsu_bus_buffer.scala 410:86] + wire _T_2443 = _T_2391 & _T_1817; // @[lsu_bus_buffer.scala 412:73] + wire _T_2444 = _T_2437 | _T_2443; // @[lsu_bus_buffer.scala 411:114] + wire _T_2445 = _T_2374 & _T_2444; // @[lsu_bus_buffer.scala 409:113] + wire _T_2447 = _T_2445 | buf_age_3[2]; // @[lsu_bus_buffer.scala 412:97] + wire _T_2461 = _T_2384 & _T_1826; // @[lsu_bus_buffer.scala 411:92] + wire _T_2462 = _T_4481 | _T_2461; // @[lsu_bus_buffer.scala 410:86] + wire _T_2468 = _T_2391 & _T_1828; // @[lsu_bus_buffer.scala 412:73] + wire _T_2469 = _T_2462 | _T_2468; // @[lsu_bus_buffer.scala 411:114] + wire _T_2470 = _T_2374 & _T_2469; // @[lsu_bus_buffer.scala 409:113] + wire _T_2472 = _T_2470 | buf_age_3[3]; // @[lsu_bus_buffer.scala 412:97] + wire [2:0] _T_2474 = {_T_2472,_T_2447,_T_2422}; // @[Cat.scala 29:58] + wire _T_2770 = buf_state_0 == 3'h6; // @[lsu_bus_buffer.scala 420:47] + wire _T_2771 = _T_1792 | _T_2770; // @[lsu_bus_buffer.scala 420:32] + wire _T_2772 = ~_T_2771; // @[lsu_bus_buffer.scala 420:6] + wire _T_2780 = _T_2772 | _T_2080; // @[lsu_bus_buffer.scala 420:59] + wire _T_2787 = _T_2780 | _T_2087; // @[lsu_bus_buffer.scala 421:110] + wire _T_2788 = _T_2068 & _T_2787; // @[lsu_bus_buffer.scala 419:112] + wire _T_2792 = buf_state_1 == 3'h6; // @[lsu_bus_buffer.scala 420:47] + wire _T_2793 = _T_1803 | _T_2792; // @[lsu_bus_buffer.scala 420:32] + wire _T_2794 = ~_T_2793; // @[lsu_bus_buffer.scala 420:6] + wire _T_2802 = _T_2794 | _T_2105; // @[lsu_bus_buffer.scala 420:59] + wire _T_2809 = _T_2802 | _T_2112; // @[lsu_bus_buffer.scala 421:110] + wire _T_2810 = _T_2068 & _T_2809; // @[lsu_bus_buffer.scala 419:112] + wire _T_2814 = buf_state_2 == 3'h6; // @[lsu_bus_buffer.scala 420:47] + wire _T_2815 = _T_1814 | _T_2814; // @[lsu_bus_buffer.scala 420:32] + wire _T_2816 = ~_T_2815; // @[lsu_bus_buffer.scala 420:6] + wire _T_2824 = _T_2816 | _T_2130; // @[lsu_bus_buffer.scala 420:59] + wire _T_2831 = _T_2824 | _T_2137; // @[lsu_bus_buffer.scala 421:110] + wire _T_2832 = _T_2068 & _T_2831; // @[lsu_bus_buffer.scala 419:112] + wire _T_2836 = buf_state_3 == 3'h6; // @[lsu_bus_buffer.scala 420:47] + wire _T_2837 = _T_1825 | _T_2836; // @[lsu_bus_buffer.scala 420:32] + wire _T_2838 = ~_T_2837; // @[lsu_bus_buffer.scala 420:6] + wire _T_2846 = _T_2838 | _T_2155; // @[lsu_bus_buffer.scala 420:59] + wire _T_2853 = _T_2846 | _T_2162; // @[lsu_bus_buffer.scala 421:110] + wire _T_2854 = _T_2068 & _T_2853; // @[lsu_bus_buffer.scala 419:112] + wire [3:0] buf_rspage_set_0 = {_T_2854,_T_2832,_T_2810,_T_2788}; // @[Cat.scala 29:58] + wire _T_2871 = _T_2772 | _T_2182; // @[lsu_bus_buffer.scala 420:59] + wire _T_2878 = _T_2871 | _T_2189; // @[lsu_bus_buffer.scala 421:110] + wire _T_2879 = _T_2170 & _T_2878; // @[lsu_bus_buffer.scala 419:112] + wire _T_2893 = _T_2794 | _T_2207; // @[lsu_bus_buffer.scala 420:59] + wire _T_2900 = _T_2893 | _T_2214; // @[lsu_bus_buffer.scala 421:110] + wire _T_2901 = _T_2170 & _T_2900; // @[lsu_bus_buffer.scala 419:112] + wire _T_2915 = _T_2816 | _T_2232; // @[lsu_bus_buffer.scala 420:59] + wire _T_2922 = _T_2915 | _T_2239; // @[lsu_bus_buffer.scala 421:110] + wire _T_2923 = _T_2170 & _T_2922; // @[lsu_bus_buffer.scala 419:112] + wire _T_2937 = _T_2838 | _T_2257; // @[lsu_bus_buffer.scala 420:59] + wire _T_2944 = _T_2937 | _T_2264; // @[lsu_bus_buffer.scala 421:110] + wire _T_2945 = _T_2170 & _T_2944; // @[lsu_bus_buffer.scala 419:112] + wire [3:0] buf_rspage_set_1 = {_T_2945,_T_2923,_T_2901,_T_2879}; // @[Cat.scala 29:58] + wire _T_2962 = _T_2772 | _T_2284; // @[lsu_bus_buffer.scala 420:59] + wire _T_2969 = _T_2962 | _T_2291; // @[lsu_bus_buffer.scala 421:110] + wire _T_2970 = _T_2272 & _T_2969; // @[lsu_bus_buffer.scala 419:112] + wire _T_2984 = _T_2794 | _T_2309; // @[lsu_bus_buffer.scala 420:59] + wire _T_2991 = _T_2984 | _T_2316; // @[lsu_bus_buffer.scala 421:110] + wire _T_2992 = _T_2272 & _T_2991; // @[lsu_bus_buffer.scala 419:112] + wire _T_3006 = _T_2816 | _T_2334; // @[lsu_bus_buffer.scala 420:59] + wire _T_3013 = _T_3006 | _T_2341; // @[lsu_bus_buffer.scala 421:110] + wire _T_3014 = _T_2272 & _T_3013; // @[lsu_bus_buffer.scala 419:112] + wire _T_3028 = _T_2838 | _T_2359; // @[lsu_bus_buffer.scala 420:59] + wire _T_3035 = _T_3028 | _T_2366; // @[lsu_bus_buffer.scala 421:110] + wire _T_3036 = _T_2272 & _T_3035; // @[lsu_bus_buffer.scala 419:112] + wire [3:0] buf_rspage_set_2 = {_T_3036,_T_3014,_T_2992,_T_2970}; // @[Cat.scala 29:58] + wire _T_3053 = _T_2772 | _T_2386; // @[lsu_bus_buffer.scala 420:59] + wire _T_3060 = _T_3053 | _T_2393; // @[lsu_bus_buffer.scala 421:110] + wire _T_3061 = _T_2374 & _T_3060; // @[lsu_bus_buffer.scala 419:112] + wire _T_3075 = _T_2794 | _T_2411; // @[lsu_bus_buffer.scala 420:59] + wire _T_3082 = _T_3075 | _T_2418; // @[lsu_bus_buffer.scala 421:110] + wire _T_3083 = _T_2374 & _T_3082; // @[lsu_bus_buffer.scala 419:112] + wire _T_3097 = _T_2816 | _T_2436; // @[lsu_bus_buffer.scala 420:59] + wire _T_3104 = _T_3097 | _T_2443; // @[lsu_bus_buffer.scala 421:110] + wire _T_3105 = _T_2374 & _T_3104; // @[lsu_bus_buffer.scala 419:112] + wire _T_3119 = _T_2838 | _T_2461; // @[lsu_bus_buffer.scala 420:59] + wire _T_3126 = _T_3119 | _T_2468; // @[lsu_bus_buffer.scala 421:110] + wire _T_3127 = _T_2374 & _T_3126; // @[lsu_bus_buffer.scala 419:112] + wire [3:0] buf_rspage_set_3 = {_T_3127,_T_3105,_T_3083,_T_3061}; // @[Cat.scala 29:58] + wire _T_3218 = _T_2836 | _T_1825; // @[lsu_bus_buffer.scala 424:110] + wire _T_3219 = ~_T_3218; // @[lsu_bus_buffer.scala 424:84] + wire _T_3220 = buf_rspageQ_0[3] & _T_3219; // @[lsu_bus_buffer.scala 424:82] + wire _T_3222 = _T_3220 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3210 = _T_2814 | _T_1814; // @[lsu_bus_buffer.scala 424:110] + wire _T_3211 = ~_T_3210; // @[lsu_bus_buffer.scala 424:84] + wire _T_3212 = buf_rspageQ_0[2] & _T_3211; // @[lsu_bus_buffer.scala 424:82] + wire _T_3214 = _T_3212 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3202 = _T_2792 | _T_1803; // @[lsu_bus_buffer.scala 424:110] + wire _T_3203 = ~_T_3202; // @[lsu_bus_buffer.scala 424:84] + wire _T_3204 = buf_rspageQ_0[1] & _T_3203; // @[lsu_bus_buffer.scala 424:82] + wire _T_3206 = _T_3204 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3194 = _T_2770 | _T_1792; // @[lsu_bus_buffer.scala 424:110] + wire _T_3195 = ~_T_3194; // @[lsu_bus_buffer.scala 424:84] + wire _T_3196 = buf_rspageQ_0[0] & _T_3195; // @[lsu_bus_buffer.scala 424:82] + wire _T_3198 = _T_3196 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire [3:0] buf_rspage_0 = {_T_3222,_T_3214,_T_3206,_T_3198}; // @[Cat.scala 29:58] + wire _T_3133 = buf_rspage_set_0[0] | buf_rspage_0[0]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3136 = buf_rspage_set_0[1] | buf_rspage_0[1]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3139 = buf_rspage_set_0[2] | buf_rspage_0[2]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3142 = buf_rspage_set_0[3] | buf_rspage_0[3]; // @[lsu_bus_buffer.scala 423:88] + wire [2:0] _T_3144 = {_T_3142,_T_3139,_T_3136}; // @[Cat.scala 29:58] + wire _T_3255 = buf_rspageQ_1[3] & _T_3219; // @[lsu_bus_buffer.scala 424:82] + wire _T_3257 = _T_3255 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3247 = buf_rspageQ_1[2] & _T_3211; // @[lsu_bus_buffer.scala 424:82] + wire _T_3249 = _T_3247 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3239 = buf_rspageQ_1[1] & _T_3203; // @[lsu_bus_buffer.scala 424:82] + wire _T_3241 = _T_3239 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3231 = buf_rspageQ_1[0] & _T_3195; // @[lsu_bus_buffer.scala 424:82] + wire _T_3233 = _T_3231 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire [3:0] buf_rspage_1 = {_T_3257,_T_3249,_T_3241,_T_3233}; // @[Cat.scala 29:58] + wire _T_3148 = buf_rspage_set_1[0] | buf_rspage_1[0]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3151 = buf_rspage_set_1[1] | buf_rspage_1[1]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3154 = buf_rspage_set_1[2] | buf_rspage_1[2]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3157 = buf_rspage_set_1[3] | buf_rspage_1[3]; // @[lsu_bus_buffer.scala 423:88] + wire [2:0] _T_3159 = {_T_3157,_T_3154,_T_3151}; // @[Cat.scala 29:58] + wire _T_3290 = buf_rspageQ_2[3] & _T_3219; // @[lsu_bus_buffer.scala 424:82] + wire _T_3292 = _T_3290 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3282 = buf_rspageQ_2[2] & _T_3211; // @[lsu_bus_buffer.scala 424:82] + wire _T_3284 = _T_3282 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3274 = buf_rspageQ_2[1] & _T_3203; // @[lsu_bus_buffer.scala 424:82] + wire _T_3276 = _T_3274 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3266 = buf_rspageQ_2[0] & _T_3195; // @[lsu_bus_buffer.scala 424:82] + wire _T_3268 = _T_3266 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire [3:0] buf_rspage_2 = {_T_3292,_T_3284,_T_3276,_T_3268}; // @[Cat.scala 29:58] + wire _T_3163 = buf_rspage_set_2[0] | buf_rspage_2[0]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3166 = buf_rspage_set_2[1] | buf_rspage_2[1]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3169 = buf_rspage_set_2[2] | buf_rspage_2[2]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3172 = buf_rspage_set_2[3] | buf_rspage_2[3]; // @[lsu_bus_buffer.scala 423:88] + wire [2:0] _T_3174 = {_T_3172,_T_3169,_T_3166}; // @[Cat.scala 29:58] + wire _T_3325 = buf_rspageQ_3[3] & _T_3219; // @[lsu_bus_buffer.scala 424:82] + wire _T_3327 = _T_3325 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3317 = buf_rspageQ_3[2] & _T_3211; // @[lsu_bus_buffer.scala 424:82] + wire _T_3319 = _T_3317 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3309 = buf_rspageQ_3[1] & _T_3203; // @[lsu_bus_buffer.scala 424:82] + wire _T_3311 = _T_3309 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire _T_3301 = buf_rspageQ_3[0] & _T_3195; // @[lsu_bus_buffer.scala 424:82] + wire _T_3303 = _T_3301 & _T_2594; // @[lsu_bus_buffer.scala 424:136] + wire [3:0] buf_rspage_3 = {_T_3327,_T_3319,_T_3311,_T_3303}; // @[Cat.scala 29:58] + wire _T_3178 = buf_rspage_set_3[0] | buf_rspage_3[0]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3181 = buf_rspage_set_3[1] | buf_rspage_3[1]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3184 = buf_rspage_set_3[2] | buf_rspage_3[2]; // @[lsu_bus_buffer.scala 423:88] + wire _T_3187 = buf_rspage_set_3[3] | buf_rspage_3[3]; // @[lsu_bus_buffer.scala 423:88] + wire [2:0] _T_3189 = {_T_3187,_T_3184,_T_3181}; // @[Cat.scala 29:58] + wire _T_3332 = ibuf_drain_vld & _T_1793; // @[lsu_bus_buffer.scala 425:63] + wire _T_3334 = ibuf_drain_vld & _T_1804; // @[lsu_bus_buffer.scala 425:63] + wire _T_3336 = ibuf_drain_vld & _T_1815; // @[lsu_bus_buffer.scala 425:63] + wire _T_3338 = ibuf_drain_vld & _T_1826; // @[lsu_bus_buffer.scala 425:63] + wire [3:0] ibuf_drainvec_vld = {_T_3338,_T_3336,_T_3334,_T_3332}; // @[Cat.scala 29:58] + wire _T_3346 = _T_3540 & _T_1796; // @[lsu_bus_buffer.scala 427:35] + wire _T_3355 = _T_3540 & _T_1807; // @[lsu_bus_buffer.scala 427:35] + wire _T_3364 = _T_3540 & _T_1818; // @[lsu_bus_buffer.scala 427:35] + wire _T_3373 = _T_3540 & _T_1829; // @[lsu_bus_buffer.scala 427:35] + wire _T_3403 = ibuf_drainvec_vld[0] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 429:45] + wire _T_3405 = ibuf_drainvec_vld[1] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 429:45] + wire _T_3407 = ibuf_drainvec_vld[2] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 429:45] + wire _T_3409 = ibuf_drainvec_vld[3] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 429:45] + wire [3:0] buf_dual_in = {_T_3409,_T_3407,_T_3405,_T_3403}; // @[Cat.scala 29:58] + wire _T_3414 = ibuf_drainvec_vld[0] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 430:47] + wire _T_3416 = ibuf_drainvec_vld[1] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 430:47] + wire _T_3418 = ibuf_drainvec_vld[2] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 430:47] + wire _T_3420 = ibuf_drainvec_vld[3] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 430:47] + wire [3:0] buf_samedw_in = {_T_3420,_T_3418,_T_3416,_T_3414}; // @[Cat.scala 29:58] + wire _T_3425 = ibuf_nomerge | ibuf_force_drain; // @[lsu_bus_buffer.scala 431:84] + wire _T_3426 = ibuf_drainvec_vld[0] ? _T_3425 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 431:48] + wire _T_3429 = ibuf_drainvec_vld[1] ? _T_3425 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 431:48] + wire _T_3432 = ibuf_drainvec_vld[2] ? _T_3425 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 431:48] + wire _T_3435 = ibuf_drainvec_vld[3] ? _T_3425 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 431:48] + wire [3:0] buf_nomerge_in = {_T_3435,_T_3432,_T_3429,_T_3426}; // @[Cat.scala 29:58] + wire _T_3443 = ibuf_drainvec_vld[0] ? ibuf_dual : _T_3346; // @[lsu_bus_buffer.scala 432:47] + wire _T_3448 = ibuf_drainvec_vld[1] ? ibuf_dual : _T_3355; // @[lsu_bus_buffer.scala 432:47] + wire _T_3453 = ibuf_drainvec_vld[2] ? ibuf_dual : _T_3364; // @[lsu_bus_buffer.scala 432:47] + wire _T_3458 = ibuf_drainvec_vld[3] ? ibuf_dual : _T_3373; // @[lsu_bus_buffer.scala 432:47] + wire [3:0] buf_dualhi_in = {_T_3458,_T_3453,_T_3448,_T_3443}; // @[Cat.scala 29:58] + wire _T_3487 = ibuf_drainvec_vld[0] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 434:51] + wire _T_3489 = ibuf_drainvec_vld[1] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 434:51] + wire _T_3491 = ibuf_drainvec_vld[2] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 434:51] + wire _T_3493 = ibuf_drainvec_vld[3] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 434:51] + wire [3:0] buf_sideeffect_in = {_T_3493,_T_3491,_T_3489,_T_3487}; // @[Cat.scala 29:58] + wire _T_3498 = ibuf_drainvec_vld[0] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 435:47] + wire _T_3500 = ibuf_drainvec_vld[1] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 435:47] + wire _T_3502 = ibuf_drainvec_vld[2] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 435:47] + wire _T_3504 = ibuf_drainvec_vld[3] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 435:47] + wire [3:0] buf_unsign_in = {_T_3504,_T_3502,_T_3500,_T_3498}; // @[Cat.scala 29:58] + wire _T_3521 = ibuf_drainvec_vld[0] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 437:46] + wire _T_3523 = ibuf_drainvec_vld[1] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 437:46] + wire _T_3525 = ibuf_drainvec_vld[2] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 437:46] + wire _T_3527 = ibuf_drainvec_vld[3] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 437:46] + wire [3:0] buf_write_in = {_T_3527,_T_3525,_T_3523,_T_3521}; // @[Cat.scala 29:58] + wire _T_3560 = obuf_nosend & bus_rsp_read; // @[lsu_bus_buffer.scala 457:89] + wire _T_3562 = _T_3560 & _T_1349; // @[lsu_bus_buffer.scala 457:104] + wire _T_3575 = buf_state_en_0 & _T_3645; // @[lsu_bus_buffer.scala 462:44] + wire _T_3576 = _T_3575 & obuf_nosend; // @[lsu_bus_buffer.scala 462:60] + wire _T_3578 = _T_3576 & _T_2594; // @[lsu_bus_buffer.scala 462:74] + wire _T_3581 = _T_3571 & obuf_nosend; // @[lsu_bus_buffer.scala 464:67] + wire _T_3582 = _T_3581 & bus_rsp_read; // @[lsu_bus_buffer.scala 464:81] + wire _T_4841 = io_lsu_axi_r_bits_resp != 2'h0; // @[lsu_bus_buffer.scala 574:64] + wire bus_rsp_read_error = bus_rsp_read & _T_4841; // @[lsu_bus_buffer.scala 574:38] + wire _T_3585 = _T_3581 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 465:82] + wire _T_3659 = bus_rsp_read_error & _T_1349; // @[lsu_bus_buffer.scala 480:91] + wire _T_3661 = bus_rsp_read_error & buf_ldfwd[0]; // @[lsu_bus_buffer.scala 481:31] + wire _T_3663 = _T_3661 & _T_1349; // @[lsu_bus_buffer.scala 481:46] + wire _T_3664 = _T_3659 | _T_3663; // @[lsu_bus_buffer.scala 480:143] + wire _T_4839 = io_lsu_axi_b_bits_resp != 2'h0; // @[lsu_bus_buffer.scala 573:66] + wire bus_rsp_write_error = bus_rsp_write & _T_4839; // @[lsu_bus_buffer.scala 573:40] + wire _T_3666 = bus_rsp_write_error & _T_3636; // @[lsu_bus_buffer.scala 482:33] + wire _T_3667 = _T_3664 | _T_3666; // @[lsu_bus_buffer.scala 481:88] + wire _T_3668 = _T_3571 & _T_3667; // @[lsu_bus_buffer.scala 480:68] + wire _GEN_56 = _T_3592 & _T_3668; // @[Conditional.scala 39:67] + wire _GEN_69 = _T_3558 ? _T_3585 : _GEN_56; // @[Conditional.scala 39:67] + wire _GEN_82 = _T_3554 ? 1'h0 : _GEN_69; // @[Conditional.scala 39:67] + wire buf_error_en_0 = _T_3531 ? 1'h0 : _GEN_82; // @[Conditional.scala 40:58] + wire _T_3594 = ~bus_rsp_write_error; // @[lsu_bus_buffer.scala 470:75] + wire _T_3595 = buf_write[0] & _T_3594; // @[lsu_bus_buffer.scala 470:73] + wire _T_3596 = io_dec_tlu_force_halt | _T_3595; // @[lsu_bus_buffer.scala 470:57] + wire _T_3598 = ~buf_samedw_0; // @[lsu_bus_buffer.scala 471:30] + wire _T_3599 = buf_dual_0 & _T_3598; // @[lsu_bus_buffer.scala 471:28] + wire _T_3602 = _T_3599 & _T_3645; // @[lsu_bus_buffer.scala 471:45] + wire [2:0] _GEN_29 = 2'h1 == buf_dualtag_0 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 471:90] + wire [2:0] _GEN_30 = 2'h2 == buf_dualtag_0 ? buf_state_2 : _GEN_29; // @[lsu_bus_buffer.scala 471:90] + wire [2:0] _GEN_31 = 2'h3 == buf_dualtag_0 ? buf_state_3 : _GEN_30; // @[lsu_bus_buffer.scala 471:90] + wire _T_3603 = _GEN_31 != 3'h4; // @[lsu_bus_buffer.scala 471:90] + wire _T_3604 = _T_3602 & _T_3603; // @[lsu_bus_buffer.scala 471:61] + wire _T_4489 = _T_2717 | _T_2714; // @[lsu_bus_buffer.scala 534:93] + wire _T_4490 = _T_4489 | _T_2711; // @[lsu_bus_buffer.scala 534:93] + wire any_done_wait_state = _T_4490 | _T_2708; // @[lsu_bus_buffer.scala 534:93] + wire _T_3606 = buf_ldfwd[0] | any_done_wait_state; // @[lsu_bus_buffer.scala 472:31] + wire _T_3612 = buf_dualtag_0 == 2'h0; // @[lsu_bus_buffer.scala 60:118] + wire _T_3614 = buf_dualtag_0 == 2'h1; // @[lsu_bus_buffer.scala 60:118] + wire _T_3616 = buf_dualtag_0 == 2'h2; // @[lsu_bus_buffer.scala 60:118] + wire _T_3618 = buf_dualtag_0 == 2'h3; // @[lsu_bus_buffer.scala 60:118] + wire _T_3620 = _T_3612 & buf_ldfwd[0]; // @[Mux.scala 27:72] + wire _T_3621 = _T_3614 & buf_ldfwd[1]; // @[Mux.scala 27:72] + wire _T_3622 = _T_3616 & buf_ldfwd[2]; // @[Mux.scala 27:72] + wire _T_3623 = _T_3618 & buf_ldfwd[3]; // @[Mux.scala 27:72] + wire _T_3624 = _T_3620 | _T_3621; // @[Mux.scala 27:72] + wire _T_3625 = _T_3624 | _T_3622; // @[Mux.scala 27:72] + wire _T_3626 = _T_3625 | _T_3623; // @[Mux.scala 27:72] + wire _T_3628 = _T_3602 & _T_3626; // @[lsu_bus_buffer.scala 472:101] + wire _T_3629 = _GEN_31 == 3'h4; // @[lsu_bus_buffer.scala 472:167] + wire _T_3630 = _T_3628 & _T_3629; // @[lsu_bus_buffer.scala 472:138] + wire _T_3631 = _T_3630 & any_done_wait_state; // @[lsu_bus_buffer.scala 472:187] + wire _T_3632 = _T_3606 | _T_3631; // @[lsu_bus_buffer.scala 472:53] + wire _T_3655 = buf_state_bus_en_0 & bus_rsp_read; // @[lsu_bus_buffer.scala 479:47] + wire _T_3656 = _T_3655 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 479:62] + wire _T_3669 = ~buf_error_en_0; // @[lsu_bus_buffer.scala 483:50] + wire _T_3670 = buf_state_en_0 & _T_3669; // @[lsu_bus_buffer.scala 483:48] + wire _T_3682 = buf_ldfwd[0] | _T_3687[0]; // @[lsu_bus_buffer.scala 488:90] + wire _T_3683 = _T_3682 | any_done_wait_state; // @[lsu_bus_buffer.scala 488:118] + wire _GEN_39 = _T_3703 ? buf_state_en_0 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] + wire _GEN_43 = _T_3695 ? io_dec_tlu_force_halt : _T_3703; // @[Conditional.scala 39:67] + wire _GEN_44 = _T_3695 ? io_dec_tlu_force_halt : _GEN_39; // @[Conditional.scala 39:67] + wire _GEN_49 = _T_3677 ? io_dec_tlu_force_halt : _GEN_43; // @[Conditional.scala 39:67] + wire _GEN_50 = _T_3677 ? io_dec_tlu_force_halt : _GEN_44; // @[Conditional.scala 39:67] + wire _GEN_55 = _T_3592 & _T_3656; // @[Conditional.scala 39:67] + wire _GEN_59 = _T_3592 ? io_dec_tlu_force_halt : _GEN_49; // @[Conditional.scala 39:67] + wire _GEN_60 = _T_3592 ? io_dec_tlu_force_halt : _GEN_50; // @[Conditional.scala 39:67] + wire _GEN_66 = _T_3558 ? _T_3578 : _GEN_60; // @[Conditional.scala 39:67] + wire _GEN_68 = _T_3558 ? _T_3582 : _GEN_55; // @[Conditional.scala 39:67] + wire _GEN_71 = _T_3558 ? io_dec_tlu_force_halt : _GEN_59; // @[Conditional.scala 39:67] + wire _GEN_76 = _T_3554 ? io_dec_tlu_force_halt : _GEN_71; // @[Conditional.scala 39:67] + wire _GEN_79 = _T_3554 ? io_dec_tlu_force_halt : _GEN_66; // @[Conditional.scala 39:67] + wire _GEN_81 = _T_3554 ? 1'h0 : _GEN_68; // @[Conditional.scala 39:67] + wire buf_wr_en_0 = _T_3531 & buf_state_en_0; // @[Conditional.scala 40:58] + wire buf_data_en_0 = _T_3531 ? buf_state_en_0 : _GEN_81; // @[Conditional.scala 40:58] + wire buf_rst_0 = _T_3531 ? io_dec_tlu_force_halt : _GEN_76; // @[Conditional.scala 40:58] + wire buf_ldfwd_en_0 = _T_3531 ? io_dec_tlu_force_halt : _GEN_79; // @[Conditional.scala 40:58] + wire _T_3766 = buf_state_en_1 & _T_3836; // @[lsu_bus_buffer.scala 462:44] + wire _T_3767 = _T_3766 & obuf_nosend; // @[lsu_bus_buffer.scala 462:60] + wire _T_3769 = _T_3767 & _T_2594; // @[lsu_bus_buffer.scala 462:74] + wire _T_3772 = _T_3762 & obuf_nosend; // @[lsu_bus_buffer.scala 464:67] + wire _T_3773 = _T_3772 & bus_rsp_read; // @[lsu_bus_buffer.scala 464:81] + wire _T_3776 = _T_3772 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 465:82] + wire _T_3850 = bus_rsp_read_error & _T_3829; // @[lsu_bus_buffer.scala 480:91] + wire _T_3852 = bus_rsp_read_error & buf_ldfwd[1]; // @[lsu_bus_buffer.scala 481:31] + wire _T_3854 = _T_3852 & _T_1349; // @[lsu_bus_buffer.scala 481:46] + wire _T_3855 = _T_3850 | _T_3854; // @[lsu_bus_buffer.scala 480:143] + wire _T_3857 = bus_rsp_write_error & _T_3827; // @[lsu_bus_buffer.scala 482:33] + wire _T_3858 = _T_3855 | _T_3857; // @[lsu_bus_buffer.scala 481:88] + wire _T_3859 = _T_3762 & _T_3858; // @[lsu_bus_buffer.scala 480:68] + wire _GEN_132 = _T_3783 & _T_3859; // @[Conditional.scala 39:67] + wire _GEN_145 = _T_3749 ? _T_3776 : _GEN_132; // @[Conditional.scala 39:67] + wire _GEN_158 = _T_3745 ? 1'h0 : _GEN_145; // @[Conditional.scala 39:67] + wire buf_error_en_1 = _T_3722 ? 1'h0 : _GEN_158; // @[Conditional.scala 40:58] + wire _T_3786 = buf_write[1] & _T_3594; // @[lsu_bus_buffer.scala 470:73] + wire _T_3787 = io_dec_tlu_force_halt | _T_3786; // @[lsu_bus_buffer.scala 470:57] + wire _T_3789 = ~buf_samedw_1; // @[lsu_bus_buffer.scala 471:30] + wire _T_3790 = buf_dual_1 & _T_3789; // @[lsu_bus_buffer.scala 471:28] + wire _T_3793 = _T_3790 & _T_3836; // @[lsu_bus_buffer.scala 471:45] + wire [2:0] _GEN_105 = 2'h1 == buf_dualtag_1 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 471:90] + wire [2:0] _GEN_106 = 2'h2 == buf_dualtag_1 ? buf_state_2 : _GEN_105; // @[lsu_bus_buffer.scala 471:90] + wire [2:0] _GEN_107 = 2'h3 == buf_dualtag_1 ? buf_state_3 : _GEN_106; // @[lsu_bus_buffer.scala 471:90] + wire _T_3794 = _GEN_107 != 3'h4; // @[lsu_bus_buffer.scala 471:90] + wire _T_3795 = _T_3793 & _T_3794; // @[lsu_bus_buffer.scala 471:61] + wire _T_3797 = buf_ldfwd[1] | any_done_wait_state; // @[lsu_bus_buffer.scala 472:31] + wire _T_3803 = buf_dualtag_1 == 2'h0; // @[lsu_bus_buffer.scala 60:118] + wire _T_3805 = buf_dualtag_1 == 2'h1; // @[lsu_bus_buffer.scala 60:118] + wire _T_3807 = buf_dualtag_1 == 2'h2; // @[lsu_bus_buffer.scala 60:118] + wire _T_3809 = buf_dualtag_1 == 2'h3; // @[lsu_bus_buffer.scala 60:118] + wire _T_3811 = _T_3803 & buf_ldfwd[0]; // @[Mux.scala 27:72] + wire _T_3812 = _T_3805 & buf_ldfwd[1]; // @[Mux.scala 27:72] + wire _T_3813 = _T_3807 & buf_ldfwd[2]; // @[Mux.scala 27:72] + wire _T_3814 = _T_3809 & buf_ldfwd[3]; // @[Mux.scala 27:72] + wire _T_3815 = _T_3811 | _T_3812; // @[Mux.scala 27:72] + wire _T_3816 = _T_3815 | _T_3813; // @[Mux.scala 27:72] + wire _T_3817 = _T_3816 | _T_3814; // @[Mux.scala 27:72] + wire _T_3819 = _T_3793 & _T_3817; // @[lsu_bus_buffer.scala 472:101] + wire _T_3820 = _GEN_107 == 3'h4; // @[lsu_bus_buffer.scala 472:167] + wire _T_3821 = _T_3819 & _T_3820; // @[lsu_bus_buffer.scala 472:138] + wire _T_3822 = _T_3821 & any_done_wait_state; // @[lsu_bus_buffer.scala 472:187] + wire _T_3823 = _T_3797 | _T_3822; // @[lsu_bus_buffer.scala 472:53] + wire _T_3846 = buf_state_bus_en_1 & bus_rsp_read; // @[lsu_bus_buffer.scala 479:47] + wire _T_3847 = _T_3846 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 479:62] + wire _T_3860 = ~buf_error_en_1; // @[lsu_bus_buffer.scala 483:50] + wire _T_3861 = buf_state_en_1 & _T_3860; // @[lsu_bus_buffer.scala 483:48] + wire _T_3873 = buf_ldfwd[1] | _T_3878[0]; // @[lsu_bus_buffer.scala 488:90] + wire _T_3874 = _T_3873 | any_done_wait_state; // @[lsu_bus_buffer.scala 488:118] + wire _GEN_115 = _T_3894 ? buf_state_en_1 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] + wire _GEN_119 = _T_3886 ? io_dec_tlu_force_halt : _T_3894; // @[Conditional.scala 39:67] + wire _GEN_120 = _T_3886 ? io_dec_tlu_force_halt : _GEN_115; // @[Conditional.scala 39:67] + wire _GEN_125 = _T_3868 ? io_dec_tlu_force_halt : _GEN_119; // @[Conditional.scala 39:67] + wire _GEN_126 = _T_3868 ? io_dec_tlu_force_halt : _GEN_120; // @[Conditional.scala 39:67] + wire _GEN_131 = _T_3783 & _T_3847; // @[Conditional.scala 39:67] + wire _GEN_135 = _T_3783 ? io_dec_tlu_force_halt : _GEN_125; // @[Conditional.scala 39:67] + wire _GEN_136 = _T_3783 ? io_dec_tlu_force_halt : _GEN_126; // @[Conditional.scala 39:67] + wire _GEN_142 = _T_3749 ? _T_3769 : _GEN_136; // @[Conditional.scala 39:67] + wire _GEN_144 = _T_3749 ? _T_3773 : _GEN_131; // @[Conditional.scala 39:67] + wire _GEN_147 = _T_3749 ? io_dec_tlu_force_halt : _GEN_135; // @[Conditional.scala 39:67] + wire _GEN_152 = _T_3745 ? io_dec_tlu_force_halt : _GEN_147; // @[Conditional.scala 39:67] + wire _GEN_155 = _T_3745 ? io_dec_tlu_force_halt : _GEN_142; // @[Conditional.scala 39:67] + wire _GEN_157 = _T_3745 ? 1'h0 : _GEN_144; // @[Conditional.scala 39:67] + wire buf_wr_en_1 = _T_3722 & buf_state_en_1; // @[Conditional.scala 40:58] + wire buf_data_en_1 = _T_3722 ? buf_state_en_1 : _GEN_157; // @[Conditional.scala 40:58] + wire buf_rst_1 = _T_3722 ? io_dec_tlu_force_halt : _GEN_152; // @[Conditional.scala 40:58] + wire buf_ldfwd_en_1 = _T_3722 ? io_dec_tlu_force_halt : _GEN_155; // @[Conditional.scala 40:58] + wire _T_3957 = buf_state_en_2 & _T_4027; // @[lsu_bus_buffer.scala 462:44] + wire _T_3958 = _T_3957 & obuf_nosend; // @[lsu_bus_buffer.scala 462:60] + wire _T_3960 = _T_3958 & _T_2594; // @[lsu_bus_buffer.scala 462:74] + wire _T_3963 = _T_3953 & obuf_nosend; // @[lsu_bus_buffer.scala 464:67] + wire _T_3964 = _T_3963 & bus_rsp_read; // @[lsu_bus_buffer.scala 464:81] + wire _T_3967 = _T_3963 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 465:82] + wire _T_4041 = bus_rsp_read_error & _T_4020; // @[lsu_bus_buffer.scala 480:91] + wire _T_4043 = bus_rsp_read_error & buf_ldfwd[2]; // @[lsu_bus_buffer.scala 481:31] + wire _T_4045 = _T_4043 & _T_1349; // @[lsu_bus_buffer.scala 481:46] + wire _T_4046 = _T_4041 | _T_4045; // @[lsu_bus_buffer.scala 480:143] + wire _T_4048 = bus_rsp_write_error & _T_4018; // @[lsu_bus_buffer.scala 482:33] + wire _T_4049 = _T_4046 | _T_4048; // @[lsu_bus_buffer.scala 481:88] + wire _T_4050 = _T_3953 & _T_4049; // @[lsu_bus_buffer.scala 480:68] + wire _GEN_208 = _T_3974 & _T_4050; // @[Conditional.scala 39:67] + wire _GEN_221 = _T_3940 ? _T_3967 : _GEN_208; // @[Conditional.scala 39:67] + wire _GEN_234 = _T_3936 ? 1'h0 : _GEN_221; // @[Conditional.scala 39:67] + wire buf_error_en_2 = _T_3913 ? 1'h0 : _GEN_234; // @[Conditional.scala 40:58] + wire _T_3977 = buf_write[2] & _T_3594; // @[lsu_bus_buffer.scala 470:73] + wire _T_3978 = io_dec_tlu_force_halt | _T_3977; // @[lsu_bus_buffer.scala 470:57] + wire _T_3980 = ~buf_samedw_2; // @[lsu_bus_buffer.scala 471:30] + wire _T_3981 = buf_dual_2 & _T_3980; // @[lsu_bus_buffer.scala 471:28] + wire _T_3984 = _T_3981 & _T_4027; // @[lsu_bus_buffer.scala 471:45] + wire [2:0] _GEN_181 = 2'h1 == buf_dualtag_2 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 471:90] + wire [2:0] _GEN_182 = 2'h2 == buf_dualtag_2 ? buf_state_2 : _GEN_181; // @[lsu_bus_buffer.scala 471:90] + wire [2:0] _GEN_183 = 2'h3 == buf_dualtag_2 ? buf_state_3 : _GEN_182; // @[lsu_bus_buffer.scala 471:90] + wire _T_3985 = _GEN_183 != 3'h4; // @[lsu_bus_buffer.scala 471:90] + wire _T_3986 = _T_3984 & _T_3985; // @[lsu_bus_buffer.scala 471:61] + wire _T_3988 = buf_ldfwd[2] | any_done_wait_state; // @[lsu_bus_buffer.scala 472:31] + wire _T_3994 = buf_dualtag_2 == 2'h0; // @[lsu_bus_buffer.scala 60:118] + wire _T_3996 = buf_dualtag_2 == 2'h1; // @[lsu_bus_buffer.scala 60:118] + wire _T_3998 = buf_dualtag_2 == 2'h2; // @[lsu_bus_buffer.scala 60:118] + wire _T_4000 = buf_dualtag_2 == 2'h3; // @[lsu_bus_buffer.scala 60:118] + wire _T_4002 = _T_3994 & buf_ldfwd[0]; // @[Mux.scala 27:72] + wire _T_4003 = _T_3996 & buf_ldfwd[1]; // @[Mux.scala 27:72] + wire _T_4004 = _T_3998 & buf_ldfwd[2]; // @[Mux.scala 27:72] + wire _T_4005 = _T_4000 & buf_ldfwd[3]; // @[Mux.scala 27:72] + wire _T_4006 = _T_4002 | _T_4003; // @[Mux.scala 27:72] + wire _T_4007 = _T_4006 | _T_4004; // @[Mux.scala 27:72] + wire _T_4008 = _T_4007 | _T_4005; // @[Mux.scala 27:72] + wire _T_4010 = _T_3984 & _T_4008; // @[lsu_bus_buffer.scala 472:101] + wire _T_4011 = _GEN_183 == 3'h4; // @[lsu_bus_buffer.scala 472:167] + wire _T_4012 = _T_4010 & _T_4011; // @[lsu_bus_buffer.scala 472:138] + wire _T_4013 = _T_4012 & any_done_wait_state; // @[lsu_bus_buffer.scala 472:187] + wire _T_4014 = _T_3988 | _T_4013; // @[lsu_bus_buffer.scala 472:53] + wire _T_4037 = buf_state_bus_en_2 & bus_rsp_read; // @[lsu_bus_buffer.scala 479:47] + wire _T_4038 = _T_4037 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 479:62] + wire _T_4051 = ~buf_error_en_2; // @[lsu_bus_buffer.scala 483:50] + wire _T_4052 = buf_state_en_2 & _T_4051; // @[lsu_bus_buffer.scala 483:48] + wire _T_4064 = buf_ldfwd[2] | _T_4069[0]; // @[lsu_bus_buffer.scala 488:90] + wire _T_4065 = _T_4064 | any_done_wait_state; // @[lsu_bus_buffer.scala 488:118] + wire _GEN_191 = _T_4085 ? buf_state_en_2 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] + wire _GEN_195 = _T_4077 ? io_dec_tlu_force_halt : _T_4085; // @[Conditional.scala 39:67] + wire _GEN_196 = _T_4077 ? io_dec_tlu_force_halt : _GEN_191; // @[Conditional.scala 39:67] + wire _GEN_201 = _T_4059 ? io_dec_tlu_force_halt : _GEN_195; // @[Conditional.scala 39:67] + wire _GEN_202 = _T_4059 ? io_dec_tlu_force_halt : _GEN_196; // @[Conditional.scala 39:67] + wire _GEN_207 = _T_3974 & _T_4038; // @[Conditional.scala 39:67] + wire _GEN_211 = _T_3974 ? io_dec_tlu_force_halt : _GEN_201; // @[Conditional.scala 39:67] + wire _GEN_212 = _T_3974 ? io_dec_tlu_force_halt : _GEN_202; // @[Conditional.scala 39:67] + wire _GEN_218 = _T_3940 ? _T_3960 : _GEN_212; // @[Conditional.scala 39:67] + wire _GEN_220 = _T_3940 ? _T_3964 : _GEN_207; // @[Conditional.scala 39:67] + wire _GEN_223 = _T_3940 ? io_dec_tlu_force_halt : _GEN_211; // @[Conditional.scala 39:67] + wire _GEN_228 = _T_3936 ? io_dec_tlu_force_halt : _GEN_223; // @[Conditional.scala 39:67] + wire _GEN_231 = _T_3936 ? io_dec_tlu_force_halt : _GEN_218; // @[Conditional.scala 39:67] + wire _GEN_233 = _T_3936 ? 1'h0 : _GEN_220; // @[Conditional.scala 39:67] + wire buf_wr_en_2 = _T_3913 & buf_state_en_2; // @[Conditional.scala 40:58] + wire buf_data_en_2 = _T_3913 ? buf_state_en_2 : _GEN_233; // @[Conditional.scala 40:58] + wire buf_rst_2 = _T_3913 ? io_dec_tlu_force_halt : _GEN_228; // @[Conditional.scala 40:58] + wire buf_ldfwd_en_2 = _T_3913 ? io_dec_tlu_force_halt : _GEN_231; // @[Conditional.scala 40:58] + wire _T_4148 = buf_state_en_3 & _T_4218; // @[lsu_bus_buffer.scala 462:44] + wire _T_4149 = _T_4148 & obuf_nosend; // @[lsu_bus_buffer.scala 462:60] + wire _T_4151 = _T_4149 & _T_2594; // @[lsu_bus_buffer.scala 462:74] + wire _T_4154 = _T_4144 & obuf_nosend; // @[lsu_bus_buffer.scala 464:67] + wire _T_4155 = _T_4154 & bus_rsp_read; // @[lsu_bus_buffer.scala 464:81] + wire _T_4158 = _T_4154 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 465:82] + wire _T_4232 = bus_rsp_read_error & _T_4211; // @[lsu_bus_buffer.scala 480:91] + wire _T_4234 = bus_rsp_read_error & buf_ldfwd[3]; // @[lsu_bus_buffer.scala 481:31] + wire _T_4236 = _T_4234 & _T_1349; // @[lsu_bus_buffer.scala 481:46] + wire _T_4237 = _T_4232 | _T_4236; // @[lsu_bus_buffer.scala 480:143] + wire _T_4239 = bus_rsp_write_error & _T_4209; // @[lsu_bus_buffer.scala 482:33] + wire _T_4240 = _T_4237 | _T_4239; // @[lsu_bus_buffer.scala 481:88] + wire _T_4241 = _T_4144 & _T_4240; // @[lsu_bus_buffer.scala 480:68] + wire _GEN_284 = _T_4165 & _T_4241; // @[Conditional.scala 39:67] + wire _GEN_297 = _T_4131 ? _T_4158 : _GEN_284; // @[Conditional.scala 39:67] + wire _GEN_310 = _T_4127 ? 1'h0 : _GEN_297; // @[Conditional.scala 39:67] + wire buf_error_en_3 = _T_4104 ? 1'h0 : _GEN_310; // @[Conditional.scala 40:58] + wire _T_4168 = buf_write[3] & _T_3594; // @[lsu_bus_buffer.scala 470:73] + wire _T_4169 = io_dec_tlu_force_halt | _T_4168; // @[lsu_bus_buffer.scala 470:57] + wire _T_4171 = ~buf_samedw_3; // @[lsu_bus_buffer.scala 471:30] + wire _T_4172 = buf_dual_3 & _T_4171; // @[lsu_bus_buffer.scala 471:28] + wire _T_4175 = _T_4172 & _T_4218; // @[lsu_bus_buffer.scala 471:45] + wire [2:0] _GEN_257 = 2'h1 == buf_dualtag_3 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 471:90] + wire [2:0] _GEN_258 = 2'h2 == buf_dualtag_3 ? buf_state_2 : _GEN_257; // @[lsu_bus_buffer.scala 471:90] + wire [2:0] _GEN_259 = 2'h3 == buf_dualtag_3 ? buf_state_3 : _GEN_258; // @[lsu_bus_buffer.scala 471:90] + wire _T_4176 = _GEN_259 != 3'h4; // @[lsu_bus_buffer.scala 471:90] + wire _T_4177 = _T_4175 & _T_4176; // @[lsu_bus_buffer.scala 471:61] + wire _T_4179 = buf_ldfwd[3] | any_done_wait_state; // @[lsu_bus_buffer.scala 472:31] + wire _T_4185 = buf_dualtag_3 == 2'h0; // @[lsu_bus_buffer.scala 60:118] + wire _T_4187 = buf_dualtag_3 == 2'h1; // @[lsu_bus_buffer.scala 60:118] + wire _T_4189 = buf_dualtag_3 == 2'h2; // @[lsu_bus_buffer.scala 60:118] + wire _T_4191 = buf_dualtag_3 == 2'h3; // @[lsu_bus_buffer.scala 60:118] + wire _T_4193 = _T_4185 & buf_ldfwd[0]; // @[Mux.scala 27:72] + wire _T_4194 = _T_4187 & buf_ldfwd[1]; // @[Mux.scala 27:72] + wire _T_4195 = _T_4189 & buf_ldfwd[2]; // @[Mux.scala 27:72] + wire _T_4196 = _T_4191 & buf_ldfwd[3]; // @[Mux.scala 27:72] + wire _T_4197 = _T_4193 | _T_4194; // @[Mux.scala 27:72] + wire _T_4198 = _T_4197 | _T_4195; // @[Mux.scala 27:72] + wire _T_4199 = _T_4198 | _T_4196; // @[Mux.scala 27:72] + wire _T_4201 = _T_4175 & _T_4199; // @[lsu_bus_buffer.scala 472:101] + wire _T_4202 = _GEN_259 == 3'h4; // @[lsu_bus_buffer.scala 472:167] + wire _T_4203 = _T_4201 & _T_4202; // @[lsu_bus_buffer.scala 472:138] + wire _T_4204 = _T_4203 & any_done_wait_state; // @[lsu_bus_buffer.scala 472:187] + wire _T_4205 = _T_4179 | _T_4204; // @[lsu_bus_buffer.scala 472:53] + wire _T_4228 = buf_state_bus_en_3 & bus_rsp_read; // @[lsu_bus_buffer.scala 479:47] + wire _T_4229 = _T_4228 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 479:62] + wire _T_4242 = ~buf_error_en_3; // @[lsu_bus_buffer.scala 483:50] + wire _T_4243 = buf_state_en_3 & _T_4242; // @[lsu_bus_buffer.scala 483:48] + wire _T_4255 = buf_ldfwd[3] | _T_4260[0]; // @[lsu_bus_buffer.scala 488:90] + wire _T_4256 = _T_4255 | any_done_wait_state; // @[lsu_bus_buffer.scala 488:118] + wire _GEN_267 = _T_4276 ? buf_state_en_3 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] + wire _GEN_271 = _T_4268 ? io_dec_tlu_force_halt : _T_4276; // @[Conditional.scala 39:67] + wire _GEN_272 = _T_4268 ? io_dec_tlu_force_halt : _GEN_267; // @[Conditional.scala 39:67] + wire _GEN_277 = _T_4250 ? io_dec_tlu_force_halt : _GEN_271; // @[Conditional.scala 39:67] + wire _GEN_278 = _T_4250 ? io_dec_tlu_force_halt : _GEN_272; // @[Conditional.scala 39:67] + wire _GEN_283 = _T_4165 & _T_4229; // @[Conditional.scala 39:67] + wire _GEN_287 = _T_4165 ? io_dec_tlu_force_halt : _GEN_277; // @[Conditional.scala 39:67] + wire _GEN_288 = _T_4165 ? io_dec_tlu_force_halt : _GEN_278; // @[Conditional.scala 39:67] + wire _GEN_294 = _T_4131 ? _T_4151 : _GEN_288; // @[Conditional.scala 39:67] + wire _GEN_296 = _T_4131 ? _T_4155 : _GEN_283; // @[Conditional.scala 39:67] + wire _GEN_299 = _T_4131 ? io_dec_tlu_force_halt : _GEN_287; // @[Conditional.scala 39:67] + wire _GEN_304 = _T_4127 ? io_dec_tlu_force_halt : _GEN_299; // @[Conditional.scala 39:67] + wire _GEN_307 = _T_4127 ? io_dec_tlu_force_halt : _GEN_294; // @[Conditional.scala 39:67] + wire _GEN_309 = _T_4127 ? 1'h0 : _GEN_296; // @[Conditional.scala 39:67] + wire buf_wr_en_3 = _T_4104 & buf_state_en_3; // @[Conditional.scala 40:58] + wire buf_data_en_3 = _T_4104 ? buf_state_en_3 : _GEN_309; // @[Conditional.scala 40:58] + wire buf_rst_3 = _T_4104 ? io_dec_tlu_force_halt : _GEN_304; // @[Conditional.scala 40:58] + wire buf_ldfwd_en_3 = _T_4104 ? io_dec_tlu_force_halt : _GEN_307; // @[Conditional.scala 40:58] + reg _T_4331; // @[Reg.scala 27:20] + reg _T_4334; // @[Reg.scala 27:20] + reg _T_4337; // @[Reg.scala 27:20] + reg _T_4340; // @[Reg.scala 27:20] + wire [3:0] buf_unsign = {_T_4340,_T_4337,_T_4334,_T_4331}; // @[Cat.scala 29:58] + wire _T_4387 = ~buf_rst_0; // @[lsu_bus_buffer.scala 529:81] + reg _T_4406; // @[lsu_bus_buffer.scala 529:80] + reg _T_4401; // @[lsu_bus_buffer.scala 529:80] + reg _T_4396; // @[lsu_bus_buffer.scala 529:80] + reg _T_4391; // @[lsu_bus_buffer.scala 529:80] + wire [3:0] buf_error = {_T_4406,_T_4401,_T_4396,_T_4391}; // @[Cat.scala 29:58] + wire _T_4389 = buf_error_en_0 | buf_error[0]; // @[lsu_bus_buffer.scala 529:98] + wire _T_4392 = ~buf_rst_1; // @[lsu_bus_buffer.scala 529:81] + wire _T_4394 = buf_error_en_1 | buf_error[1]; // @[lsu_bus_buffer.scala 529:98] + wire _T_4397 = ~buf_rst_2; // @[lsu_bus_buffer.scala 529:81] + wire _T_4399 = buf_error_en_2 | buf_error[2]; // @[lsu_bus_buffer.scala 529:98] + wire _T_4402 = ~buf_rst_3; // @[lsu_bus_buffer.scala 529:81] + wire _T_4404 = buf_error_en_3 | buf_error[3]; // @[lsu_bus_buffer.scala 529:98] + wire [1:0] _T_4410 = {io_lsu_busreq_m,1'h0}; // @[Cat.scala 29:58] + wire [1:0] _T_4411 = io_ldst_dual_m ? _T_4410 : {{1'd0}, io_lsu_busreq_m}; // @[lsu_bus_buffer.scala 530:28] + wire [1:0] _T_4412 = {io_lsu_busreq_r,1'h0}; // @[Cat.scala 29:58] + wire [1:0] _T_4413 = io_ldst_dual_r ? _T_4412 : {{1'd0}, io_lsu_busreq_r}; // @[lsu_bus_buffer.scala 530:94] + wire [2:0] _T_4414 = _T_4411 + _T_4413; // @[lsu_bus_buffer.scala 530:88] + wire [2:0] _GEN_390 = {{2'd0}, ibuf_valid}; // @[lsu_bus_buffer.scala 530:154] + wire [3:0] _T_4415 = _T_4414 + _GEN_390; // @[lsu_bus_buffer.scala 530:154] + wire [1:0] _T_4420 = _T_5 + _T_12; // @[lsu_bus_buffer.scala 530:217] + wire [1:0] _GEN_391 = {{1'd0}, _T_19}; // @[lsu_bus_buffer.scala 530:217] + wire [2:0] _T_4421 = _T_4420 + _GEN_391; // @[lsu_bus_buffer.scala 530:217] + wire [2:0] _GEN_392 = {{2'd0}, _T_26}; // @[lsu_bus_buffer.scala 530:217] + wire [3:0] _T_4422 = _T_4421 + _GEN_392; // @[lsu_bus_buffer.scala 530:217] + wire [3:0] buf_numvld_any = _T_4415 + _T_4422; // @[lsu_bus_buffer.scala 530:169] + wire _T_4493 = io_ldst_dual_d & io_dec_lsu_valid_raw_d; // @[lsu_bus_buffer.scala 536:52] + wire _T_4494 = buf_numvld_any >= 4'h3; // @[lsu_bus_buffer.scala 536:92] + wire _T_4495 = buf_numvld_any == 4'h4; // @[lsu_bus_buffer.scala 536:121] + wire _T_4497 = |buf_state_0; // @[lsu_bus_buffer.scala 537:52] + wire _T_4498 = |buf_state_1; // @[lsu_bus_buffer.scala 537:52] + wire _T_4499 = |buf_state_2; // @[lsu_bus_buffer.scala 537:52] + wire _T_4500 = |buf_state_3; // @[lsu_bus_buffer.scala 537:52] + wire _T_4501 = _T_4497 | _T_4498; // @[lsu_bus_buffer.scala 537:65] + wire _T_4502 = _T_4501 | _T_4499; // @[lsu_bus_buffer.scala 537:65] + wire _T_4503 = _T_4502 | _T_4500; // @[lsu_bus_buffer.scala 537:65] + wire _T_4504 = ~_T_4503; // @[lsu_bus_buffer.scala 537:34] + wire _T_4506 = _T_4504 & _T_852; // @[lsu_bus_buffer.scala 537:70] + wire _T_4509 = io_lsu_busreq_m & io_lsu_pkt_m_valid; // @[lsu_bus_buffer.scala 539:64] + wire _T_4510 = _T_4509 & io_lsu_pkt_m_bits_load; // @[lsu_bus_buffer.scala 539:85] + wire _T_4511 = ~io_flush_m_up; // @[lsu_bus_buffer.scala 539:112] + wire _T_4512 = _T_4510 & _T_4511; // @[lsu_bus_buffer.scala 539:110] + wire _T_4513 = ~io_ld_full_hit_m; // @[lsu_bus_buffer.scala 539:129] + wire _T_4515 = ~io_lsu_commit_r; // @[lsu_bus_buffer.scala 542:74] + reg lsu_nonblock_load_valid_r; // @[lsu_bus_buffer.scala 627:66] + wire _T_4529 = _T_2770 & _T_3645; // @[Mux.scala 27:72] + wire _T_4530 = _T_2792 & _T_3836; // @[Mux.scala 27:72] + wire _T_4531 = _T_2814 & _T_4027; // @[Mux.scala 27:72] + wire _T_4532 = _T_2836 & _T_4218; // @[Mux.scala 27:72] + wire _T_4533 = _T_4529 | _T_4530; // @[Mux.scala 27:72] + wire _T_4534 = _T_4533 | _T_4531; // @[Mux.scala 27:72] + wire lsu_nonblock_load_data_ready = _T_4534 | _T_4532; // @[Mux.scala 27:72] + wire _T_4540 = buf_error[0] & _T_3645; // @[lsu_bus_buffer.scala 545:121] + wire _T_4545 = buf_error[1] & _T_3836; // @[lsu_bus_buffer.scala 545:121] + wire _T_4550 = buf_error[2] & _T_4027; // @[lsu_bus_buffer.scala 545:121] + wire _T_4555 = buf_error[3] & _T_4218; // @[lsu_bus_buffer.scala 545:121] + wire _T_4556 = _T_2770 & _T_4540; // @[Mux.scala 27:72] + wire _T_4557 = _T_2792 & _T_4545; // @[Mux.scala 27:72] + wire _T_4558 = _T_2814 & _T_4550; // @[Mux.scala 27:72] + wire _T_4559 = _T_2836 & _T_4555; // @[Mux.scala 27:72] + wire _T_4560 = _T_4556 | _T_4557; // @[Mux.scala 27:72] + wire _T_4561 = _T_4560 | _T_4558; // @[Mux.scala 27:72] + wire _T_4568 = ~buf_dual_0; // @[lsu_bus_buffer.scala 546:121] + wire _T_4569 = ~buf_dualhi_0; // @[lsu_bus_buffer.scala 546:136] + wire _T_4570 = _T_4568 | _T_4569; // @[lsu_bus_buffer.scala 546:134] + wire _T_4571 = _T_4529 & _T_4570; // @[lsu_bus_buffer.scala 546:118] + wire _T_4576 = ~buf_dual_1; // @[lsu_bus_buffer.scala 546:121] + wire _T_4577 = ~buf_dualhi_1; // @[lsu_bus_buffer.scala 546:136] + wire _T_4578 = _T_4576 | _T_4577; // @[lsu_bus_buffer.scala 546:134] + wire _T_4579 = _T_4530 & _T_4578; // @[lsu_bus_buffer.scala 546:118] + wire _T_4584 = ~buf_dual_2; // @[lsu_bus_buffer.scala 546:121] + wire _T_4585 = ~buf_dualhi_2; // @[lsu_bus_buffer.scala 546:136] + wire _T_4586 = _T_4584 | _T_4585; // @[lsu_bus_buffer.scala 546:134] + wire _T_4587 = _T_4531 & _T_4586; // @[lsu_bus_buffer.scala 546:118] + wire _T_4592 = ~buf_dual_3; // @[lsu_bus_buffer.scala 546:121] + wire _T_4593 = ~buf_dualhi_3; // @[lsu_bus_buffer.scala 546:136] + wire _T_4594 = _T_4592 | _T_4593; // @[lsu_bus_buffer.scala 546:134] + wire _T_4595 = _T_4532 & _T_4594; // @[lsu_bus_buffer.scala 546:118] + wire [1:0] _T_4598 = _T_4587 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4599 = _T_4595 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _GEN_393 = {{1'd0}, _T_4579}; // @[Mux.scala 27:72] + wire [1:0] _T_4601 = _GEN_393 | _T_4598; // @[Mux.scala 27:72] + wire [31:0] _T_4636 = _T_4571 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4637 = _T_4579 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4638 = _T_4587 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4639 = _T_4595 ? buf_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4640 = _T_4636 | _T_4637; // @[Mux.scala 27:72] + wire [31:0] _T_4641 = _T_4640 | _T_4638; // @[Mux.scala 27:72] + wire [31:0] lsu_nonblock_load_data_lo = _T_4641 | _T_4639; // @[Mux.scala 27:72] + wire _T_4648 = _T_4529 & _T_3643; // @[lsu_bus_buffer.scala 548:105] + wire _T_4654 = _T_4530 & _T_3834; // @[lsu_bus_buffer.scala 548:105] + wire _T_4660 = _T_4531 & _T_4025; // @[lsu_bus_buffer.scala 548:105] + wire _T_4666 = _T_4532 & _T_4216; // @[lsu_bus_buffer.scala 548:105] + wire [31:0] _T_4667 = _T_4648 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4668 = _T_4654 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4669 = _T_4660 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4670 = _T_4666 ? buf_data_3 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_4671 = _T_4667 | _T_4668; // @[Mux.scala 27:72] wire [31:0] _T_4672 = _T_4671 | _T_4669; // @[Mux.scala 27:72] - wire [31:0] _T_4673 = _T_4672 | _T_4670; // @[Mux.scala 27:72] - wire [1:0] lsu_nonblock_addr_offset = _T_4673[1:0]; // @[lsu_bus_buffer.scala 547:96] - wire [1:0] _T_4679 = _T_4663 ? buf_sz_0 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_4680 = _T_4664 ? buf_sz_1 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_4681 = _T_4665 ? buf_sz_2 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_4682 = _T_4666 ? buf_sz_3 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_4683 = _T_4679 | _T_4680; // @[Mux.scala 27:72] - wire [1:0] _T_4684 = _T_4683 | _T_4681; // @[Mux.scala 27:72] - wire [1:0] lsu_nonblock_sz = _T_4684 | _T_4682; // @[Mux.scala 27:72] - wire _T_4694 = _T_4663 & buf_unsign[0]; // @[Mux.scala 27:72] - wire _T_4695 = _T_4664 & buf_unsign[1]; // @[Mux.scala 27:72] - wire _T_4696 = _T_4665 & buf_unsign[2]; // @[Mux.scala 27:72] - wire _T_4697 = _T_4666 & buf_unsign[3]; // @[Mux.scala 27:72] - wire _T_4698 = _T_4694 | _T_4695; // @[Mux.scala 27:72] - wire _T_4699 = _T_4698 | _T_4696; // @[Mux.scala 27:72] - wire lsu_nonblock_unsign = _T_4699 | _T_4697; // @[Mux.scala 27:72] - wire [63:0] _T_4701 = {lsu_nonblock_load_data_hi,lsu_nonblock_load_data_lo}; // @[Cat.scala 29:58] - wire [3:0] _GEN_396 = {{2'd0}, lsu_nonblock_addr_offset}; // @[lsu_bus_buffer.scala 551:121] - wire [5:0] _T_4702 = _GEN_396 * 4'h8; // @[lsu_bus_buffer.scala 551:121] - wire [63:0] lsu_nonblock_data_unalgn = _T_4701 >> _T_4702; // @[lsu_bus_buffer.scala 551:92] - wire _T_4703 = ~io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu_bus_buffer.scala 553:82] - wire _T_4705 = lsu_nonblock_sz == 2'h0; // @[lsu_bus_buffer.scala 554:94] - wire _T_4706 = lsu_nonblock_unsign & _T_4705; // @[lsu_bus_buffer.scala 554:76] - wire [31:0] _T_4708 = {24'h0,lsu_nonblock_data_unalgn[7:0]}; // @[Cat.scala 29:58] - wire _T_4709 = lsu_nonblock_sz == 2'h1; // @[lsu_bus_buffer.scala 555:45] - wire _T_4710 = lsu_nonblock_unsign & _T_4709; // @[lsu_bus_buffer.scala 555:26] - wire [31:0] _T_4712 = {16'h0,lsu_nonblock_data_unalgn[15:0]}; // @[Cat.scala 29:58] - wire _T_4713 = ~lsu_nonblock_unsign; // @[lsu_bus_buffer.scala 556:6] - wire _T_4715 = _T_4713 & _T_4705; // @[lsu_bus_buffer.scala 556:27] - wire [23:0] _T_4718 = lsu_nonblock_data_unalgn[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_4720 = {_T_4718,lsu_nonblock_data_unalgn[7:0]}; // @[Cat.scala 29:58] - wire _T_4723 = _T_4713 & _T_4709; // @[lsu_bus_buffer.scala 557:27] - wire [15:0] _T_4726 = lsu_nonblock_data_unalgn[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_4728 = {_T_4726,lsu_nonblock_data_unalgn[15:0]}; // @[Cat.scala 29:58] - wire _T_4729 = lsu_nonblock_sz == 2'h2; // @[lsu_bus_buffer.scala 558:21] - wire [31:0] _T_4730 = _T_4706 ? _T_4708 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4731 = _T_4710 ? _T_4712 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4732 = _T_4715 ? _T_4720 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4733 = _T_4723 ? _T_4728 : 32'h0; // @[Mux.scala 27:72] - wire [63:0] _T_4734 = _T_4729 ? lsu_nonblock_data_unalgn : 64'h0; // @[Mux.scala 27:72] - wire [31:0] _T_4735 = _T_4730 | _T_4731; // @[Mux.scala 27:72] - wire [31:0] _T_4736 = _T_4735 | _T_4732; // @[Mux.scala 27:72] - wire [31:0] _T_4737 = _T_4736 | _T_4733; // @[Mux.scala 27:72] - wire [63:0] _GEN_397 = {{32'd0}, _T_4737}; // @[Mux.scala 27:72] - wire [63:0] _T_4738 = _GEN_397 | _T_4734; // @[Mux.scala 27:72] - wire _T_4832 = obuf_valid & obuf_write; // @[lsu_bus_buffer.scala 576:37] - wire _T_4833 = ~obuf_cmd_done; // @[lsu_bus_buffer.scala 576:52] - wire _T_4834 = _T_4832 & _T_4833; // @[lsu_bus_buffer.scala 576:50] - wire [31:0] _T_4838 = {obuf_addr[31:3],3'h0}; // @[Cat.scala 29:58] - wire [2:0] _T_4840 = {1'h0,obuf_sz}; // @[Cat.scala 29:58] - wire _T_4845 = ~obuf_data_done; // @[lsu_bus_buffer.scala 588:51] - wire _T_4846 = _T_4832 & _T_4845; // @[lsu_bus_buffer.scala 588:49] - wire [7:0] _T_4850 = obuf_write ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire _T_4853 = obuf_valid & _T_1341; // @[lsu_bus_buffer.scala 593:37] - wire _T_4855 = _T_4853 & _T_1347; // @[lsu_bus_buffer.scala 593:51] - wire _T_4867 = io_lsu_bus_clk_en_q & buf_error[0]; // @[lsu_bus_buffer.scala 606:126] - wire _T_4869 = _T_4867 & buf_write[0]; // @[lsu_bus_buffer.scala 606:141] - wire _T_4872 = io_lsu_bus_clk_en_q & buf_error[1]; // @[lsu_bus_buffer.scala 606:126] - wire _T_4874 = _T_4872 & buf_write[1]; // @[lsu_bus_buffer.scala 606:141] - wire _T_4877 = io_lsu_bus_clk_en_q & buf_error[2]; // @[lsu_bus_buffer.scala 606:126] - wire _T_4879 = _T_4877 & buf_write[2]; // @[lsu_bus_buffer.scala 606:141] - wire _T_4882 = io_lsu_bus_clk_en_q & buf_error[3]; // @[lsu_bus_buffer.scala 606:126] - wire _T_4884 = _T_4882 & buf_write[3]; // @[lsu_bus_buffer.scala 606:141] - wire _T_4885 = _T_2763 & _T_4869; // @[Mux.scala 27:72] - wire _T_4886 = _T_2785 & _T_4874; // @[Mux.scala 27:72] - wire _T_4887 = _T_2807 & _T_4879; // @[Mux.scala 27:72] - wire _T_4888 = _T_2829 & _T_4884; // @[Mux.scala 27:72] - wire _T_4889 = _T_4885 | _T_4886; // @[Mux.scala 27:72] - wire _T_4890 = _T_4889 | _T_4887; // @[Mux.scala 27:72] - wire _T_4900 = _T_2785 & buf_error[1]; // @[lsu_bus_buffer.scala 607:93] - wire _T_4902 = _T_4900 & buf_write[1]; // @[lsu_bus_buffer.scala 607:108] - wire _T_4905 = _T_2807 & buf_error[2]; // @[lsu_bus_buffer.scala 607:93] - wire _T_4907 = _T_4905 & buf_write[2]; // @[lsu_bus_buffer.scala 607:108] - wire _T_4910 = _T_2829 & buf_error[3]; // @[lsu_bus_buffer.scala 607:93] - wire _T_4912 = _T_4910 & buf_write[3]; // @[lsu_bus_buffer.scala 607:108] - wire [1:0] _T_4915 = _T_4907 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_4916 = _T_4912 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _GEN_398 = {{1'd0}, _T_4902}; // @[Mux.scala 27:72] - wire [1:0] _T_4918 = _GEN_398 | _T_4915; // @[Mux.scala 27:72] - wire [1:0] lsu_imprecise_error_store_tag = _T_4918 | _T_4916; // @[Mux.scala 27:72] - wire _T_4920 = ~io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu_bus_buffer.scala 609:97] - wire [31:0] _GEN_355 = 2'h1 == lsu_imprecise_error_store_tag ? buf_addr_1 : buf_addr_0; // @[lsu_bus_buffer.scala 610:53] - wire [31:0] _GEN_356 = 2'h2 == lsu_imprecise_error_store_tag ? buf_addr_2 : _GEN_355; // @[lsu_bus_buffer.scala 610:53] - wire [31:0] _GEN_357 = 2'h3 == lsu_imprecise_error_store_tag ? buf_addr_3 : _GEN_356; // @[lsu_bus_buffer.scala 610:53] - wire [31:0] _GEN_359 = 2'h1 == io_dctl_busbuff_lsu_nonblock_load_data_tag ? buf_addr_1 : buf_addr_0; // @[lsu_bus_buffer.scala 610:53] - wire [31:0] _GEN_360 = 2'h2 == io_dctl_busbuff_lsu_nonblock_load_data_tag ? buf_addr_2 : _GEN_359; // @[lsu_bus_buffer.scala 610:53] - wire [31:0] _GEN_361 = 2'h3 == io_dctl_busbuff_lsu_nonblock_load_data_tag ? buf_addr_3 : _GEN_360; // @[lsu_bus_buffer.scala 610:53] - wire _T_4925 = bus_wcmd_sent | bus_wdata_sent; // @[lsu_bus_buffer.scala 616:82] - wire _T_4928 = io_lsu_busreq_r & io_ldst_dual_r; // @[lsu_bus_buffer.scala 617:60] - wire _T_4931 = ~io_lsu_axi_aw_ready; // @[lsu_bus_buffer.scala 620:61] - wire _T_4932 = io_lsu_axi_aw_valid & _T_4931; // @[lsu_bus_buffer.scala 620:59] - wire _T_4933 = ~io_lsu_axi_w_ready; // @[lsu_bus_buffer.scala 620:107] - wire _T_4934 = io_lsu_axi_w_valid & _T_4933; // @[lsu_bus_buffer.scala 620:105] - wire _T_4935 = _T_4932 | _T_4934; // @[lsu_bus_buffer.scala 620:83] - wire _T_4936 = ~io_lsu_axi_ar_ready; // @[lsu_bus_buffer.scala 620:153] - wire _T_4937 = io_lsu_axi_ar_valid & _T_4936; // @[lsu_bus_buffer.scala 620:151] - wire _T_4941 = ~io_flush_r; // @[lsu_bus_buffer.scala 624:75] - wire _T_4942 = io_lsu_busreq_m & _T_4941; // @[lsu_bus_buffer.scala 624:73] - reg _T_4945; // @[lsu_bus_buffer.scala 624:56] - rvclkhdr rvclkhdr ( // @[lib.scala 368:23] + wire [31:0] lsu_nonblock_load_data_hi = _T_4672 | _T_4670; // @[Mux.scala 27:72] + wire _T_4674 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h0; // @[lsu_bus_buffer.scala 61:123] + wire _T_4675 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h1; // @[lsu_bus_buffer.scala 61:123] + wire _T_4676 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h2; // @[lsu_bus_buffer.scala 61:123] + wire _T_4677 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h3; // @[lsu_bus_buffer.scala 61:123] + wire [31:0] _T_4678 = _T_4674 ? buf_addr_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4679 = _T_4675 ? buf_addr_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4680 = _T_4676 ? buf_addr_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4681 = _T_4677 ? buf_addr_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4682 = _T_4678 | _T_4679; // @[Mux.scala 27:72] + wire [31:0] _T_4683 = _T_4682 | _T_4680; // @[Mux.scala 27:72] + wire [31:0] _T_4684 = _T_4683 | _T_4681; // @[Mux.scala 27:72] + wire [1:0] lsu_nonblock_addr_offset = _T_4684[1:0]; // @[lsu_bus_buffer.scala 549:96] + wire [1:0] _T_4690 = _T_4674 ? buf_sz_0 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4691 = _T_4675 ? buf_sz_1 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4692 = _T_4676 ? buf_sz_2 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4693 = _T_4677 ? buf_sz_3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4694 = _T_4690 | _T_4691; // @[Mux.scala 27:72] + wire [1:0] _T_4695 = _T_4694 | _T_4692; // @[Mux.scala 27:72] + wire [1:0] lsu_nonblock_sz = _T_4695 | _T_4693; // @[Mux.scala 27:72] + wire _T_4705 = _T_4674 & buf_unsign[0]; // @[Mux.scala 27:72] + wire _T_4706 = _T_4675 & buf_unsign[1]; // @[Mux.scala 27:72] + wire _T_4707 = _T_4676 & buf_unsign[2]; // @[Mux.scala 27:72] + wire _T_4708 = _T_4677 & buf_unsign[3]; // @[Mux.scala 27:72] + wire _T_4709 = _T_4705 | _T_4706; // @[Mux.scala 27:72] + wire _T_4710 = _T_4709 | _T_4707; // @[Mux.scala 27:72] + wire lsu_nonblock_unsign = _T_4710 | _T_4708; // @[Mux.scala 27:72] + wire [63:0] _T_4712 = {lsu_nonblock_load_data_hi,lsu_nonblock_load_data_lo}; // @[Cat.scala 29:58] + wire [3:0] _GEN_394 = {{2'd0}, lsu_nonblock_addr_offset}; // @[lsu_bus_buffer.scala 553:121] + wire [5:0] _T_4713 = _GEN_394 * 4'h8; // @[lsu_bus_buffer.scala 553:121] + wire [63:0] lsu_nonblock_data_unalgn = _T_4712 >> _T_4713; // @[lsu_bus_buffer.scala 553:92] + wire _T_4714 = ~io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu_bus_buffer.scala 555:82] + wire _T_4716 = lsu_nonblock_sz == 2'h0; // @[lsu_bus_buffer.scala 556:94] + wire _T_4717 = lsu_nonblock_unsign & _T_4716; // @[lsu_bus_buffer.scala 556:76] + wire [31:0] _T_4719 = {24'h0,lsu_nonblock_data_unalgn[7:0]}; // @[Cat.scala 29:58] + wire _T_4720 = lsu_nonblock_sz == 2'h1; // @[lsu_bus_buffer.scala 557:45] + wire _T_4721 = lsu_nonblock_unsign & _T_4720; // @[lsu_bus_buffer.scala 557:26] + wire [31:0] _T_4723 = {16'h0,lsu_nonblock_data_unalgn[15:0]}; // @[Cat.scala 29:58] + wire _T_4724 = ~lsu_nonblock_unsign; // @[lsu_bus_buffer.scala 558:6] + wire _T_4726 = _T_4724 & _T_4716; // @[lsu_bus_buffer.scala 558:27] + wire [23:0] _T_4729 = lsu_nonblock_data_unalgn[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_4731 = {_T_4729,lsu_nonblock_data_unalgn[7:0]}; // @[Cat.scala 29:58] + wire _T_4734 = _T_4724 & _T_4720; // @[lsu_bus_buffer.scala 559:27] + wire [15:0] _T_4737 = lsu_nonblock_data_unalgn[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_4739 = {_T_4737,lsu_nonblock_data_unalgn[15:0]}; // @[Cat.scala 29:58] + wire _T_4740 = lsu_nonblock_sz == 2'h2; // @[lsu_bus_buffer.scala 560:21] + wire [31:0] _T_4741 = _T_4717 ? _T_4719 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4742 = _T_4721 ? _T_4723 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4743 = _T_4726 ? _T_4731 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4744 = _T_4734 ? _T_4739 : 32'h0; // @[Mux.scala 27:72] + wire [63:0] _T_4745 = _T_4740 ? lsu_nonblock_data_unalgn : 64'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4746 = _T_4741 | _T_4742; // @[Mux.scala 27:72] + wire [31:0] _T_4747 = _T_4746 | _T_4743; // @[Mux.scala 27:72] + wire [31:0] _T_4748 = _T_4747 | _T_4744; // @[Mux.scala 27:72] + wire [63:0] _GEN_395 = {{32'd0}, _T_4748}; // @[Mux.scala 27:72] + wire [63:0] _T_4749 = _GEN_395 | _T_4745; // @[Mux.scala 27:72] + wire _T_4878 = io_lsu_bus_clk_en_q & buf_error[0]; // @[lsu_bus_buffer.scala 608:126] + wire _T_4880 = _T_4878 & buf_write[0]; // @[lsu_bus_buffer.scala 608:141] + wire _T_4883 = io_lsu_bus_clk_en_q & buf_error[1]; // @[lsu_bus_buffer.scala 608:126] + wire _T_4885 = _T_4883 & buf_write[1]; // @[lsu_bus_buffer.scala 608:141] + wire _T_4888 = io_lsu_bus_clk_en_q & buf_error[2]; // @[lsu_bus_buffer.scala 608:126] + wire _T_4890 = _T_4888 & buf_write[2]; // @[lsu_bus_buffer.scala 608:141] + wire _T_4893 = io_lsu_bus_clk_en_q & buf_error[3]; // @[lsu_bus_buffer.scala 608:126] + wire _T_4895 = _T_4893 & buf_write[3]; // @[lsu_bus_buffer.scala 608:141] + wire _T_4896 = _T_2770 & _T_4880; // @[Mux.scala 27:72] + wire _T_4897 = _T_2792 & _T_4885; // @[Mux.scala 27:72] + wire _T_4898 = _T_2814 & _T_4890; // @[Mux.scala 27:72] + wire _T_4899 = _T_2836 & _T_4895; // @[Mux.scala 27:72] + wire _T_4900 = _T_4896 | _T_4897; // @[Mux.scala 27:72] + wire _T_4901 = _T_4900 | _T_4898; // @[Mux.scala 27:72] + wire _T_4911 = _T_2792 & buf_error[1]; // @[lsu_bus_buffer.scala 609:93] + wire _T_4913 = _T_4911 & buf_write[1]; // @[lsu_bus_buffer.scala 609:108] + wire _T_4916 = _T_2814 & buf_error[2]; // @[lsu_bus_buffer.scala 609:93] + wire _T_4918 = _T_4916 & buf_write[2]; // @[lsu_bus_buffer.scala 609:108] + wire _T_4921 = _T_2836 & buf_error[3]; // @[lsu_bus_buffer.scala 609:93] + wire _T_4923 = _T_4921 & buf_write[3]; // @[lsu_bus_buffer.scala 609:108] + wire [1:0] _T_4926 = _T_4918 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4927 = _T_4923 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _GEN_396 = {{1'd0}, _T_4913}; // @[Mux.scala 27:72] + wire [1:0] _T_4929 = _GEN_396 | _T_4926; // @[Mux.scala 27:72] + wire [1:0] lsu_imprecise_error_store_tag = _T_4929 | _T_4927; // @[Mux.scala 27:72] + wire _T_4931 = ~io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu_bus_buffer.scala 611:97] + wire [31:0] _GEN_369 = 2'h1 == lsu_imprecise_error_store_tag ? buf_addr_1 : buf_addr_0; // @[lsu_bus_buffer.scala 612:53] + wire [31:0] _GEN_370 = 2'h2 == lsu_imprecise_error_store_tag ? buf_addr_2 : _GEN_369; // @[lsu_bus_buffer.scala 612:53] + wire [31:0] _GEN_371 = 2'h3 == lsu_imprecise_error_store_tag ? buf_addr_3 : _GEN_370; // @[lsu_bus_buffer.scala 612:53] + wire [31:0] _GEN_373 = 2'h1 == io_dctl_busbuff_lsu_nonblock_load_data_tag ? buf_addr_1 : buf_addr_0; // @[lsu_bus_buffer.scala 612:53] + wire [31:0] _GEN_374 = 2'h2 == io_dctl_busbuff_lsu_nonblock_load_data_tag ? buf_addr_2 : _GEN_373; // @[lsu_bus_buffer.scala 612:53] + wire [31:0] _GEN_375 = 2'h3 == io_dctl_busbuff_lsu_nonblock_load_data_tag ? buf_addr_3 : _GEN_374; // @[lsu_bus_buffer.scala 612:53] + wire _T_4936 = bus_wcmd_sent | bus_wdata_sent; // @[lsu_bus_buffer.scala 618:82] + wire _T_4939 = io_lsu_busreq_r & io_ldst_dual_r; // @[lsu_bus_buffer.scala 619:60] + wire _T_4942 = ~io_lsu_axi_aw_ready; // @[lsu_bus_buffer.scala 622:61] + wire _T_4943 = io_lsu_axi_aw_valid & _T_4942; // @[lsu_bus_buffer.scala 622:59] + wire _T_4944 = ~io_lsu_axi_w_ready; // @[lsu_bus_buffer.scala 622:107] + wire _T_4945 = io_lsu_axi_w_valid & _T_4944; // @[lsu_bus_buffer.scala 622:105] + wire _T_4946 = _T_4943 | _T_4945; // @[lsu_bus_buffer.scala 622:83] + wire _T_4947 = ~io_lsu_axi_ar_ready; // @[lsu_bus_buffer.scala 622:153] + wire _T_4948 = io_lsu_axi_ar_valid & _T_4947; // @[lsu_bus_buffer.scala 622:151] + wire _T_4952 = ~io_flush_r; // @[lsu_bus_buffer.scala 626:75] + wire _T_4953 = io_lsu_busreq_m & _T_4952; // @[lsu_bus_buffer.scala 626:73] + reg _T_4956; // @[lsu_bus_buffer.scala 626:56] + rvclkhdr rvclkhdr ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), - .io_en(rvclkhdr_io_en), - .io_scan_mode(rvclkhdr_io_scan_mode) + .io_en(rvclkhdr_io_en) ); - rvclkhdr rvclkhdr_1 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_1 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_1_io_l1clk), .io_clk(rvclkhdr_1_io_clk), - .io_en(rvclkhdr_1_io_en), - .io_scan_mode(rvclkhdr_1_io_scan_mode) + .io_en(rvclkhdr_1_io_en) ); - rvclkhdr rvclkhdr_2 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_2 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_2_io_l1clk), .io_clk(rvclkhdr_2_io_clk), - .io_en(rvclkhdr_2_io_en), - .io_scan_mode(rvclkhdr_2_io_scan_mode) + .io_en(rvclkhdr_2_io_en) ); - rvclkhdr rvclkhdr_3 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_3 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_3_io_l1clk), .io_clk(rvclkhdr_3_io_clk), - .io_en(rvclkhdr_3_io_en), - .io_scan_mode(rvclkhdr_3_io_scan_mode) + .io_en(rvclkhdr_3_io_en) ); - rvclkhdr rvclkhdr_4 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_4 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_4_io_l1clk), .io_clk(rvclkhdr_4_io_clk), - .io_en(rvclkhdr_4_io_en), - .io_scan_mode(rvclkhdr_4_io_scan_mode) + .io_en(rvclkhdr_4_io_en) ); - rvclkhdr rvclkhdr_5 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_5 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_5_io_l1clk), .io_clk(rvclkhdr_5_io_clk), - .io_en(rvclkhdr_5_io_en), - .io_scan_mode(rvclkhdr_5_io_scan_mode) + .io_en(rvclkhdr_5_io_en) ); - rvclkhdr rvclkhdr_6 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_6 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_6_io_l1clk), .io_clk(rvclkhdr_6_io_clk), - .io_en(rvclkhdr_6_io_en), - .io_scan_mode(rvclkhdr_6_io_scan_mode) + .io_en(rvclkhdr_6_io_en) ); - rvclkhdr rvclkhdr_7 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_7 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_7_io_l1clk), .io_clk(rvclkhdr_7_io_clk), - .io_en(rvclkhdr_7_io_en), - .io_scan_mode(rvclkhdr_7_io_scan_mode) + .io_en(rvclkhdr_7_io_en) ); - rvclkhdr rvclkhdr_8 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_8 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_8_io_l1clk), .io_clk(rvclkhdr_8_io_clk), - .io_en(rvclkhdr_8_io_en), - .io_scan_mode(rvclkhdr_8_io_scan_mode) + .io_en(rvclkhdr_8_io_en) ); - rvclkhdr rvclkhdr_9 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_9 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_9_io_l1clk), .io_clk(rvclkhdr_9_io_clk), - .io_en(rvclkhdr_9_io_en), - .io_scan_mode(rvclkhdr_9_io_scan_mode) + .io_en(rvclkhdr_9_io_en) ); - rvclkhdr rvclkhdr_10 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_10 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_10_io_l1clk), .io_clk(rvclkhdr_10_io_clk), - .io_en(rvclkhdr_10_io_en), - .io_scan_mode(rvclkhdr_10_io_scan_mode) + .io_en(rvclkhdr_10_io_en) ); - rvclkhdr rvclkhdr_11 ( // @[lib.scala 368:23] + rvclkhdr rvclkhdr_11 ( // @[lib.scala 390:23] .io_l1clk(rvclkhdr_11_io_l1clk), .io_clk(rvclkhdr_11_io_clk), - .io_en(rvclkhdr_11_io_en), - .io_scan_mode(rvclkhdr_11_io_scan_mode) + .io_en(rvclkhdr_11_io_en) ); - assign io_tlu_busbuff_lsu_pmu_bus_trxn = _T_4925 | _T_4824; // @[lsu_bus_buffer.scala 616:35] - assign io_tlu_busbuff_lsu_pmu_bus_misaligned = _T_4928 & io_lsu_commit_r; // @[lsu_bus_buffer.scala 617:41] - assign io_tlu_busbuff_lsu_pmu_bus_error = io_tlu_busbuff_lsu_imprecise_error_load_any | io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu_bus_buffer.scala 618:36] - assign io_tlu_busbuff_lsu_pmu_bus_busy = _T_4935 | _T_4937; // @[lsu_bus_buffer.scala 620:35] - assign io_tlu_busbuff_lsu_imprecise_error_load_any = io_dctl_busbuff_lsu_nonblock_load_data_error & _T_4920; // @[lsu_bus_buffer.scala 609:47] - assign io_tlu_busbuff_lsu_imprecise_error_store_any = _T_4890 | _T_4888; // @[lsu_bus_buffer.scala 606:48] - assign io_tlu_busbuff_lsu_imprecise_error_addr_any = io_tlu_busbuff_lsu_imprecise_error_store_any ? _GEN_357 : _GEN_361; // @[lsu_bus_buffer.scala 610:47] - assign io_dctl_busbuff_lsu_nonblock_load_valid_m = _T_4501 & _T_4502; // @[lsu_bus_buffer.scala 537:45] - assign io_dctl_busbuff_lsu_nonblock_load_tag_m = _T_1795 ? 2'h0 : _T_1831; // @[lsu_bus_buffer.scala 538:43] - assign io_dctl_busbuff_lsu_nonblock_load_inv_r = lsu_nonblock_load_valid_r & _T_4504; // @[lsu_bus_buffer.scala 540:43] - assign io_dctl_busbuff_lsu_nonblock_load_inv_tag_r = WrPtr0_r; // @[lsu_bus_buffer.scala 541:47] - assign io_dctl_busbuff_lsu_nonblock_load_data_valid = lsu_nonblock_load_data_ready & _T_4703; // @[lsu_bus_buffer.scala 553:48] - assign io_dctl_busbuff_lsu_nonblock_load_data_error = _T_4550 | _T_4548; // @[lsu_bus_buffer.scala 543:48] - assign io_dctl_busbuff_lsu_nonblock_load_data_tag = _T_4590 | _T_4588; // @[lsu_bus_buffer.scala 544:46] - assign io_dctl_busbuff_lsu_nonblock_load_data = _T_4738[31:0]; // @[lsu_bus_buffer.scala 554:42] - assign io_lsu_axi_aw_valid = _T_4834 & _T_1237; // @[lsu_bus_buffer.scala 576:23] - assign io_lsu_axi_aw_bits_id = {{1'd0}, _T_1780}; // @[lsu_bus_buffer.scala 577:25] - assign io_lsu_axi_aw_bits_addr = obuf_sideeffect ? obuf_addr : _T_4838; // @[lsu_bus_buffer.scala 578:27] - assign io_lsu_axi_aw_bits_region = obuf_addr[31:28]; // @[lsu_bus_buffer.scala 582:29] - assign io_lsu_axi_aw_bits_size = obuf_sideeffect ? _T_4840 : 3'h3; // @[lsu_bus_buffer.scala 579:27] - assign io_lsu_axi_aw_bits_cache = obuf_sideeffect ? 4'h0 : 4'hf; // @[lsu_bus_buffer.scala 581:28] - assign io_lsu_axi_w_valid = _T_4846 & _T_1237; // @[lsu_bus_buffer.scala 588:22] - assign io_lsu_axi_w_bits_data = obuf_data; // @[lsu_bus_buffer.scala 590:26] - assign io_lsu_axi_w_bits_strb = obuf_byteen & _T_4850; // @[lsu_bus_buffer.scala 589:26] - assign io_lsu_axi_b_ready = 1'h1; // @[lsu_bus_buffer.scala 604:22] - assign io_lsu_axi_ar_valid = _T_4855 & _T_1237; // @[lsu_bus_buffer.scala 593:23] - assign io_lsu_axi_ar_bits_id = {{1'd0}, _T_1780}; // @[lsu_bus_buffer.scala 594:25] - assign io_lsu_axi_ar_bits_addr = obuf_sideeffect ? obuf_addr : _T_4838; // @[lsu_bus_buffer.scala 595:27] - assign io_lsu_axi_ar_bits_region = obuf_addr[31:28]; // @[lsu_bus_buffer.scala 599:29] - assign io_lsu_axi_ar_bits_size = obuf_sideeffect ? _T_4840 : 3'h3; // @[lsu_bus_buffer.scala 596:27] - assign io_lsu_axi_ar_bits_cache = obuf_sideeffect ? 4'h0 : 4'hf; // @[lsu_bus_buffer.scala 598:28] - assign io_lsu_axi_r_ready = 1'h1; // @[lsu_bus_buffer.scala 605:22] - assign io_lsu_busreq_r = _T_4945; // @[lsu_bus_buffer.scala 624:19] - assign io_lsu_bus_buffer_pend_any = |buf_numvld_pend_any; // @[lsu_bus_buffer.scala 533:30] - assign io_lsu_bus_buffer_full_any = _T_4482 ? _T_4483 : _T_4484; // @[lsu_bus_buffer.scala 534:30] - assign io_lsu_bus_buffer_empty_any = _T_4495 & _T_1231; // @[lsu_bus_buffer.scala 535:31] + assign io_tlu_busbuff_lsu_pmu_bus_trxn = _T_4936 | _T_4835; // @[lsu_bus_buffer.scala 618:35] + assign io_tlu_busbuff_lsu_pmu_bus_misaligned = _T_4939 & io_lsu_commit_r; // @[lsu_bus_buffer.scala 619:41] + assign io_tlu_busbuff_lsu_pmu_bus_error = io_tlu_busbuff_lsu_imprecise_error_load_any | io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu_bus_buffer.scala 620:36] + assign io_tlu_busbuff_lsu_pmu_bus_busy = _T_4946 | _T_4948; // @[lsu_bus_buffer.scala 622:35] + assign io_tlu_busbuff_lsu_imprecise_error_load_any = io_dctl_busbuff_lsu_nonblock_load_data_error & _T_4931; // @[lsu_bus_buffer.scala 611:47] + assign io_tlu_busbuff_lsu_imprecise_error_store_any = _T_4901 | _T_4899; // @[lsu_bus_buffer.scala 608:48] + assign io_tlu_busbuff_lsu_imprecise_error_addr_any = io_tlu_busbuff_lsu_imprecise_error_store_any ? _GEN_371 : _GEN_375; // @[lsu_bus_buffer.scala 612:47] + assign io_dctl_busbuff_lsu_nonblock_load_valid_m = _T_4512 & _T_4513; // @[lsu_bus_buffer.scala 539:45] + assign io_dctl_busbuff_lsu_nonblock_load_tag_m = _T_1802 ? 2'h0 : _T_1838; // @[lsu_bus_buffer.scala 540:43] + assign io_dctl_busbuff_lsu_nonblock_load_inv_r = lsu_nonblock_load_valid_r & _T_4515; // @[lsu_bus_buffer.scala 542:43] + assign io_dctl_busbuff_lsu_nonblock_load_inv_tag_r = WrPtr0_r; // @[lsu_bus_buffer.scala 543:47] + assign io_dctl_busbuff_lsu_nonblock_load_data_valid = lsu_nonblock_load_data_ready & _T_4714; // @[lsu_bus_buffer.scala 555:48] + assign io_dctl_busbuff_lsu_nonblock_load_data_error = _T_4561 | _T_4559; // @[lsu_bus_buffer.scala 545:48] + assign io_dctl_busbuff_lsu_nonblock_load_data_tag = _T_4601 | _T_4599; // @[lsu_bus_buffer.scala 546:45] + assign io_dctl_busbuff_lsu_nonblock_load_data = _T_4749[31:0]; // @[lsu_bus_buffer.scala 556:42] + assign io_lsu_axi_aw_valid = 1'h0; // @[lsu_bus_buffer.scala 578:23] + assign io_lsu_axi_aw_bits_addr = {obuf_addr[31:3],3'h0}; // @[lsu_bus_buffer.scala 580:27] + assign io_lsu_axi_aw_bits_region = obuf_addr[31:28]; // @[lsu_bus_buffer.scala 584:29] + assign io_lsu_axi_w_valid = 1'h0; // @[lsu_bus_buffer.scala 590:22] + assign io_lsu_axi_w_bits_data = obuf_data; // @[lsu_bus_buffer.scala 592:26] + assign io_lsu_axi_b_ready = 1'h1; // @[lsu_bus_buffer.scala 606:22] + assign io_lsu_axi_ar_valid = _T_1348 & _T_1237; // @[lsu_bus_buffer.scala 595:23] + assign io_lsu_axi_ar_bits_addr = {obuf_addr[31:3],3'h0}; // @[lsu_bus_buffer.scala 597:27] + assign io_lsu_axi_ar_bits_region = obuf_addr[31:28]; // @[lsu_bus_buffer.scala 601:29] + assign io_lsu_axi_r_ready = 1'h1; // @[lsu_bus_buffer.scala 607:22] + assign io_lsu_busreq_r = _T_4956; // @[lsu_bus_buffer.scala 626:19] + assign io_lsu_bus_buffer_pend_any = |buf_numvld_pend_any; // @[lsu_bus_buffer.scala 535:30] + assign io_lsu_bus_buffer_full_any = _T_4493 ? _T_4494 : _T_4495; // @[lsu_bus_buffer.scala 536:30] + assign io_lsu_bus_buffer_empty_any = _T_4506 & _T_1231; // @[lsu_bus_buffer.scala 537:31] assign io_ld_byte_hit_buf_lo = {_T_69,_T_58}; // @[lsu_bus_buffer.scala 141:25] assign io_ld_byte_hit_buf_hi = {_T_84,_T_73}; // @[lsu_bus_buffer.scala 142:25] assign io_ld_fwddata_buf_lo = _T_650 | _T_651; // @[lsu_bus_buffer.scala 168:24] assign io_ld_fwddata_buf_hi = _T_747 | _T_748; // @[lsu_bus_buffer.scala 174:24] - assign rvclkhdr_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_io_en = _T_853 & _T_854; // @[lib.scala 371:17] - assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_1_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_1_io_en = _T_853 & _T_854; // @[lib.scala 371:17] - assign rvclkhdr_1_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_2_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_2_io_en = _T_1238 & io_lsu_bus_clk_en; // @[lib.scala 371:17] - assign rvclkhdr_2_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_3_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_3_io_en = _T_1238 & io_lsu_bus_clk_en; // @[lib.scala 371:17] - assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_4_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_4_io_en = _T_3524 & buf_state_en_0; // @[lib.scala 371:17] - assign rvclkhdr_4_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_5_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_5_io_en = _T_3714 & buf_state_en_1; // @[lib.scala 371:17] - assign rvclkhdr_5_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_6_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_6_io_en = _T_3904 & buf_state_en_2; // @[lib.scala 371:17] - assign rvclkhdr_6_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_7_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_7_io_en = _T_4094 & buf_state_en_3; // @[lib.scala 371:17] - assign rvclkhdr_7_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_8_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_8_io_en = _T_3524 ? buf_state_en_0 : _GEN_71; // @[lib.scala 371:17] - assign rvclkhdr_8_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_9_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_9_io_en = _T_3714 ? buf_state_en_1 : _GEN_148; // @[lib.scala 371:17] - assign rvclkhdr_9_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_10_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_10_io_en = _T_3904 ? buf_state_en_2 : _GEN_225; // @[lib.scala 371:17] - assign rvclkhdr_10_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] - assign rvclkhdr_11_io_clk = clock; // @[lib.scala 370:18] - assign rvclkhdr_11_io_en = _T_4094 ? buf_state_en_3 : _GEN_302; // @[lib.scala 371:17] - assign rvclkhdr_11_io_scan_mode = io_scan_mode; // @[lib.scala 372:24] + assign rvclkhdr_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_io_en = _T_853 & _T_854; // @[lib.scala 393:17] + assign rvclkhdr_1_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_1_io_en = _T_853 & _T_854; // @[lib.scala 393:17] + assign rvclkhdr_2_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_2_io_en = _T_1238 & io_lsu_bus_clk_en; // @[lib.scala 393:17] + assign rvclkhdr_3_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_3_io_en = _T_1238 & io_lsu_bus_clk_en; // @[lib.scala 393:17] + assign rvclkhdr_4_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_4_io_en = _T_3531 & buf_state_en_0; // @[lib.scala 393:17] + assign rvclkhdr_5_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_5_io_en = _T_3722 & buf_state_en_1; // @[lib.scala 393:17] + assign rvclkhdr_6_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_6_io_en = _T_3913 & buf_state_en_2; // @[lib.scala 393:17] + assign rvclkhdr_7_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_7_io_en = _T_4104 & buf_state_en_3; // @[lib.scala 393:17] + assign rvclkhdr_8_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_8_io_en = _T_3531 ? buf_state_en_0 : _GEN_81; // @[lib.scala 393:17] + assign rvclkhdr_9_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_9_io_en = _T_3722 ? buf_state_en_1 : _GEN_157; // @[lib.scala 393:17] + assign rvclkhdr_10_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_10_io_en = _T_3913 ? buf_state_en_2 : _GEN_233; // @[lib.scala 393:17] + assign rvclkhdr_11_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_11_io_en = _T_4104 ? buf_state_en_3 : _GEN_309; // @[lib.scala 393:17] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -8073,13 +7773,13 @@ initial begin _RAND_0 = {1{`RANDOM}}; buf_addr_0 = _RAND_0[31:0]; _RAND_1 = {1{`RANDOM}}; - _T_4344 = _RAND_1[0:0]; + _T_4355 = _RAND_1[0:0]; _RAND_2 = {1{`RANDOM}}; - _T_4341 = _RAND_2[0:0]; + _T_4352 = _RAND_2[0:0]; _RAND_3 = {1{`RANDOM}}; - _T_4338 = _RAND_3[0:0]; + _T_4349 = _RAND_3[0:0]; _RAND_4 = {1{`RANDOM}}; - _T_4335 = _RAND_4[0:0]; + _T_4346 = _RAND_4[0:0]; _RAND_5 = {1{`RANDOM}}; buf_state_0 = _RAND_5[2:0]; _RAND_6 = {1{`RANDOM}}; @@ -8105,200 +7805,170 @@ initial begin _RAND_16 = {1{`RANDOM}}; buf_ageQ_3 = _RAND_16[3:0]; _RAND_17 = {1{`RANDOM}}; - _T_1780 = _RAND_17[1:0]; + obuf_valid = _RAND_17[0:0]; _RAND_18 = {1{`RANDOM}}; - obuf_merge = _RAND_18[0:0]; + ibuf_addr = _RAND_18[31:0]; _RAND_19 = {1{`RANDOM}}; - obuf_tag1 = _RAND_19[1:0]; + ibuf_write = _RAND_19[0:0]; _RAND_20 = {1{`RANDOM}}; - obuf_valid = _RAND_20[0:0]; + ibuf_valid = _RAND_20[0:0]; _RAND_21 = {1{`RANDOM}}; - obuf_wr_enQ = _RAND_21[0:0]; + ibuf_byteen = _RAND_21[3:0]; _RAND_22 = {1{`RANDOM}}; - ibuf_addr = _RAND_22[31:0]; + buf_ageQ_2 = _RAND_22[3:0]; _RAND_23 = {1{`RANDOM}}; - ibuf_write = _RAND_23[0:0]; + buf_ageQ_1 = _RAND_23[3:0]; _RAND_24 = {1{`RANDOM}}; - ibuf_valid = _RAND_24[0:0]; + buf_ageQ_0 = _RAND_24[3:0]; _RAND_25 = {1{`RANDOM}}; - ibuf_byteen = _RAND_25[3:0]; + buf_data_0 = _RAND_25[31:0]; _RAND_26 = {1{`RANDOM}}; - buf_ageQ_2 = _RAND_26[3:0]; + buf_data_1 = _RAND_26[31:0]; _RAND_27 = {1{`RANDOM}}; - buf_ageQ_1 = _RAND_27[3:0]; + buf_data_2 = _RAND_27[31:0]; _RAND_28 = {1{`RANDOM}}; - buf_ageQ_0 = _RAND_28[3:0]; + buf_data_3 = _RAND_28[31:0]; _RAND_29 = {1{`RANDOM}}; - buf_data_0 = _RAND_29[31:0]; + ibuf_data = _RAND_29[31:0]; _RAND_30 = {1{`RANDOM}}; - buf_data_1 = _RAND_30[31:0]; + ibuf_timer = _RAND_30[2:0]; _RAND_31 = {1{`RANDOM}}; - buf_data_2 = _RAND_31[31:0]; + ibuf_sideeffect = _RAND_31[0:0]; _RAND_32 = {1{`RANDOM}}; - buf_data_3 = _RAND_32[31:0]; + WrPtr1_r = _RAND_32[1:0]; _RAND_33 = {1{`RANDOM}}; - ibuf_data = _RAND_33[31:0]; + WrPtr0_r = _RAND_33[1:0]; _RAND_34 = {1{`RANDOM}}; - ibuf_timer = _RAND_34[2:0]; + ibuf_tag = _RAND_34[1:0]; _RAND_35 = {1{`RANDOM}}; - ibuf_sideeffect = _RAND_35[0:0]; + ibuf_dualtag = _RAND_35[1:0]; _RAND_36 = {1{`RANDOM}}; - WrPtr1_r = _RAND_36[1:0]; + ibuf_dual = _RAND_36[0:0]; _RAND_37 = {1{`RANDOM}}; - WrPtr0_r = _RAND_37[1:0]; + ibuf_samedw = _RAND_37[0:0]; _RAND_38 = {1{`RANDOM}}; - ibuf_tag = _RAND_38[1:0]; + ibuf_nomerge = _RAND_38[0:0]; _RAND_39 = {1{`RANDOM}}; - ibuf_dualtag = _RAND_39[1:0]; + ibuf_unsign = _RAND_39[0:0]; _RAND_40 = {1{`RANDOM}}; - ibuf_dual = _RAND_40[0:0]; + ibuf_sz = _RAND_40[1:0]; _RAND_41 = {1{`RANDOM}}; - ibuf_samedw = _RAND_41[0:0]; + _T_1791 = _RAND_41[0:0]; _RAND_42 = {1{`RANDOM}}; - ibuf_nomerge = _RAND_42[0:0]; + buf_nomerge_0 = _RAND_42[0:0]; _RAND_43 = {1{`RANDOM}}; - ibuf_unsign = _RAND_43[0:0]; + buf_nomerge_1 = _RAND_43[0:0]; _RAND_44 = {1{`RANDOM}}; - ibuf_sz = _RAND_44[1:0]; + buf_nomerge_2 = _RAND_44[0:0]; _RAND_45 = {1{`RANDOM}}; - obuf_wr_timer = _RAND_45[2:0]; + buf_nomerge_3 = _RAND_45[0:0]; _RAND_46 = {1{`RANDOM}}; - buf_nomerge_0 = _RAND_46[0:0]; + _T_4325 = _RAND_46[0:0]; _RAND_47 = {1{`RANDOM}}; - buf_nomerge_1 = _RAND_47[0:0]; + _T_4322 = _RAND_47[0:0]; _RAND_48 = {1{`RANDOM}}; - buf_nomerge_2 = _RAND_48[0:0]; + _T_4319 = _RAND_48[0:0]; _RAND_49 = {1{`RANDOM}}; - buf_nomerge_3 = _RAND_49[0:0]; + _T_4316 = _RAND_49[0:0]; _RAND_50 = {1{`RANDOM}}; - _T_4314 = _RAND_50[0:0]; + buf_dual_3 = _RAND_50[0:0]; _RAND_51 = {1{`RANDOM}}; - _T_4311 = _RAND_51[0:0]; + buf_dual_2 = _RAND_51[0:0]; _RAND_52 = {1{`RANDOM}}; - _T_4308 = _RAND_52[0:0]; + buf_dual_1 = _RAND_52[0:0]; _RAND_53 = {1{`RANDOM}}; - _T_4305 = _RAND_53[0:0]; + buf_dual_0 = _RAND_53[0:0]; _RAND_54 = {1{`RANDOM}}; - obuf_sideeffect = _RAND_54[0:0]; + buf_samedw_3 = _RAND_54[0:0]; _RAND_55 = {1{`RANDOM}}; - buf_dual_3 = _RAND_55[0:0]; + buf_samedw_2 = _RAND_55[0:0]; _RAND_56 = {1{`RANDOM}}; - buf_dual_2 = _RAND_56[0:0]; + buf_samedw_1 = _RAND_56[0:0]; _RAND_57 = {1{`RANDOM}}; - buf_dual_1 = _RAND_57[0:0]; + buf_samedw_0 = _RAND_57[0:0]; _RAND_58 = {1{`RANDOM}}; - buf_dual_0 = _RAND_58[0:0]; + obuf_nosend = _RAND_58[0:0]; _RAND_59 = {1{`RANDOM}}; - buf_samedw_3 = _RAND_59[0:0]; + obuf_addr = _RAND_59[31:0]; _RAND_60 = {1{`RANDOM}}; - buf_samedw_2 = _RAND_60[0:0]; + buf_sz_0 = _RAND_60[1:0]; _RAND_61 = {1{`RANDOM}}; - buf_samedw_1 = _RAND_61[0:0]; + buf_sz_1 = _RAND_61[1:0]; _RAND_62 = {1{`RANDOM}}; - buf_samedw_0 = _RAND_62[0:0]; + buf_sz_2 = _RAND_62[1:0]; _RAND_63 = {1{`RANDOM}}; - obuf_write = _RAND_63[0:0]; + buf_sz_3 = _RAND_63[1:0]; _RAND_64 = {1{`RANDOM}}; - obuf_cmd_done = _RAND_64[0:0]; + obuf_rdrsp_pend = _RAND_64[0:0]; _RAND_65 = {1{`RANDOM}}; - obuf_data_done = _RAND_65[0:0]; + buf_dualhi_3 = _RAND_65[0:0]; _RAND_66 = {1{`RANDOM}}; - obuf_nosend = _RAND_66[0:0]; + buf_dualhi_2 = _RAND_66[0:0]; _RAND_67 = {1{`RANDOM}}; - obuf_addr = _RAND_67[31:0]; + buf_dualhi_1 = _RAND_67[0:0]; _RAND_68 = {1{`RANDOM}}; - buf_sz_0 = _RAND_68[1:0]; - _RAND_69 = {1{`RANDOM}}; - buf_sz_1 = _RAND_69[1:0]; + buf_dualhi_0 = _RAND_68[0:0]; + _RAND_69 = {2{`RANDOM}}; + obuf_data = _RAND_69[63:0]; _RAND_70 = {1{`RANDOM}}; - buf_sz_2 = _RAND_70[1:0]; + buf_rspageQ_0 = _RAND_70[3:0]; _RAND_71 = {1{`RANDOM}}; - buf_sz_3 = _RAND_71[1:0]; + buf_rspageQ_1 = _RAND_71[3:0]; _RAND_72 = {1{`RANDOM}}; - obuf_rdrsp_pend = _RAND_72[0:0]; + buf_rspageQ_2 = _RAND_72[3:0]; _RAND_73 = {1{`RANDOM}}; - obuf_rdrsp_tag = _RAND_73[2:0]; + buf_rspageQ_3 = _RAND_73[3:0]; _RAND_74 = {1{`RANDOM}}; - buf_dualhi_3 = _RAND_74[0:0]; + _T_4302 = _RAND_74[0:0]; _RAND_75 = {1{`RANDOM}}; - buf_dualhi_2 = _RAND_75[0:0]; + _T_4300 = _RAND_75[0:0]; _RAND_76 = {1{`RANDOM}}; - buf_dualhi_1 = _RAND_76[0:0]; + _T_4298 = _RAND_76[0:0]; _RAND_77 = {1{`RANDOM}}; - buf_dualhi_0 = _RAND_77[0:0]; + _T_4296 = _RAND_77[0:0]; _RAND_78 = {1{`RANDOM}}; - obuf_sz = _RAND_78[1:0]; + buf_dualtag_0 = _RAND_78[1:0]; _RAND_79 = {1{`RANDOM}}; - obuf_byteen = _RAND_79[7:0]; - _RAND_80 = {2{`RANDOM}}; - obuf_data = _RAND_80[63:0]; + buf_dualtag_1 = _RAND_79[1:0]; + _RAND_80 = {1{`RANDOM}}; + buf_dualtag_2 = _RAND_80[1:0]; _RAND_81 = {1{`RANDOM}}; - buf_rspageQ_0 = _RAND_81[3:0]; + buf_dualtag_3 = _RAND_81[1:0]; _RAND_82 = {1{`RANDOM}}; - buf_rspageQ_1 = _RAND_82[3:0]; + _T_4331 = _RAND_82[0:0]; _RAND_83 = {1{`RANDOM}}; - buf_rspageQ_2 = _RAND_83[3:0]; + _T_4334 = _RAND_83[0:0]; _RAND_84 = {1{`RANDOM}}; - buf_rspageQ_3 = _RAND_84[3:0]; + _T_4337 = _RAND_84[0:0]; _RAND_85 = {1{`RANDOM}}; - _T_4291 = _RAND_85[0:0]; + _T_4340 = _RAND_85[0:0]; _RAND_86 = {1{`RANDOM}}; - _T_4289 = _RAND_86[0:0]; + _T_4406 = _RAND_86[0:0]; _RAND_87 = {1{`RANDOM}}; - _T_4287 = _RAND_87[0:0]; + _T_4401 = _RAND_87[0:0]; _RAND_88 = {1{`RANDOM}}; - _T_4285 = _RAND_88[0:0]; + _T_4396 = _RAND_88[0:0]; _RAND_89 = {1{`RANDOM}}; - buf_ldfwdtag_0 = _RAND_89[1:0]; + _T_4391 = _RAND_89[0:0]; _RAND_90 = {1{`RANDOM}}; - buf_dualtag_0 = _RAND_90[1:0]; + lsu_nonblock_load_valid_r = _RAND_90[0:0]; _RAND_91 = {1{`RANDOM}}; - buf_ldfwdtag_3 = _RAND_91[1:0]; - _RAND_92 = {1{`RANDOM}}; - buf_ldfwdtag_2 = _RAND_92[1:0]; - _RAND_93 = {1{`RANDOM}}; - buf_ldfwdtag_1 = _RAND_93[1:0]; - _RAND_94 = {1{`RANDOM}}; - buf_dualtag_1 = _RAND_94[1:0]; - _RAND_95 = {1{`RANDOM}}; - buf_dualtag_2 = _RAND_95[1:0]; - _RAND_96 = {1{`RANDOM}}; - buf_dualtag_3 = _RAND_96[1:0]; - _RAND_97 = {1{`RANDOM}}; - _T_4320 = _RAND_97[0:0]; - _RAND_98 = {1{`RANDOM}}; - _T_4323 = _RAND_98[0:0]; - _RAND_99 = {1{`RANDOM}}; - _T_4326 = _RAND_99[0:0]; - _RAND_100 = {1{`RANDOM}}; - _T_4329 = _RAND_100[0:0]; - _RAND_101 = {1{`RANDOM}}; - _T_4395 = _RAND_101[0:0]; - _RAND_102 = {1{`RANDOM}}; - _T_4390 = _RAND_102[0:0]; - _RAND_103 = {1{`RANDOM}}; - _T_4385 = _RAND_103[0:0]; - _RAND_104 = {1{`RANDOM}}; - _T_4380 = _RAND_104[0:0]; - _RAND_105 = {1{`RANDOM}}; - lsu_nonblock_load_valid_r = _RAND_105[0:0]; - _RAND_106 = {1{`RANDOM}}; - _T_4945 = _RAND_106[0:0]; + _T_4956 = _RAND_91[0:0]; `endif // RANDOMIZE_REG_INIT if (reset) begin buf_addr_0 = 32'h0; end if (reset) begin - _T_4344 = 1'h0; + _T_4355 = 1'h0; end if (reset) begin - _T_4341 = 1'h0; + _T_4352 = 1'h0; end if (reset) begin - _T_4338 = 1'h0; + _T_4349 = 1'h0; end if (reset) begin - _T_4335 = 1'h0; + _T_4346 = 1'h0; end if (reset) begin buf_state_0 = 3'h0; @@ -8336,21 +8006,9 @@ initial begin if (reset) begin buf_ageQ_3 = 4'h0; end - if (reset) begin - _T_1780 = 2'h0; - end - if (reset) begin - obuf_merge = 1'h0; - end - if (reset) begin - obuf_tag1 = 2'h0; - end if (reset) begin obuf_valid = 1'h0; end - if (reset) begin - obuf_wr_enQ = 1'h0; - end if (reset) begin ibuf_addr = 32'h0; end @@ -8421,7 +8079,7 @@ initial begin ibuf_sz = 2'h0; end if (reset) begin - obuf_wr_timer = 3'h0; + _T_1791 = 1'h0; end if (reset) begin buf_nomerge_0 = 1'h0; @@ -8436,19 +8094,16 @@ initial begin buf_nomerge_3 = 1'h0; end if (reset) begin - _T_4314 = 1'h0; + _T_4325 = 1'h0; end if (reset) begin - _T_4311 = 1'h0; + _T_4322 = 1'h0; end if (reset) begin - _T_4308 = 1'h0; + _T_4319 = 1'h0; end if (reset) begin - _T_4305 = 1'h0; - end - if (reset) begin - obuf_sideeffect = 1'h0; + _T_4316 = 1'h0; end if (reset) begin buf_dual_3 = 1'h0; @@ -8474,15 +8129,6 @@ initial begin if (reset) begin buf_samedw_0 = 1'h0; end - if (reset) begin - obuf_write = 1'h0; - end - if (reset) begin - obuf_cmd_done = 1'h0; - end - if (reset) begin - obuf_data_done = 1'h0; - end if (reset) begin obuf_nosend = 1'h0; end @@ -8504,9 +8150,6 @@ initial begin if (reset) begin obuf_rdrsp_pend = 1'h0; end - if (reset) begin - obuf_rdrsp_tag = 3'h0; - end if (reset) begin buf_dualhi_3 = 1'h0; end @@ -8519,12 +8162,6 @@ initial begin if (reset) begin buf_dualhi_0 = 1'h0; end - if (reset) begin - obuf_sz = 2'h0; - end - if (reset) begin - obuf_byteen = 8'h0; - end if (reset) begin obuf_data = 64'h0; end @@ -8541,32 +8178,20 @@ initial begin buf_rspageQ_3 = 4'h0; end if (reset) begin - _T_4291 = 1'h0; + _T_4302 = 1'h0; end if (reset) begin - _T_4289 = 1'h0; + _T_4300 = 1'h0; end if (reset) begin - _T_4287 = 1'h0; + _T_4298 = 1'h0; end if (reset) begin - _T_4285 = 1'h0; - end - if (reset) begin - buf_ldfwdtag_0 = 2'h0; + _T_4296 = 1'h0; end if (reset) begin buf_dualtag_0 = 2'h0; end - if (reset) begin - buf_ldfwdtag_3 = 2'h0; - end - if (reset) begin - buf_ldfwdtag_2 = 2'h0; - end - if (reset) begin - buf_ldfwdtag_1 = 2'h0; - end if (reset) begin buf_dualtag_1 = 2'h0; end @@ -8577,34 +8202,34 @@ initial begin buf_dualtag_3 = 2'h0; end if (reset) begin - _T_4320 = 1'h0; + _T_4331 = 1'h0; end if (reset) begin - _T_4323 = 1'h0; + _T_4334 = 1'h0; end if (reset) begin - _T_4326 = 1'h0; + _T_4337 = 1'h0; end if (reset) begin - _T_4329 = 1'h0; + _T_4340 = 1'h0; end if (reset) begin - _T_4395 = 1'h0; + _T_4406 = 1'h0; end if (reset) begin - _T_4390 = 1'h0; + _T_4401 = 1'h0; end if (reset) begin - _T_4385 = 1'h0; + _T_4396 = 1'h0; end if (reset) begin - _T_4380 = 1'h0; + _T_4391 = 1'h0; end if (reset) begin lsu_nonblock_load_valid_r = 1'h0; end if (reset) begin - _T_4945 = 1'h0; + _T_4956 = 1'h0; end `endif // RANDOMIZE end // initial @@ -8612,88 +8237,90 @@ end // initial `FIRRTL_AFTER_INITIAL `endif `endif // SYNTHESIS - always @(posedge rvclkhdr_4_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin buf_addr_0 <= 32'h0; - end else if (ibuf_drainvec_vld[0]) begin - buf_addr_0 <= ibuf_addr; - end else if (_T_3339) begin - buf_addr_0 <= io_end_addr_r; - end else begin - buf_addr_0 <= io_lsu_addr_r; - end - end - always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin - if (reset) begin - _T_4344 <= 1'h0; - end else if (buf_wr_en_3) begin - _T_4344 <= buf_write_in[3]; - end - end - always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin - if (reset) begin - _T_4341 <= 1'h0; - end else if (buf_wr_en_2) begin - _T_4341 <= buf_write_in[2]; - end - end - always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin - if (reset) begin - _T_4338 <= 1'h0; - end else if (buf_wr_en_1) begin - _T_4338 <= buf_write_in[1]; - end - end - always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin - if (reset) begin - _T_4335 <= 1'h0; end else if (buf_wr_en_0) begin - _T_4335 <= buf_write_in[0]; + if (ibuf_drainvec_vld[0]) begin + buf_addr_0 <= ibuf_addr; + end else if (_T_3346) begin + buf_addr_0 <= io_end_addr_r; + end else begin + buf_addr_0 <= io_lsu_addr_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4355 <= 1'h0; + end else if (buf_wr_en_3) begin + _T_4355 <= buf_write_in[3]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4352 <= 1'h0; + end else if (buf_wr_en_2) begin + _T_4352 <= buf_write_in[2]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4349 <= 1'h0; + end else if (buf_wr_en_1) begin + _T_4349 <= buf_write_in[1]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4346 <= 1'h0; + end else if (buf_wr_en_0) begin + _T_4346 <= buf_write_in[0]; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_state_0 <= 3'h0; end else if (buf_state_en_0) begin - if (_T_3524) begin + if (_T_3531) begin if (io_lsu_bus_clk_en) begin buf_state_0 <= 3'h2; end else begin buf_state_0 <= 3'h1; end - end else if (_T_3547) begin + end else if (_T_3554) begin if (io_dec_tlu_force_halt) begin buf_state_0 <= 3'h0; end else begin buf_state_0 <= 3'h2; end - end else if (_T_3551) begin + end else if (_T_3558) begin if (io_dec_tlu_force_halt) begin buf_state_0 <= 3'h0; - end else if (_T_3555) begin + end else if (_T_3562) begin buf_state_0 <= 3'h5; end else begin buf_state_0 <= 3'h3; end - end else if (_T_3585) begin - if (_T_3588) begin + end else if (_T_3592) begin + if (_T_3596) begin buf_state_0 <= 3'h0; - end else if (_T_3596) begin + end else if (_T_3604) begin buf_state_0 <= 3'h4; - end else if (_T_3624) begin + end else if (_T_3632) begin buf_state_0 <= 3'h5; end else begin buf_state_0 <= 3'h6; end - end else if (_T_3669) begin + end else if (_T_3677) begin if (io_dec_tlu_force_halt) begin buf_state_0 <= 3'h0; - end else if (_T_3675) begin + end else if (_T_3683) begin buf_state_0 <= 3'h5; end else begin buf_state_0 <= 3'h6; end - end else if (_T_3687) begin + end else if (_T_3695) begin if (io_dec_tlu_force_halt) begin buf_state_0 <= 3'h0; end else begin @@ -8704,60 +8331,62 @@ end // initial end end end - always @(posedge rvclkhdr_5_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin buf_addr_1 <= 32'h0; - end else if (ibuf_drainvec_vld[1]) begin - buf_addr_1 <= ibuf_addr; - end else if (_T_3348) begin - buf_addr_1 <= io_end_addr_r; - end else begin - buf_addr_1 <= io_lsu_addr_r; + end else if (buf_wr_en_1) begin + if (ibuf_drainvec_vld[1]) begin + buf_addr_1 <= ibuf_addr; + end else if (_T_3355) begin + buf_addr_1 <= io_end_addr_r; + end else begin + buf_addr_1 <= io_lsu_addr_r; + end end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_state_1 <= 3'h0; end else if (buf_state_en_1) begin - if (_T_3714) begin + if (_T_3722) begin if (io_lsu_bus_clk_en) begin buf_state_1 <= 3'h2; end else begin buf_state_1 <= 3'h1; end - end else if (_T_3737) begin + end else if (_T_3745) begin if (io_dec_tlu_force_halt) begin buf_state_1 <= 3'h0; end else begin buf_state_1 <= 3'h2; end - end else if (_T_3741) begin + end else if (_T_3749) begin if (io_dec_tlu_force_halt) begin buf_state_1 <= 3'h0; - end else if (_T_3555) begin + end else if (_T_3562) begin buf_state_1 <= 3'h5; end else begin buf_state_1 <= 3'h3; end - end else if (_T_3775) begin - if (_T_3778) begin + end else if (_T_3783) begin + if (_T_3787) begin buf_state_1 <= 3'h0; - end else if (_T_3786) begin + end else if (_T_3795) begin buf_state_1 <= 3'h4; - end else if (_T_3814) begin + end else if (_T_3823) begin buf_state_1 <= 3'h5; end else begin buf_state_1 <= 3'h6; end - end else if (_T_3859) begin + end else if (_T_3868) begin if (io_dec_tlu_force_halt) begin buf_state_1 <= 3'h0; - end else if (_T_3865) begin + end else if (_T_3874) begin buf_state_1 <= 3'h5; end else begin buf_state_1 <= 3'h6; end - end else if (_T_3877) begin + end else if (_T_3886) begin if (io_dec_tlu_force_halt) begin buf_state_1 <= 3'h0; end else begin @@ -8768,60 +8397,62 @@ end // initial end end end - always @(posedge rvclkhdr_6_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin buf_addr_2 <= 32'h0; - end else if (ibuf_drainvec_vld[2]) begin - buf_addr_2 <= ibuf_addr; - end else if (_T_3357) begin - buf_addr_2 <= io_end_addr_r; - end else begin - buf_addr_2 <= io_lsu_addr_r; + end else if (buf_wr_en_2) begin + if (ibuf_drainvec_vld[2]) begin + buf_addr_2 <= ibuf_addr; + end else if (_T_3364) begin + buf_addr_2 <= io_end_addr_r; + end else begin + buf_addr_2 <= io_lsu_addr_r; + end end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_state_2 <= 3'h0; end else if (buf_state_en_2) begin - if (_T_3904) begin + if (_T_3913) begin if (io_lsu_bus_clk_en) begin buf_state_2 <= 3'h2; end else begin buf_state_2 <= 3'h1; end - end else if (_T_3927) begin + end else if (_T_3936) begin if (io_dec_tlu_force_halt) begin buf_state_2 <= 3'h0; end else begin buf_state_2 <= 3'h2; end - end else if (_T_3931) begin + end else if (_T_3940) begin if (io_dec_tlu_force_halt) begin buf_state_2 <= 3'h0; - end else if (_T_3555) begin + end else if (_T_3562) begin buf_state_2 <= 3'h5; end else begin buf_state_2 <= 3'h3; end - end else if (_T_3965) begin - if (_T_3968) begin + end else if (_T_3974) begin + if (_T_3978) begin buf_state_2 <= 3'h0; - end else if (_T_3976) begin + end else if (_T_3986) begin buf_state_2 <= 3'h4; - end else if (_T_4004) begin + end else if (_T_4014) begin buf_state_2 <= 3'h5; end else begin buf_state_2 <= 3'h6; end - end else if (_T_4049) begin + end else if (_T_4059) begin if (io_dec_tlu_force_halt) begin buf_state_2 <= 3'h0; - end else if (_T_4055) begin + end else if (_T_4065) begin buf_state_2 <= 3'h5; end else begin buf_state_2 <= 3'h6; end - end else if (_T_4067) begin + end else if (_T_4077) begin if (io_dec_tlu_force_halt) begin buf_state_2 <= 3'h0; end else begin @@ -8832,60 +8463,62 @@ end // initial end end end - always @(posedge rvclkhdr_7_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin buf_addr_3 <= 32'h0; - end else if (ibuf_drainvec_vld[3]) begin - buf_addr_3 <= ibuf_addr; - end else if (_T_3366) begin - buf_addr_3 <= io_end_addr_r; - end else begin - buf_addr_3 <= io_lsu_addr_r; + end else if (buf_wr_en_3) begin + if (ibuf_drainvec_vld[3]) begin + buf_addr_3 <= ibuf_addr; + end else if (_T_3373) begin + buf_addr_3 <= io_end_addr_r; + end else begin + buf_addr_3 <= io_lsu_addr_r; + end end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_state_3 <= 3'h0; end else if (buf_state_en_3) begin - if (_T_4094) begin + if (_T_4104) begin if (io_lsu_bus_clk_en) begin buf_state_3 <= 3'h2; end else begin buf_state_3 <= 3'h1; end - end else if (_T_4117) begin + end else if (_T_4127) begin if (io_dec_tlu_force_halt) begin buf_state_3 <= 3'h0; end else begin buf_state_3 <= 3'h2; end - end else if (_T_4121) begin + end else if (_T_4131) begin if (io_dec_tlu_force_halt) begin buf_state_3 <= 3'h0; - end else if (_T_3555) begin + end else if (_T_3562) begin buf_state_3 <= 3'h5; end else begin buf_state_3 <= 3'h3; end - end else if (_T_4155) begin - if (_T_4158) begin + end else if (_T_4165) begin + if (_T_4169) begin buf_state_3 <= 3'h0; - end else if (_T_4166) begin + end else if (_T_4177) begin buf_state_3 <= 3'h4; - end else if (_T_4194) begin + end else if (_T_4205) begin buf_state_3 <= 3'h5; end else begin buf_state_3 <= 3'h6; end - end else if (_T_4239) begin + end else if (_T_4250) begin if (io_dec_tlu_force_halt) begin buf_state_3 <= 3'h0; - end else if (_T_4245) begin + end else if (_T_4256) begin buf_state_3 <= 3'h5; end else begin buf_state_3 <= 3'h6; end - end else if (_T_4257) begin + end else if (_T_4268) begin if (io_dec_tlu_force_halt) begin buf_state_3 <= 3'h0; end else begin @@ -8902,7 +8535,7 @@ end // initial end else if (buf_wr_en_3) begin if (ibuf_drainvec_vld[3]) begin buf_byteen_3 <= ibuf_byteen_out; - end else if (_T_3366) begin + end else if (_T_3373) begin buf_byteen_3 <= ldst_byteen_hi_r; end else begin buf_byteen_3 <= ldst_byteen_lo_r; @@ -8915,7 +8548,7 @@ end // initial end else if (buf_wr_en_2) begin if (ibuf_drainvec_vld[2]) begin buf_byteen_2 <= ibuf_byteen_out; - end else if (_T_3357) begin + end else if (_T_3364) begin buf_byteen_2 <= ldst_byteen_hi_r; end else begin buf_byteen_2 <= ldst_byteen_lo_r; @@ -8928,7 +8561,7 @@ end // initial end else if (buf_wr_en_1) begin if (ibuf_drainvec_vld[1]) begin buf_byteen_1 <= ibuf_byteen_out; - end else if (_T_3348) begin + end else if (_T_3355) begin buf_byteen_1 <= ldst_byteen_hi_r; end else begin buf_byteen_1 <= ldst_byteen_lo_r; @@ -8941,7 +8574,7 @@ end // initial end else if (buf_wr_en_0) begin if (ibuf_drainvec_vld[0]) begin buf_byteen_0 <= ibuf_byteen_out; - end else if (_T_3339) begin + end else if (_T_3346) begin buf_byteen_0 <= ldst_byteen_hi_r; end else begin buf_byteen_0 <= ldst_byteen_lo_r; @@ -8952,36 +8585,7 @@ end // initial if (reset) begin buf_ageQ_3 <= 4'h0; end else begin - buf_ageQ_3 <= {_T_2467,_T_2390}; - end - end - always @(posedge io_lsu_bus_obuf_c1_clk or posedge reset) begin - if (reset) begin - _T_1780 <= 2'h0; - end else if (obuf_wr_en) begin - if (ibuf_buf_byp) begin - _T_1780 <= WrPtr0_r; - end else begin - _T_1780 <= CmdPtr0; - end - end - end - always @(posedge io_lsu_bus_obuf_c1_clk or posedge reset) begin - if (reset) begin - obuf_merge <= 1'h0; - end else if (obuf_wr_en) begin - obuf_merge <= obuf_merge_en; - end - end - always @(posedge io_lsu_bus_obuf_c1_clk or posedge reset) begin - if (reset) begin - obuf_tag1 <= 2'h0; - end else if (obuf_wr_en) begin - if (ibuf_buf_byp) begin - obuf_tag1 <= WrPtr1_r; - end else begin - obuf_tag1 <= CmdPtr1; - end + buf_ageQ_3 <= {_T_2474,_T_2397}; end end always @(posedge io_lsu_free_c2_clk or posedge reset) begin @@ -8991,20 +8595,15 @@ end // initial obuf_valid <= _T_1771 & _T_1772; end end - always @(posedge io_lsu_busm_clk or posedge reset) begin - if (reset) begin - obuf_wr_enQ <= 1'h0; - end else begin - obuf_wr_enQ <= _T_1238 & io_lsu_bus_clk_en; - end - end - always @(posedge rvclkhdr_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin ibuf_addr <= 32'h0; - end else if (io_ldst_dual_r) begin - ibuf_addr <= io_end_addr_r; - end else begin - ibuf_addr <= io_lsu_addr_r; + end else if (ibuf_wr_en) begin + if (io_ldst_dual_r) begin + ibuf_addr <= io_end_addr_r; + end else begin + ibuf_addr <= io_lsu_addr_r; + end end end always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin @@ -9038,160 +8637,168 @@ end // initial if (reset) begin buf_ageQ_2 <= 4'h0; end else begin - buf_ageQ_2 <= {_T_2365,_T_2288}; + buf_ageQ_2 <= {_T_2372,_T_2295}; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_ageQ_1 <= 4'h0; end else begin - buf_ageQ_1 <= {_T_2263,_T_2186}; + buf_ageQ_1 <= {_T_2270,_T_2193}; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_ageQ_0 <= 4'h0; end else begin - buf_ageQ_0 <= {_T_2161,_T_2084}; + buf_ageQ_0 <= {_T_2168,_T_2091}; end end - always @(posedge rvclkhdr_8_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin buf_data_0 <= 32'h0; - end else if (_T_3524) begin - if (_T_3539) begin - buf_data_0 <= ibuf_data_out; - end else begin - buf_data_0 <= store_data_lo_r; - end - end else if (_T_3547) begin - buf_data_0 <= 32'h0; - end else if (_T_3551) begin - if (buf_error_en_0) begin - buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; - end else if (buf_addr_0[2]) begin - buf_data_0 <= io_lsu_axi_r_bits_data[63:32]; - end else begin - buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; - end - end else if (_T_3585) begin - if (_T_3662) begin - if (buf_addr_0[2]) begin + end else if (buf_data_en_0) begin + if (_T_3531) begin + if (_T_3546) begin + buf_data_0 <= ibuf_data_out; + end else begin + buf_data_0 <= store_data_lo_r; + end + end else if (_T_3554) begin + buf_data_0 <= 32'h0; + end else if (_T_3558) begin + if (buf_error_en_0) begin + buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; + end else if (buf_addr_0[2]) begin buf_data_0 <= io_lsu_axi_r_bits_data[63:32]; end else begin buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; end + end else if (_T_3592) begin + if (_T_3670) begin + if (buf_addr_0[2]) begin + buf_data_0 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; + end end else begin - buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; + buf_data_0 <= 32'h0; end - end else begin - buf_data_0 <= 32'h0; end end - always @(posedge rvclkhdr_9_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin buf_data_1 <= 32'h0; - end else if (_T_3714) begin - if (_T_3729) begin - buf_data_1 <= ibuf_data_out; - end else begin - buf_data_1 <= store_data_lo_r; - end - end else if (_T_3737) begin - buf_data_1 <= 32'h0; - end else if (_T_3741) begin - if (buf_error_en_1) begin - buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; - end else if (buf_addr_1[2]) begin - buf_data_1 <= io_lsu_axi_r_bits_data[63:32]; - end else begin - buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; - end - end else if (_T_3775) begin - if (_T_3852) begin - if (buf_addr_1[2]) begin + end else if (buf_data_en_1) begin + if (_T_3722) begin + if (_T_3737) begin + buf_data_1 <= ibuf_data_out; + end else begin + buf_data_1 <= store_data_lo_r; + end + end else if (_T_3745) begin + buf_data_1 <= 32'h0; + end else if (_T_3749) begin + if (buf_error_en_1) begin + buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; + end else if (buf_addr_1[2]) begin buf_data_1 <= io_lsu_axi_r_bits_data[63:32]; end else begin buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; end + end else if (_T_3783) begin + if (_T_3861) begin + if (buf_addr_1[2]) begin + buf_data_1 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; + end end else begin - buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; + buf_data_1 <= 32'h0; end - end else begin - buf_data_1 <= 32'h0; end end - always @(posedge rvclkhdr_10_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin buf_data_2 <= 32'h0; - end else if (_T_3904) begin - if (_T_3919) begin - buf_data_2 <= ibuf_data_out; - end else begin - buf_data_2 <= store_data_lo_r; - end - end else if (_T_3927) begin - buf_data_2 <= 32'h0; - end else if (_T_3931) begin - if (buf_error_en_2) begin - buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; - end else if (buf_addr_2[2]) begin - buf_data_2 <= io_lsu_axi_r_bits_data[63:32]; - end else begin - buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; - end - end else if (_T_3965) begin - if (_T_4042) begin - if (buf_addr_2[2]) begin + end else if (buf_data_en_2) begin + if (_T_3913) begin + if (_T_3928) begin + buf_data_2 <= ibuf_data_out; + end else begin + buf_data_2 <= store_data_lo_r; + end + end else if (_T_3936) begin + buf_data_2 <= 32'h0; + end else if (_T_3940) begin + if (buf_error_en_2) begin + buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; + end else if (buf_addr_2[2]) begin buf_data_2 <= io_lsu_axi_r_bits_data[63:32]; end else begin buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; end + end else if (_T_3974) begin + if (_T_4052) begin + if (buf_addr_2[2]) begin + buf_data_2 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; + end end else begin - buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; + buf_data_2 <= 32'h0; end - end else begin - buf_data_2 <= 32'h0; end end - always @(posedge rvclkhdr_11_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin buf_data_3 <= 32'h0; - end else if (_T_4094) begin - if (_T_4109) begin - buf_data_3 <= ibuf_data_out; - end else begin - buf_data_3 <= store_data_lo_r; - end - end else if (_T_4117) begin - buf_data_3 <= 32'h0; - end else if (_T_4121) begin - if (buf_error_en_3) begin - buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; - end else if (buf_addr_3[2]) begin - buf_data_3 <= io_lsu_axi_r_bits_data[63:32]; - end else begin - buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; - end - end else if (_T_4155) begin - if (_T_4232) begin - if (buf_addr_3[2]) begin + end else if (buf_data_en_3) begin + if (_T_4104) begin + if (_T_4119) begin + buf_data_3 <= ibuf_data_out; + end else begin + buf_data_3 <= store_data_lo_r; + end + end else if (_T_4127) begin + buf_data_3 <= 32'h0; + end else if (_T_4131) begin + if (buf_error_en_3) begin + buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; + end else if (buf_addr_3[2]) begin buf_data_3 <= io_lsu_axi_r_bits_data[63:32]; end else begin buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; end + end else if (_T_4165) begin + if (_T_4243) begin + if (buf_addr_3[2]) begin + buf_data_3 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; + end end else begin - buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; + buf_data_3 <= 32'h0; end - end else begin - buf_data_3 <= 32'h0; end end - always @(posedge rvclkhdr_1_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin ibuf_data <= 32'h0; - end else begin - ibuf_data <= {_T_922,_T_893}; + end else if (ibuf_wr_en) begin + ibuf_data <= ibuf_data_in; end end always @(posedge io_lsu_free_c2_clk or posedge reset) begin @@ -9213,11 +8820,11 @@ end // initial always @(posedge io_lsu_c2_r_clk or posedge reset) begin if (reset) begin WrPtr1_r <= 2'h0; - end else if (_T_1846) begin + end else if (_T_1853) begin WrPtr1_r <= 2'h0; - end else if (_T_1860) begin + end else if (_T_1867) begin WrPtr1_r <= 2'h1; - end else if (_T_1874) begin + end else if (_T_1881) begin WrPtr1_r <= 2'h2; end else begin WrPtr1_r <= 2'h3; @@ -9226,11 +8833,11 @@ end // initial always @(posedge io_lsu_c2_r_clk or posedge reset) begin if (reset) begin WrPtr0_r <= 2'h0; - end else if (_T_1795) begin + end else if (_T_1802) begin WrPtr0_r <= 2'h0; - end else if (_T_1806) begin + end else if (_T_1813) begin WrPtr0_r <= 2'h1; - end else if (_T_1817) begin + end else if (_T_1824) begin WrPtr0_r <= 2'h2; end else begin WrPtr0_r <= 2'h3; @@ -9291,13 +8898,11 @@ end // initial ibuf_sz <= ibuf_sz_in; end end - always @(posedge io_lsu_busm_clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin - obuf_wr_timer <= 3'h0; + _T_1791 <= 1'h0; end else if (obuf_wr_en) begin - obuf_wr_timer <= 3'h0; - end else if (_T_1058) begin - obuf_wr_timer <= _T_1060; + _T_1791 <= obuf_data_done_in; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin @@ -9330,41 +8935,30 @@ end // initial end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4314 <= 1'h0; + _T_4325 <= 1'h0; end else if (buf_wr_en_3) begin - _T_4314 <= buf_sideeffect_in[3]; + _T_4325 <= buf_sideeffect_in[3]; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4311 <= 1'h0; + _T_4322 <= 1'h0; end else if (buf_wr_en_2) begin - _T_4311 <= buf_sideeffect_in[2]; + _T_4322 <= buf_sideeffect_in[2]; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4308 <= 1'h0; + _T_4319 <= 1'h0; end else if (buf_wr_en_1) begin - _T_4308 <= buf_sideeffect_in[1]; + _T_4319 <= buf_sideeffect_in[1]; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4305 <= 1'h0; + _T_4316 <= 1'h0; end else if (buf_wr_en_0) begin - _T_4305 <= buf_sideeffect_in[0]; - end - end - always @(posedge io_lsu_bus_obuf_c1_clk or posedge reset) begin - if (reset) begin - obuf_sideeffect <= 1'h0; - end else if (obuf_wr_en) begin - if (ibuf_buf_byp) begin - obuf_sideeffect <= io_is_sideeffects_r; - end else begin - obuf_sideeffect <= _T_1051; - end + _T_4316 <= buf_sideeffect_in[0]; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin @@ -9423,31 +9017,6 @@ end // initial buf_samedw_0 <= buf_samedw_in[0]; end end - always @(posedge io_lsu_bus_obuf_c1_clk or posedge reset) begin - if (reset) begin - obuf_write <= 1'h0; - end else if (obuf_wr_en) begin - if (ibuf_buf_byp) begin - obuf_write <= io_lsu_pkt_r_bits_store; - end else begin - obuf_write <= _T_1202; - end - end - end - always @(posedge io_lsu_busm_clk or posedge reset) begin - if (reset) begin - obuf_cmd_done <= 1'h0; - end else begin - obuf_cmd_done <= _T_1303 & _T_4821; - end - end - always @(posedge io_lsu_busm_clk or posedge reset) begin - if (reset) begin - obuf_data_done <= 1'h0; - end else begin - obuf_data_done <= _T_1303 & _T_4822; - end - end always @(posedge io_lsu_free_c2_clk or posedge reset) begin if (reset) begin obuf_nosend <= 1'h0; @@ -9455,13 +9024,15 @@ end // initial obuf_nosend <= obuf_nosend_in; end end - always @(posedge rvclkhdr_2_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin obuf_addr <= 32'h0; - end else if (ibuf_buf_byp) begin - obuf_addr <= io_lsu_addr_r; - end else begin - obuf_addr <= _T_1287; + end else if (obuf_wr_en) begin + if (ibuf_buf_byp) begin + obuf_addr <= io_lsu_addr_r; + end else begin + obuf_addr <= _T_1287; + end end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin @@ -9508,18 +9079,11 @@ end // initial end end end - always @(posedge io_lsu_busm_clk or posedge reset) begin + always @(posedge io_lsu_free_c2_clk or posedge reset) begin if (reset) begin obuf_rdrsp_pend <= 1'h0; - end else begin - obuf_rdrsp_pend <= _T_1331 & _T_2587; - end - end - always @(posedge io_lsu_busm_clk or posedge reset) begin - if (reset) begin - obuf_rdrsp_tag <= 3'h0; - end else if (_T_1330) begin - obuf_rdrsp_tag <= obuf_tag0; + end else if (obuf_rdrsp_pend_en) begin + obuf_rdrsp_pend <= obuf_rdrsp_pend_in; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin @@ -9550,123 +9114,90 @@ end // initial buf_dualhi_0 <= buf_dualhi_in[0]; end end - always @(posedge io_lsu_bus_obuf_c1_clk or posedge reset) begin - if (reset) begin - obuf_sz <= 2'h0; - end else if (obuf_wr_en) begin - if (ibuf_buf_byp) begin - obuf_sz <= ibuf_sz_in; - end else begin - obuf_sz <= _T_1300; - end - end - end - always @(posedge io_lsu_bus_obuf_c1_clk or posedge reset) begin - if (reset) begin - obuf_byteen <= 8'h0; - end else if (obuf_wr_en) begin - obuf_byteen <= obuf_byteen_in; - end - end - always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin + always @(posedge clock or posedge reset) begin if (reset) begin obuf_data <= 64'h0; - end else begin - obuf_data <= {_T_1618,_T_1577}; + end else if (obuf_wr_en) begin + obuf_data <= obuf_data_in; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_rspageQ_0 <= 4'h0; end else begin - buf_rspageQ_0 <= {_T_3137,_T_3126}; + buf_rspageQ_0 <= {_T_3144,_T_3133}; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_rspageQ_1 <= 4'h0; end else begin - buf_rspageQ_1 <= {_T_3152,_T_3141}; + buf_rspageQ_1 <= {_T_3159,_T_3148}; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_rspageQ_2 <= 4'h0; end else begin - buf_rspageQ_2 <= {_T_3167,_T_3156}; + buf_rspageQ_2 <= {_T_3174,_T_3163}; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_rspageQ_3 <= 4'h0; end else begin - buf_rspageQ_3 <= {_T_3182,_T_3171}; + buf_rspageQ_3 <= {_T_3189,_T_3178}; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4291 <= 1'h0; + _T_4302 <= 1'h0; end else if (buf_ldfwd_en_3) begin - if (_T_4094) begin - _T_4291 <= 1'h0; - end else if (_T_4117) begin - _T_4291 <= 1'h0; + if (_T_4104) begin + _T_4302 <= 1'h0; + end else if (_T_4127) begin + _T_4302 <= 1'h0; end else begin - _T_4291 <= _T_4121; + _T_4302 <= _T_4131; end end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4289 <= 1'h0; + _T_4300 <= 1'h0; end else if (buf_ldfwd_en_2) begin - if (_T_3904) begin - _T_4289 <= 1'h0; - end else if (_T_3927) begin - _T_4289 <= 1'h0; + if (_T_3913) begin + _T_4300 <= 1'h0; + end else if (_T_3936) begin + _T_4300 <= 1'h0; end else begin - _T_4289 <= _T_3931; + _T_4300 <= _T_3940; end end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4287 <= 1'h0; + _T_4298 <= 1'h0; end else if (buf_ldfwd_en_1) begin - if (_T_3714) begin - _T_4287 <= 1'h0; - end else if (_T_3737) begin - _T_4287 <= 1'h0; + if (_T_3722) begin + _T_4298 <= 1'h0; + end else if (_T_3745) begin + _T_4298 <= 1'h0; end else begin - _T_4287 <= _T_3741; + _T_4298 <= _T_3749; end end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4285 <= 1'h0; + _T_4296 <= 1'h0; end else if (buf_ldfwd_en_0) begin - if (_T_3524) begin - _T_4285 <= 1'h0; - end else if (_T_3547) begin - _T_4285 <= 1'h0; + if (_T_3531) begin + _T_4296 <= 1'h0; + end else if (_T_3554) begin + _T_4296 <= 1'h0; end else begin - _T_4285 <= _T_3551; - end - end - end - always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin - if (reset) begin - buf_ldfwdtag_0 <= 2'h0; - end else if (buf_ldfwd_en_0) begin - if (_T_3524) begin - buf_ldfwdtag_0 <= 2'h0; - end else if (_T_3547) begin - buf_ldfwdtag_0 <= 2'h0; - end else if (_T_3551) begin - buf_ldfwdtag_0 <= obuf_rdrsp_tag[1:0]; - end else begin - buf_ldfwdtag_0 <= 2'h0; + _T_4296 <= _T_3558; end end end @@ -9676,65 +9207,20 @@ end // initial end else if (buf_wr_en_0) begin if (ibuf_drainvec_vld[0]) begin buf_dualtag_0 <= ibuf_dualtag; - end else if (_T_3339) begin + end else if (_T_3346) begin buf_dualtag_0 <= WrPtr0_r; end else begin buf_dualtag_0 <= WrPtr1_r; end end end - always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin - if (reset) begin - buf_ldfwdtag_3 <= 2'h0; - end else if (buf_ldfwd_en_3) begin - if (_T_4094) begin - buf_ldfwdtag_3 <= 2'h0; - end else if (_T_4117) begin - buf_ldfwdtag_3 <= 2'h0; - end else if (_T_4121) begin - buf_ldfwdtag_3 <= obuf_rdrsp_tag[1:0]; - end else begin - buf_ldfwdtag_3 <= 2'h0; - end - end - end - always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin - if (reset) begin - buf_ldfwdtag_2 <= 2'h0; - end else if (buf_ldfwd_en_2) begin - if (_T_3904) begin - buf_ldfwdtag_2 <= 2'h0; - end else if (_T_3927) begin - buf_ldfwdtag_2 <= 2'h0; - end else if (_T_3931) begin - buf_ldfwdtag_2 <= obuf_rdrsp_tag[1:0]; - end else begin - buf_ldfwdtag_2 <= 2'h0; - end - end - end - always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin - if (reset) begin - buf_ldfwdtag_1 <= 2'h0; - end else if (buf_ldfwd_en_1) begin - if (_T_3714) begin - buf_ldfwdtag_1 <= 2'h0; - end else if (_T_3737) begin - buf_ldfwdtag_1 <= 2'h0; - end else if (_T_3741) begin - buf_ldfwdtag_1 <= obuf_rdrsp_tag[1:0]; - end else begin - buf_ldfwdtag_1 <= 2'h0; - end - end - end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin buf_dualtag_1 <= 2'h0; end else if (buf_wr_en_1) begin if (ibuf_drainvec_vld[1]) begin buf_dualtag_1 <= ibuf_dualtag; - end else if (_T_3348) begin + end else if (_T_3355) begin buf_dualtag_1 <= WrPtr0_r; end else begin buf_dualtag_1 <= WrPtr1_r; @@ -9747,7 +9233,7 @@ end // initial end else if (buf_wr_en_2) begin if (ibuf_drainvec_vld[2]) begin buf_dualtag_2 <= ibuf_dualtag; - end else if (_T_3357) begin + end else if (_T_3364) begin buf_dualtag_2 <= WrPtr0_r; end else begin buf_dualtag_2 <= WrPtr1_r; @@ -9760,7 +9246,7 @@ end // initial end else if (buf_wr_en_3) begin if (ibuf_drainvec_vld[3]) begin buf_dualtag_3 <= ibuf_dualtag; - end else if (_T_3366) begin + end else if (_T_3373) begin buf_dualtag_3 <= WrPtr0_r; end else begin buf_dualtag_3 <= WrPtr1_r; @@ -9769,58 +9255,58 @@ end // initial end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4320 <= 1'h0; + _T_4331 <= 1'h0; end else if (buf_wr_en_0) begin - _T_4320 <= buf_unsign_in[0]; + _T_4331 <= buf_unsign_in[0]; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4323 <= 1'h0; + _T_4334 <= 1'h0; end else if (buf_wr_en_1) begin - _T_4323 <= buf_unsign_in[1]; + _T_4334 <= buf_unsign_in[1]; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4326 <= 1'h0; + _T_4337 <= 1'h0; end else if (buf_wr_en_2) begin - _T_4326 <= buf_unsign_in[2]; + _T_4337 <= buf_unsign_in[2]; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4329 <= 1'h0; + _T_4340 <= 1'h0; end else if (buf_wr_en_3) begin - _T_4329 <= buf_unsign_in[3]; + _T_4340 <= buf_unsign_in[3]; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4395 <= 1'h0; + _T_4406 <= 1'h0; end else begin - _T_4395 <= _T_4392 & _T_4393; + _T_4406 <= _T_4402 & _T_4404; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4390 <= 1'h0; + _T_4401 <= 1'h0; end else begin - _T_4390 <= _T_4387 & _T_4388; + _T_4401 <= _T_4397 & _T_4399; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4385 <= 1'h0; + _T_4396 <= 1'h0; end else begin - _T_4385 <= _T_4382 & _T_4383; + _T_4396 <= _T_4392 & _T_4394; end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin if (reset) begin - _T_4380 <= 1'h0; + _T_4391 <= 1'h0; end else begin - _T_4380 <= _T_4377 & _T_4378; + _T_4391 <= _T_4387 & _T_4389; end end always @(posedge io_lsu_c2_r_clk or posedge reset) begin @@ -9832,16 +9318,15 @@ end // initial end always @(posedge io_lsu_c2_r_clk or posedge reset) begin if (reset) begin - _T_4945 <= 1'h0; + _T_4956 <= 1'h0; end else begin - _T_4945 <= _T_4942 & _T_4502; + _T_4956 <= _T_4953 & _T_4513; end end endmodule module lsu_bus_intf( input clock, input reset, - input io_scan_mode, output io_tlu_busbuff_lsu_pmu_bus_trxn, output io_tlu_busbuff_lsu_pmu_bus_misaligned, output io_tlu_busbuff_lsu_pmu_bus_error, @@ -9855,32 +9340,21 @@ module lsu_bus_intf( input io_lsu_c1_r_clk, input io_lsu_c2_r_clk, input io_lsu_bus_ibuf_c1_clk, - input io_lsu_bus_obuf_c1_clk, input io_lsu_bus_buf_c1_clk, input io_lsu_free_c2_clk, input io_active_clk, - input io_lsu_busm_clk, input io_axi_aw_ready, - output io_axi_aw_valid, - output [2:0] io_axi_aw_bits_id, output [31:0] io_axi_aw_bits_addr, output [3:0] io_axi_aw_bits_region, - output [2:0] io_axi_aw_bits_size, - output [3:0] io_axi_aw_bits_cache, input io_axi_w_ready, - output io_axi_w_valid, output [63:0] io_axi_w_bits_data, - output [7:0] io_axi_w_bits_strb, input io_axi_b_valid, input [1:0] io_axi_b_bits_resp, input [2:0] io_axi_b_bits_id, input io_axi_ar_ready, output io_axi_ar_valid, - output [2:0] io_axi_ar_bits_id, output [31:0] io_axi_ar_bits_addr, output [3:0] io_axi_ar_bits_region, - output [2:0] io_axi_ar_bits_size, - output [3:0] io_axi_ar_bits_cache, input io_axi_r_valid, input [2:0] io_axi_r_bits_id, input [63:0] io_axi_r_bits_data, @@ -9934,7 +9408,6 @@ module lsu_bus_intf( `endif // RANDOMIZE_REG_INIT wire bus_buffer_clock; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_reset; // @[lsu_bus_intf.scala 100:39] - wire bus_buffer_io_scan_mode; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_tlu_busbuff_lsu_pmu_bus_error; // @[lsu_bus_intf.scala 100:39] @@ -9956,10 +9429,8 @@ module lsu_bus_intf( wire bus_buffer_io_dec_tlu_force_halt; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_c2_r_clk; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_bus_ibuf_c1_clk; // @[lsu_bus_intf.scala 100:39] - wire bus_buffer_io_lsu_bus_obuf_c1_clk; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_bus_buf_c1_clk; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_free_c2_clk; // @[lsu_bus_intf.scala 100:39] - wire bus_buffer_io_lsu_busm_clk; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_dec_lsu_valid_raw_d; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_pkt_m_valid; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_pkt_m_bits_load; // @[lsu_bus_intf.scala 100:39] @@ -9988,26 +9459,19 @@ module lsu_bus_intf( wire [7:0] bus_buffer_io_ldst_byteen_ext_m; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_aw_ready; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_aw_valid; // @[lsu_bus_intf.scala 100:39] - wire [2:0] bus_buffer_io_lsu_axi_aw_bits_id; // @[lsu_bus_intf.scala 100:39] wire [31:0] bus_buffer_io_lsu_axi_aw_bits_addr; // @[lsu_bus_intf.scala 100:39] wire [3:0] bus_buffer_io_lsu_axi_aw_bits_region; // @[lsu_bus_intf.scala 100:39] - wire [2:0] bus_buffer_io_lsu_axi_aw_bits_size; // @[lsu_bus_intf.scala 100:39] - wire [3:0] bus_buffer_io_lsu_axi_aw_bits_cache; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_w_ready; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_w_valid; // @[lsu_bus_intf.scala 100:39] wire [63:0] bus_buffer_io_lsu_axi_w_bits_data; // @[lsu_bus_intf.scala 100:39] - wire [7:0] bus_buffer_io_lsu_axi_w_bits_strb; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_b_ready; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_b_valid; // @[lsu_bus_intf.scala 100:39] wire [1:0] bus_buffer_io_lsu_axi_b_bits_resp; // @[lsu_bus_intf.scala 100:39] wire [2:0] bus_buffer_io_lsu_axi_b_bits_id; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_ar_ready; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_ar_valid; // @[lsu_bus_intf.scala 100:39] - wire [2:0] bus_buffer_io_lsu_axi_ar_bits_id; // @[lsu_bus_intf.scala 100:39] wire [31:0] bus_buffer_io_lsu_axi_ar_bits_addr; // @[lsu_bus_intf.scala 100:39] wire [3:0] bus_buffer_io_lsu_axi_ar_bits_region; // @[lsu_bus_intf.scala 100:39] - wire [2:0] bus_buffer_io_lsu_axi_ar_bits_size; // @[lsu_bus_intf.scala 100:39] - wire [3:0] bus_buffer_io_lsu_axi_ar_bits_cache; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_r_ready; // @[lsu_bus_intf.scala 100:39] wire bus_buffer_io_lsu_axi_r_valid; // @[lsu_bus_intf.scala 100:39] wire [2:0] bus_buffer_io_lsu_axi_r_bits_id; // @[lsu_bus_intf.scala 100:39] @@ -10205,7 +9669,6 @@ module lsu_bus_intf( lsu_bus_buffer bus_buffer ( // @[lsu_bus_intf.scala 100:39] .clock(bus_buffer_clock), .reset(bus_buffer_reset), - .io_scan_mode(bus_buffer_io_scan_mode), .io_tlu_busbuff_lsu_pmu_bus_trxn(bus_buffer_io_tlu_busbuff_lsu_pmu_bus_trxn), .io_tlu_busbuff_lsu_pmu_bus_misaligned(bus_buffer_io_tlu_busbuff_lsu_pmu_bus_misaligned), .io_tlu_busbuff_lsu_pmu_bus_error(bus_buffer_io_tlu_busbuff_lsu_pmu_bus_error), @@ -10227,10 +9690,8 @@ module lsu_bus_intf( .io_dec_tlu_force_halt(bus_buffer_io_dec_tlu_force_halt), .io_lsu_c2_r_clk(bus_buffer_io_lsu_c2_r_clk), .io_lsu_bus_ibuf_c1_clk(bus_buffer_io_lsu_bus_ibuf_c1_clk), - .io_lsu_bus_obuf_c1_clk(bus_buffer_io_lsu_bus_obuf_c1_clk), .io_lsu_bus_buf_c1_clk(bus_buffer_io_lsu_bus_buf_c1_clk), .io_lsu_free_c2_clk(bus_buffer_io_lsu_free_c2_clk), - .io_lsu_busm_clk(bus_buffer_io_lsu_busm_clk), .io_dec_lsu_valid_raw_d(bus_buffer_io_dec_lsu_valid_raw_d), .io_lsu_pkt_m_valid(bus_buffer_io_lsu_pkt_m_valid), .io_lsu_pkt_m_bits_load(bus_buffer_io_lsu_pkt_m_bits_load), @@ -10259,26 +9720,19 @@ module lsu_bus_intf( .io_ldst_byteen_ext_m(bus_buffer_io_ldst_byteen_ext_m), .io_lsu_axi_aw_ready(bus_buffer_io_lsu_axi_aw_ready), .io_lsu_axi_aw_valid(bus_buffer_io_lsu_axi_aw_valid), - .io_lsu_axi_aw_bits_id(bus_buffer_io_lsu_axi_aw_bits_id), .io_lsu_axi_aw_bits_addr(bus_buffer_io_lsu_axi_aw_bits_addr), .io_lsu_axi_aw_bits_region(bus_buffer_io_lsu_axi_aw_bits_region), - .io_lsu_axi_aw_bits_size(bus_buffer_io_lsu_axi_aw_bits_size), - .io_lsu_axi_aw_bits_cache(bus_buffer_io_lsu_axi_aw_bits_cache), .io_lsu_axi_w_ready(bus_buffer_io_lsu_axi_w_ready), .io_lsu_axi_w_valid(bus_buffer_io_lsu_axi_w_valid), .io_lsu_axi_w_bits_data(bus_buffer_io_lsu_axi_w_bits_data), - .io_lsu_axi_w_bits_strb(bus_buffer_io_lsu_axi_w_bits_strb), .io_lsu_axi_b_ready(bus_buffer_io_lsu_axi_b_ready), .io_lsu_axi_b_valid(bus_buffer_io_lsu_axi_b_valid), .io_lsu_axi_b_bits_resp(bus_buffer_io_lsu_axi_b_bits_resp), .io_lsu_axi_b_bits_id(bus_buffer_io_lsu_axi_b_bits_id), .io_lsu_axi_ar_ready(bus_buffer_io_lsu_axi_ar_ready), .io_lsu_axi_ar_valid(bus_buffer_io_lsu_axi_ar_valid), - .io_lsu_axi_ar_bits_id(bus_buffer_io_lsu_axi_ar_bits_id), .io_lsu_axi_ar_bits_addr(bus_buffer_io_lsu_axi_ar_bits_addr), .io_lsu_axi_ar_bits_region(bus_buffer_io_lsu_axi_ar_bits_region), - .io_lsu_axi_ar_bits_size(bus_buffer_io_lsu_axi_ar_bits_size), - .io_lsu_axi_ar_bits_cache(bus_buffer_io_lsu_axi_ar_bits_cache), .io_lsu_axi_r_ready(bus_buffer_io_lsu_axi_r_ready), .io_lsu_axi_r_valid(bus_buffer_io_lsu_axi_r_valid), .io_lsu_axi_r_bits_id(bus_buffer_io_lsu_axi_r_bits_id), @@ -10302,21 +9756,12 @@ module lsu_bus_intf( assign io_tlu_busbuff_lsu_imprecise_error_load_any = bus_buffer_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[lsu_bus_intf.scala 103:18] assign io_tlu_busbuff_lsu_imprecise_error_store_any = bus_buffer_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu_bus_intf.scala 103:18] assign io_tlu_busbuff_lsu_imprecise_error_addr_any = bus_buffer_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[lsu_bus_intf.scala 103:18] - assign io_axi_aw_valid = bus_buffer_io_lsu_axi_aw_valid; // @[lsu_bus_intf.scala 131:51] - assign io_axi_aw_bits_id = bus_buffer_io_lsu_axi_aw_bits_id; // @[lsu_bus_intf.scala 131:51] assign io_axi_aw_bits_addr = bus_buffer_io_lsu_axi_aw_bits_addr; // @[lsu_bus_intf.scala 131:51] assign io_axi_aw_bits_region = bus_buffer_io_lsu_axi_aw_bits_region; // @[lsu_bus_intf.scala 131:51] - assign io_axi_aw_bits_size = bus_buffer_io_lsu_axi_aw_bits_size; // @[lsu_bus_intf.scala 131:51] - assign io_axi_aw_bits_cache = bus_buffer_io_lsu_axi_aw_bits_cache; // @[lsu_bus_intf.scala 131:51] - assign io_axi_w_valid = bus_buffer_io_lsu_axi_w_valid; // @[lsu_bus_intf.scala 131:51] assign io_axi_w_bits_data = bus_buffer_io_lsu_axi_w_bits_data; // @[lsu_bus_intf.scala 131:51] - assign io_axi_w_bits_strb = bus_buffer_io_lsu_axi_w_bits_strb; // @[lsu_bus_intf.scala 131:51] assign io_axi_ar_valid = bus_buffer_io_lsu_axi_ar_valid; // @[lsu_bus_intf.scala 131:51] - assign io_axi_ar_bits_id = bus_buffer_io_lsu_axi_ar_bits_id; // @[lsu_bus_intf.scala 131:51] assign io_axi_ar_bits_addr = bus_buffer_io_lsu_axi_ar_bits_addr; // @[lsu_bus_intf.scala 131:51] assign io_axi_ar_bits_region = bus_buffer_io_lsu_axi_ar_bits_region; // @[lsu_bus_intf.scala 131:51] - assign io_axi_ar_bits_size = bus_buffer_io_lsu_axi_ar_bits_size; // @[lsu_bus_intf.scala 131:51] - assign io_axi_ar_bits_cache = bus_buffer_io_lsu_axi_ar_bits_cache; // @[lsu_bus_intf.scala 131:51] assign io_lsu_busreq_r = bus_buffer_io_lsu_busreq_r; // @[lsu_bus_intf.scala 134:38] assign io_lsu_bus_buffer_pend_any = bus_buffer_io_lsu_bus_buffer_pend_any; // @[lsu_bus_intf.scala 135:38] assign io_lsu_bus_buffer_full_any = bus_buffer_io_lsu_bus_buffer_full_any; // @[lsu_bus_intf.scala 136:38] @@ -10332,17 +9777,14 @@ module lsu_bus_intf( assign io_dctl_busbuff_lsu_nonblock_load_data = bus_buffer_io_dctl_busbuff_lsu_nonblock_load_data; // @[lsu_bus_intf.scala 143:19] assign bus_buffer_clock = clock; assign bus_buffer_reset = reset; - assign bus_buffer_io_scan_mode = io_scan_mode; // @[lsu_bus_intf.scala 102:29] assign bus_buffer_io_tlu_busbuff_dec_tlu_external_ldfwd_disable = io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu_bus_intf.scala 103:18] assign bus_buffer_io_tlu_busbuff_dec_tlu_wb_coalescing_disable = io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[lsu_bus_intf.scala 103:18] assign bus_buffer_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable = io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_intf.scala 103:18] assign bus_buffer_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[lsu_bus_intf.scala 107:51] assign bus_buffer_io_lsu_c2_r_clk = io_lsu_c2_r_clk; // @[lsu_bus_intf.scala 108:51] assign bus_buffer_io_lsu_bus_ibuf_c1_clk = io_lsu_bus_ibuf_c1_clk; // @[lsu_bus_intf.scala 109:51] - assign bus_buffer_io_lsu_bus_obuf_c1_clk = io_lsu_bus_obuf_c1_clk; // @[lsu_bus_intf.scala 110:51] assign bus_buffer_io_lsu_bus_buf_c1_clk = io_lsu_bus_buf_c1_clk; // @[lsu_bus_intf.scala 111:51] assign bus_buffer_io_lsu_free_c2_clk = io_lsu_free_c2_clk; // @[lsu_bus_intf.scala 112:51] - assign bus_buffer_io_lsu_busm_clk = io_lsu_busm_clk; // @[lsu_bus_intf.scala 113:51] assign bus_buffer_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu_bus_intf.scala 114:51] assign bus_buffer_io_lsu_pkt_m_valid = io_lsu_pkt_m_valid; // @[lsu_bus_intf.scala 117:27] assign bus_buffer_io_lsu_pkt_m_bits_load = io_lsu_pkt_m_bits_load; // @[lsu_bus_intf.scala 117:27] @@ -10562,6 +10004,7 @@ module lsu( input [11:0] io_dec_lsu_offset_d, input io_lsu_p_valid, input io_lsu_p_bits_fast_int, + input io_lsu_p_bits_stack, input io_lsu_p_bits_by, input io_lsu_p_bits_half, input io_lsu_p_bits_word, @@ -10630,503 +10073,489 @@ module lsu( reg [31:0] _RAND_1; reg [31:0] _RAND_2; `endif // RANDOMIZE_REG_INIT - wire lsu_lsc_ctl_clock; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_reset; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_clk_override; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_c1_m_clk; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_c1_r_clk; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_c2_m_clk; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_c2_r_clk; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_store_c1_m_clk; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_ld_data_corr_r; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_single_ecc_error_r; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_double_ecc_error_r; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_ld_data_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_single_ecc_error_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_double_ecc_error_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_flush_m_up; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_flush_r; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_ldst_dual_d; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_ldst_dual_m; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs1_d; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs2_d; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_valid; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_fast_int; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_by; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_half; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_word; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_dword; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_load; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_store; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_unsign; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_dma; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_d; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_load_ldst_bypass_d; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_dec_lsu_valid_raw_d; // @[lsu.scala 65:30] - wire [11:0] lsu_lsc_ctl_io_dec_lsu_offset_d; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_picm_mask_data_m; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_bus_read_data_m; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_result_m; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_result_corr_r; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_addr_d; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_end_addr_d; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_end_addr_m; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_end_addr_r; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_store_data_m; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_dec_tlu_mrac_ff; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_exc_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_is_sideeffects_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_single_ecc_error_incr; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_error_pkt_r_valid; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_single_ecc_error; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_inst_type; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_exc_type; // @[lsu.scala 65:30] - wire [3:0] lsu_lsc_ctl_io_lsu_error_pkt_r_bits_mscause; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_lsu_error_pkt_r_bits_addr; // @[lsu.scala 65:30] - wire [30:0] lsu_lsc_ctl_io_lsu_fir_addr; // @[lsu.scala 65:30] - wire [1:0] lsu_lsc_ctl_io_lsu_fir_error; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_addr_in_dccm_d; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_addr_in_dccm_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_addr_in_pic_d; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_addr_in_pic_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_addr_in_pic_r; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_dma_lsc_ctl_dma_dccm_req; // @[lsu.scala 65:30] - wire [31:0] lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_addr; // @[lsu.scala 65:30] - wire [2:0] lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_sz; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_write; // @[lsu.scala 65:30] - wire [63:0] lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_wdata; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_fast_int; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_by; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_half; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_word; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_dword; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_load; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_unsign; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_dma; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store_data_bypass_d; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_load_ldst_bypass_d; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store_data_bypass_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_dword; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_unsign; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_store_data_bypass_m; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 65:30] - wire lsu_lsc_ctl_io_scan_mode; // @[lsu.scala 65:30] - wire dccm_ctl_clock; // @[lsu.scala 68:30] - wire dccm_ctl_reset; // @[lsu.scala 68:30] - wire dccm_ctl_io_clk_override; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_c2_m_clk; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_free_c2_clk; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_store_c1_r_clk; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_d_valid; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_d_bits_word; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_d_bits_dword; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_d_bits_load; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_d_bits_store; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_d_bits_dma; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_m_bits_by; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_m_bits_half; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_m_bits_word; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_r_bits_load; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 68:30] - wire dccm_ctl_io_addr_in_dccm_d; // @[lsu.scala 68:30] - wire dccm_ctl_io_addr_in_dccm_m; // @[lsu.scala 68:30] - wire dccm_ctl_io_addr_in_dccm_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_addr_in_pic_d; // @[lsu.scala 68:30] - wire dccm_ctl_io_addr_in_pic_m; // @[lsu.scala 68:30] - wire dccm_ctl_io_addr_in_pic_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_raw_fwd_lo_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_raw_fwd_hi_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_commit_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_ldst_dual_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_lsu_addr_d; // @[lsu.scala 68:30] - wire [15:0] dccm_ctl_io_lsu_addr_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_lsu_addr_r; // @[lsu.scala 68:30] - wire [15:0] dccm_ctl_io_end_addr_d; // @[lsu.scala 68:30] - wire [15:0] dccm_ctl_io_end_addr_m; // @[lsu.scala 68:30] - wire [15:0] dccm_ctl_io_end_addr_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_stbuf_reqvld_any; // @[lsu.scala 68:30] - wire [15:0] dccm_ctl_io_stbuf_addr_any; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_stbuf_data_any; // @[lsu.scala 68:30] - wire [6:0] dccm_ctl_io_stbuf_ecc_any; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_stbuf_fwddata_hi_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_stbuf_fwddata_lo_m; // @[lsu.scala 68:30] - wire [3:0] dccm_ctl_io_stbuf_fwdbyteen_lo_m; // @[lsu.scala 68:30] - wire [3:0] dccm_ctl_io_stbuf_fwdbyteen_hi_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_lsu_ld_data_corr_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_double_ecc_error_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_single_ecc_error_hi_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_single_ecc_error_lo_r; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_sec_data_hi_r_ff; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_sec_data_lo_r_ff; // @[lsu.scala 68:30] - wire [6:0] dccm_ctl_io_sec_data_ecc_hi_r_ff; // @[lsu.scala 68:30] - wire [6:0] dccm_ctl_io_sec_data_ecc_lo_r_ff; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_dccm_rdata_hi_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_dccm_rdata_lo_m; // @[lsu.scala 68:30] - wire [6:0] dccm_ctl_io_dccm_data_ecc_hi_m; // @[lsu.scala 68:30] - wire [6:0] dccm_ctl_io_dccm_data_ecc_lo_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_lsu_ld_data_m; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_double_ecc_error_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_sec_data_hi_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_sec_data_lo_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_store_data_m; // @[lsu.scala 68:30] - wire dccm_ctl_io_dma_dccm_wen; // @[lsu.scala 68:30] - wire dccm_ctl_io_dma_pic_wen; // @[lsu.scala 68:30] - wire [2:0] dccm_ctl_io_dma_mem_tag_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_dma_dccm_wdata_lo; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_dma_dccm_wdata_hi; // @[lsu.scala 68:30] - wire [6:0] dccm_ctl_io_dma_dccm_wdata_ecc_hi; // @[lsu.scala 68:30] - wire [6:0] dccm_ctl_io_dma_dccm_wdata_ecc_lo; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_store_data_hi_r; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_store_data_lo_r; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_store_datafn_hi_r; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_store_datafn_lo_r; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_store_data_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_ld_single_ecc_error_r; // @[lsu.scala 68:30] - wire dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_picm_mask_data_m; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_stbuf_commit_any; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_dccm_rden_m; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_dma_dccm_ctl_dma_mem_addr; // @[lsu.scala 68:30] - wire [63:0] dccm_ctl_io_dma_dccm_ctl_dma_mem_wdata; // @[lsu.scala 68:30] - wire dccm_ctl_io_dma_dccm_ctl_dccm_dma_rvalid; // @[lsu.scala 68:30] - wire dccm_ctl_io_dma_dccm_ctl_dccm_dma_ecc_error; // @[lsu.scala 68:30] - wire [2:0] dccm_ctl_io_dma_dccm_ctl_dccm_dma_rtag; // @[lsu.scala 68:30] - wire [63:0] dccm_ctl_io_dma_dccm_ctl_dccm_dma_rdata; // @[lsu.scala 68:30] - wire dccm_ctl_io_dccm_wren; // @[lsu.scala 68:30] - wire dccm_ctl_io_dccm_rden; // @[lsu.scala 68:30] - wire [15:0] dccm_ctl_io_dccm_wr_addr_lo; // @[lsu.scala 68:30] - wire [15:0] dccm_ctl_io_dccm_wr_addr_hi; // @[lsu.scala 68:30] - wire [15:0] dccm_ctl_io_dccm_rd_addr_lo; // @[lsu.scala 68:30] - wire [15:0] dccm_ctl_io_dccm_rd_addr_hi; // @[lsu.scala 68:30] - wire [38:0] dccm_ctl_io_dccm_wr_data_lo; // @[lsu.scala 68:30] - wire [38:0] dccm_ctl_io_dccm_wr_data_hi; // @[lsu.scala 68:30] - wire [38:0] dccm_ctl_io_dccm_rd_data_lo; // @[lsu.scala 68:30] - wire [38:0] dccm_ctl_io_dccm_rd_data_hi; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pic_picm_wren; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pic_picm_rden; // @[lsu.scala 68:30] - wire dccm_ctl_io_lsu_pic_picm_mken; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_lsu_pic_picm_rdaddr; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_lsu_pic_picm_wraddr; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_lsu_pic_picm_wr_data; // @[lsu.scala 68:30] - wire [31:0] dccm_ctl_io_lsu_pic_picm_rd_data; // @[lsu.scala 68:30] - wire dccm_ctl_io_scan_mode; // @[lsu.scala 68:30] - wire stbuf_clock; // @[lsu.scala 69:30] - wire stbuf_reset; // @[lsu.scala 69:30] - wire stbuf_io_lsu_stbuf_c1_clk; // @[lsu.scala 69:30] - wire stbuf_io_lsu_free_c2_clk; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_m_valid; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_m_bits_store; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_m_bits_dma; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_r_valid; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_r_bits_by; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_r_bits_half; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_r_bits_word; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_r_bits_dword; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_r_bits_store; // @[lsu.scala 69:30] - wire stbuf_io_lsu_pkt_r_bits_dma; // @[lsu.scala 69:30] - wire stbuf_io_store_stbuf_reqvld_r; // @[lsu.scala 69:30] - wire stbuf_io_lsu_commit_r; // @[lsu.scala 69:30] - wire stbuf_io_dec_lsu_valid_raw_d; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_store_data_hi_r; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_store_data_lo_r; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_store_datafn_hi_r; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_store_datafn_lo_r; // @[lsu.scala 69:30] - wire stbuf_io_lsu_stbuf_commit_any; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_lsu_addr_m; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_lsu_addr_r; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_end_addr_m; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_end_addr_r; // @[lsu.scala 69:30] - wire stbuf_io_ldst_dual_d; // @[lsu.scala 69:30] - wire stbuf_io_ldst_dual_m; // @[lsu.scala 69:30] - wire stbuf_io_ldst_dual_r; // @[lsu.scala 69:30] - wire stbuf_io_addr_in_dccm_m; // @[lsu.scala 69:30] - wire stbuf_io_addr_in_dccm_r; // @[lsu.scala 69:30] - wire stbuf_io_scan_mode; // @[lsu.scala 69:30] - wire stbuf_io_stbuf_reqvld_any; // @[lsu.scala 69:30] - wire stbuf_io_stbuf_reqvld_flushed_any; // @[lsu.scala 69:30] - wire [15:0] stbuf_io_stbuf_addr_any; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_stbuf_data_any; // @[lsu.scala 69:30] - wire stbuf_io_lsu_stbuf_full_any; // @[lsu.scala 69:30] - wire stbuf_io_lsu_stbuf_empty_any; // @[lsu.scala 69:30] - wire stbuf_io_ldst_stbuf_reqvld_r; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_stbuf_fwddata_hi_m; // @[lsu.scala 69:30] - wire [31:0] stbuf_io_stbuf_fwddata_lo_m; // @[lsu.scala 69:30] - wire [3:0] stbuf_io_stbuf_fwdbyteen_hi_m; // @[lsu.scala 69:30] - wire [3:0] stbuf_io_stbuf_fwdbyteen_lo_m; // @[lsu.scala 69:30] - wire ecc_clock; // @[lsu.scala 70:30] - wire ecc_reset; // @[lsu.scala 70:30] - wire ecc_io_lsu_c2_r_clk; // @[lsu.scala 70:30] - wire ecc_io_clk_override; // @[lsu.scala 70:30] - wire ecc_io_lsu_pkt_m_valid; // @[lsu.scala 70:30] - wire ecc_io_lsu_pkt_m_bits_load; // @[lsu.scala 70:30] - wire ecc_io_lsu_pkt_m_bits_store; // @[lsu.scala 70:30] - wire ecc_io_lsu_pkt_m_bits_dma; // @[lsu.scala 70:30] - wire [31:0] ecc_io_stbuf_data_any; // @[lsu.scala 70:30] - wire ecc_io_dec_tlu_core_ecc_disable; // @[lsu.scala 70:30] - wire [15:0] ecc_io_lsu_addr_m; // @[lsu.scala 70:30] - wire [15:0] ecc_io_end_addr_m; // @[lsu.scala 70:30] - wire [31:0] ecc_io_dccm_rdata_hi_m; // @[lsu.scala 70:30] - wire [31:0] ecc_io_dccm_rdata_lo_m; // @[lsu.scala 70:30] - wire [6:0] ecc_io_dccm_data_ecc_hi_m; // @[lsu.scala 70:30] - wire [6:0] ecc_io_dccm_data_ecc_lo_m; // @[lsu.scala 70:30] - wire ecc_io_ld_single_ecc_error_r; // @[lsu.scala 70:30] - wire ecc_io_ld_single_ecc_error_r_ff; // @[lsu.scala 70:30] - wire ecc_io_lsu_dccm_rden_m; // @[lsu.scala 70:30] - wire ecc_io_addr_in_dccm_m; // @[lsu.scala 70:30] - wire ecc_io_dma_dccm_wen; // @[lsu.scala 70:30] - wire [31:0] ecc_io_dma_dccm_wdata_lo; // @[lsu.scala 70:30] - wire [31:0] ecc_io_dma_dccm_wdata_hi; // @[lsu.scala 70:30] - wire ecc_io_scan_mode; // @[lsu.scala 70:30] - wire [31:0] ecc_io_sec_data_hi_r; // @[lsu.scala 70:30] - wire [31:0] ecc_io_sec_data_lo_r; // @[lsu.scala 70:30] - wire [31:0] ecc_io_sec_data_hi_m; // @[lsu.scala 70:30] - wire [31:0] ecc_io_sec_data_lo_m; // @[lsu.scala 70:30] - wire [31:0] ecc_io_sec_data_hi_r_ff; // @[lsu.scala 70:30] - wire [31:0] ecc_io_sec_data_lo_r_ff; // @[lsu.scala 70:30] - wire [6:0] ecc_io_dma_dccm_wdata_ecc_hi; // @[lsu.scala 70:30] - wire [6:0] ecc_io_dma_dccm_wdata_ecc_lo; // @[lsu.scala 70:30] - wire [6:0] ecc_io_stbuf_ecc_any; // @[lsu.scala 70:30] - wire [6:0] ecc_io_sec_data_ecc_hi_r_ff; // @[lsu.scala 70:30] - wire [6:0] ecc_io_sec_data_ecc_lo_r_ff; // @[lsu.scala 70:30] - wire ecc_io_single_ecc_error_hi_r; // @[lsu.scala 70:30] - wire ecc_io_single_ecc_error_lo_r; // @[lsu.scala 70:30] - wire ecc_io_lsu_single_ecc_error_r; // @[lsu.scala 70:30] - wire ecc_io_lsu_double_ecc_error_r; // @[lsu.scala 70:30] - wire ecc_io_lsu_single_ecc_error_m; // @[lsu.scala 70:30] - wire ecc_io_lsu_double_ecc_error_m; // @[lsu.scala 70:30] - wire trigger_io_trigger_pkt_any_0_select; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_0_match_pkt; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_0_store; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_0_load; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_0_m; // @[lsu.scala 71:30] - wire [31:0] trigger_io_trigger_pkt_any_0_tdata2; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_1_select; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_1_match_pkt; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_1_store; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_1_load; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_1_m; // @[lsu.scala 71:30] - wire [31:0] trigger_io_trigger_pkt_any_1_tdata2; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_2_select; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_2_match_pkt; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_2_store; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_2_load; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_2_m; // @[lsu.scala 71:30] - wire [31:0] trigger_io_trigger_pkt_any_2_tdata2; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_3_select; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_3_match_pkt; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_3_store; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_3_load; // @[lsu.scala 71:30] - wire trigger_io_trigger_pkt_any_3_m; // @[lsu.scala 71:30] - wire [31:0] trigger_io_trigger_pkt_any_3_tdata2; // @[lsu.scala 71:30] - wire trigger_io_lsu_pkt_m_valid; // @[lsu.scala 71:30] - wire trigger_io_lsu_pkt_m_bits_half; // @[lsu.scala 71:30] - wire trigger_io_lsu_pkt_m_bits_word; // @[lsu.scala 71:30] - wire trigger_io_lsu_pkt_m_bits_load; // @[lsu.scala 71:30] - wire trigger_io_lsu_pkt_m_bits_store; // @[lsu.scala 71:30] - wire trigger_io_lsu_pkt_m_bits_dma; // @[lsu.scala 71:30] - wire [31:0] trigger_io_lsu_addr_m; // @[lsu.scala 71:30] - wire [31:0] trigger_io_store_data_m; // @[lsu.scala 71:30] - wire [3:0] trigger_io_lsu_trigger_match_m; // @[lsu.scala 71:30] - wire clkdomain_clock; // @[lsu.scala 72:30] - wire clkdomain_reset; // @[lsu.scala 72:30] - wire clkdomain_io_active_clk; // @[lsu.scala 72:30] - wire clkdomain_io_clk_override; // @[lsu.scala 72:30] - wire clkdomain_io_dec_tlu_force_halt; // @[lsu.scala 72:30] - wire clkdomain_io_dma_dccm_req; // @[lsu.scala 72:30] - wire clkdomain_io_ldst_stbuf_reqvld_r; // @[lsu.scala 72:30] - wire clkdomain_io_stbuf_reqvld_any; // @[lsu.scala 72:30] - wire clkdomain_io_stbuf_reqvld_flushed_any; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_busreq_r; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_bus_buffer_pend_any; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_bus_buffer_empty_any; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_stbuf_empty_any; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_bus_clk_en; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_p_valid; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_pkt_d_valid; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_pkt_d_bits_store; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_pkt_m_valid; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_pkt_m_bits_store; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_pkt_r_valid; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_bus_obuf_c1_clken; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_busm_clken; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_c1_m_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_c1_r_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_c2_m_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_c2_r_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_store_c1_m_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_store_c1_r_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_stbuf_c1_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_bus_obuf_c1_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_bus_ibuf_c1_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_bus_buf_c1_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_busm_clk; // @[lsu.scala 72:30] - wire clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 72:30] - wire clkdomain_io_scan_mode; // @[lsu.scala 72:30] - wire bus_intf_clock; // @[lsu.scala 73:30] - wire bus_intf_reset; // @[lsu.scala 73:30] - wire bus_intf_io_scan_mode; // @[lsu.scala 73:30] - wire bus_intf_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[lsu.scala 73:30] - wire bus_intf_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[lsu.scala 73:30] - wire bus_intf_io_tlu_busbuff_lsu_pmu_bus_error; // @[lsu.scala 73:30] - wire bus_intf_io_tlu_busbuff_lsu_pmu_bus_busy; // @[lsu.scala 73:30] - wire bus_intf_io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu.scala 73:30] - wire bus_intf_io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[lsu.scala 73:30] - wire bus_intf_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu.scala 73:30] - wire bus_intf_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[lsu.scala 73:30] - wire bus_intf_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_c1_r_clk; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_c2_r_clk; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_bus_ibuf_c1_clk; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_bus_obuf_c1_clk; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_bus_buf_c1_clk; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_free_c2_clk; // @[lsu.scala 73:30] - wire bus_intf_io_active_clk; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_busm_clk; // @[lsu.scala 73:30] - wire bus_intf_io_axi_aw_ready; // @[lsu.scala 73:30] - wire bus_intf_io_axi_aw_valid; // @[lsu.scala 73:30] - wire [2:0] bus_intf_io_axi_aw_bits_id; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_axi_aw_bits_addr; // @[lsu.scala 73:30] - wire [3:0] bus_intf_io_axi_aw_bits_region; // @[lsu.scala 73:30] - wire [2:0] bus_intf_io_axi_aw_bits_size; // @[lsu.scala 73:30] - wire [3:0] bus_intf_io_axi_aw_bits_cache; // @[lsu.scala 73:30] - wire bus_intf_io_axi_w_ready; // @[lsu.scala 73:30] - wire bus_intf_io_axi_w_valid; // @[lsu.scala 73:30] - wire [63:0] bus_intf_io_axi_w_bits_data; // @[lsu.scala 73:30] - wire [7:0] bus_intf_io_axi_w_bits_strb; // @[lsu.scala 73:30] - wire bus_intf_io_axi_b_valid; // @[lsu.scala 73:30] - wire [1:0] bus_intf_io_axi_b_bits_resp; // @[lsu.scala 73:30] - wire [2:0] bus_intf_io_axi_b_bits_id; // @[lsu.scala 73:30] - wire bus_intf_io_axi_ar_ready; // @[lsu.scala 73:30] - wire bus_intf_io_axi_ar_valid; // @[lsu.scala 73:30] - wire [2:0] bus_intf_io_axi_ar_bits_id; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_axi_ar_bits_addr; // @[lsu.scala 73:30] - wire [3:0] bus_intf_io_axi_ar_bits_region; // @[lsu.scala 73:30] - wire [2:0] bus_intf_io_axi_ar_bits_size; // @[lsu.scala 73:30] - wire [3:0] bus_intf_io_axi_ar_bits_cache; // @[lsu.scala 73:30] - wire bus_intf_io_axi_r_valid; // @[lsu.scala 73:30] - wire [2:0] bus_intf_io_axi_r_bits_id; // @[lsu.scala 73:30] - wire [63:0] bus_intf_io_axi_r_bits_data; // @[lsu.scala 73:30] - wire [1:0] bus_intf_io_axi_r_bits_resp; // @[lsu.scala 73:30] - wire bus_intf_io_dec_lsu_valid_raw_d; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_busreq_m; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_m_valid; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_m_bits_by; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_m_bits_half; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_m_bits_word; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_m_bits_load; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_r_valid; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_r_bits_by; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_r_bits_half; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_r_bits_word; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_r_bits_load; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_r_bits_store; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_pkt_r_bits_unsign; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_lsu_addr_m; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_lsu_addr_r; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_end_addr_m; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_end_addr_r; // @[lsu.scala 73:30] - wire bus_intf_io_ldst_dual_d; // @[lsu.scala 73:30] - wire bus_intf_io_ldst_dual_m; // @[lsu.scala 73:30] - wire bus_intf_io_ldst_dual_r; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_store_data_r; // @[lsu.scala 73:30] - wire bus_intf_io_dec_tlu_force_halt; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_commit_r; // @[lsu.scala 73:30] - wire bus_intf_io_is_sideeffects_m; // @[lsu.scala 73:30] - wire bus_intf_io_flush_m_up; // @[lsu.scala 73:30] - wire bus_intf_io_flush_r; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_busreq_r; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_bus_buffer_pend_any; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_bus_buffer_full_any; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_bus_read_data_m; // @[lsu.scala 73:30] - wire bus_intf_io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[lsu.scala 73:30] - wire [1:0] bus_intf_io_dctl_busbuff_lsu_nonblock_load_tag_m; // @[lsu.scala 73:30] - wire bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_r; // @[lsu.scala 73:30] - wire [1:0] bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_tag_r; // @[lsu.scala 73:30] - wire bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_valid; // @[lsu.scala 73:30] - wire bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu.scala 73:30] - wire [1:0] bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_tag; // @[lsu.scala 73:30] - wire [31:0] bus_intf_io_dctl_busbuff_lsu_nonblock_load_data; // @[lsu.scala 73:30] - wire bus_intf_io_lsu_bus_clk_en; // @[lsu.scala 73:30] - wire _T = stbuf_io_lsu_stbuf_full_any | bus_intf_io_lsu_bus_buffer_full_any; // @[lsu.scala 79:57] - wire _T_3 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 86:58] - wire _T_4 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_3; // @[lsu.scala 86:56] - wire _T_5 = lsu_lsc_ctl_io_addr_in_dccm_m | lsu_lsc_ctl_io_addr_in_pic_m; // @[lsu.scala 86:126] - wire _T_6 = _T_4 & _T_5; // @[lsu.scala 86:93] - wire ldst_nodma_mtor = _T_6 & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 86:158] - wire _T_7 = io_dec_lsu_valid_raw_d | ldst_nodma_mtor; // @[lsu.scala 87:53] - wire _T_8 = _T_7 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 87:71] - wire _T_10 = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[lsu.scala 88:58] - wire _T_11 = _T_10 & lsu_lsc_ctl_io_addr_in_dccm_d; // @[lsu.scala 88:97] + wire lsu_lsc_ctl_clock; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_reset; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_clk_override; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_c1_m_clk; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_c1_r_clk; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_c2_m_clk; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_c2_r_clk; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_store_c1_m_clk; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_ld_data_r; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_ld_data_corr_r; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_single_ecc_error_r; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_double_ecc_error_r; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_flush_m_up; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_flush_r; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_ldst_dual_d; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_ldst_dual_m; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_ldst_dual_r; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs1_d; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs2_d; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_valid; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_fast_int; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_by; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_half; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_word; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_dword; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_load; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_store; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_unsign; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_dma; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_d; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_load_ldst_bypass_d; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_m; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_dec_lsu_valid_raw_d; // @[lsu.scala 70:30] + wire [11:0] lsu_lsc_ctl_io_dec_lsu_offset_d; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_picm_mask_data_m; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_bus_read_data_m; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_result_m; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_result_corr_r; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_addr_d; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_end_addr_d; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_end_addr_m; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_end_addr_r; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_store_data_m; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_dec_tlu_mrac_ff; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_exc_m; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_is_sideeffects_m; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_single_ecc_error_incr; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_error_pkt_r_valid; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_single_ecc_error; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_inst_type; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_exc_type; // @[lsu.scala 70:30] + wire [3:0] lsu_lsc_ctl_io_lsu_error_pkt_r_bits_mscause; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_lsu_error_pkt_r_bits_addr; // @[lsu.scala 70:30] + wire [30:0] lsu_lsc_ctl_io_lsu_fir_addr; // @[lsu.scala 70:30] + wire [1:0] lsu_lsc_ctl_io_lsu_fir_error; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_addr_in_dccm_d; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_addr_in_dccm_m; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_addr_in_pic_d; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_addr_in_pic_m; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_addr_in_pic_r; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_dma_lsc_ctl_dma_dccm_req; // @[lsu.scala 70:30] + wire [31:0] lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_addr; // @[lsu.scala 70:30] + wire [2:0] lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_sz; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_write; // @[lsu.scala 70:30] + wire [63:0] lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_wdata; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_fast_int; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_by; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_half; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_word; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_dword; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_load; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_unsign; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_dma; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store_data_bypass_d; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_load_ldst_bypass_d; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store_data_bypass_m; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_dword; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_unsign; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_store_data_bypass_m; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_fast_int; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign; // @[lsu.scala 70:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 70:30] + wire dccm_ctl_clock; // @[lsu.scala 73:30] + wire dccm_ctl_reset; // @[lsu.scala 73:30] + wire dccm_ctl_io_clk_override; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_c2_m_clk; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_c2_r_clk; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_free_c2_clk; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_c1_r_clk; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_store_c1_r_clk; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_d_valid; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_d_bits_word; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_d_bits_dword; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_d_bits_load; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_d_bits_store; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_d_bits_dma; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_r_bits_load; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 73:30] + wire dccm_ctl_io_addr_in_dccm_d; // @[lsu.scala 73:30] + wire dccm_ctl_io_addr_in_dccm_m; // @[lsu.scala 73:30] + wire dccm_ctl_io_addr_in_dccm_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_addr_in_pic_d; // @[lsu.scala 73:30] + wire dccm_ctl_io_addr_in_pic_m; // @[lsu.scala 73:30] + wire dccm_ctl_io_addr_in_pic_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_raw_fwd_lo_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_raw_fwd_hi_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_commit_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_ldst_dual_m; // @[lsu.scala 73:30] + wire dccm_ctl_io_ldst_dual_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_lsu_addr_d; // @[lsu.scala 73:30] + wire [15:0] dccm_ctl_io_lsu_addr_m; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_lsu_addr_r; // @[lsu.scala 73:30] + wire [15:0] dccm_ctl_io_end_addr_d; // @[lsu.scala 73:30] + wire [15:0] dccm_ctl_io_end_addr_m; // @[lsu.scala 73:30] + wire [15:0] dccm_ctl_io_end_addr_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_stbuf_reqvld_any; // @[lsu.scala 73:30] + wire [15:0] dccm_ctl_io_stbuf_addr_any; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_stbuf_data_any; // @[lsu.scala 73:30] + wire [6:0] dccm_ctl_io_stbuf_ecc_any; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_stbuf_fwddata_hi_m; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_stbuf_fwddata_lo_m; // @[lsu.scala 73:30] + wire [3:0] dccm_ctl_io_stbuf_fwdbyteen_lo_m; // @[lsu.scala 73:30] + wire [3:0] dccm_ctl_io_stbuf_fwdbyteen_hi_m; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_dccm_rdata_hi_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_dccm_rdata_lo_r; // @[lsu.scala 73:30] + wire [6:0] dccm_ctl_io_dccm_data_ecc_hi_r; // @[lsu.scala 73:30] + wire [6:0] dccm_ctl_io_dccm_data_ecc_lo_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_lsu_ld_data_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_lsu_ld_data_corr_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_double_ecc_error_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_single_ecc_error_hi_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_single_ecc_error_lo_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_sec_data_hi_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_sec_data_lo_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_sec_data_hi_r_ff; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_sec_data_lo_r_ff; // @[lsu.scala 73:30] + wire [6:0] dccm_ctl_io_sec_data_ecc_hi_r_ff; // @[lsu.scala 73:30] + wire [6:0] dccm_ctl_io_sec_data_ecc_lo_r_ff; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_dccm_rdata_hi_m; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_dccm_rdata_lo_m; // @[lsu.scala 73:30] + wire [6:0] dccm_ctl_io_dccm_data_ecc_hi_m; // @[lsu.scala 73:30] + wire [6:0] dccm_ctl_io_dccm_data_ecc_lo_m; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_store_data_m; // @[lsu.scala 73:30] + wire dccm_ctl_io_dma_dccm_wen; // @[lsu.scala 73:30] + wire dccm_ctl_io_dma_pic_wen; // @[lsu.scala 73:30] + wire [2:0] dccm_ctl_io_dma_mem_tag_m; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_dma_dccm_wdata_lo; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_dma_dccm_wdata_hi; // @[lsu.scala 73:30] + wire [6:0] dccm_ctl_io_dma_dccm_wdata_ecc_hi; // @[lsu.scala 73:30] + wire [6:0] dccm_ctl_io_dma_dccm_wdata_ecc_lo; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_store_data_hi_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_store_data_lo_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_store_datafn_hi_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_store_datafn_lo_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_store_data_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_ld_single_ecc_error_r; // @[lsu.scala 73:30] + wire dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_picm_mask_data_m; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_stbuf_commit_any; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_dccm_rden_m; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_dccm_rden_r; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_dma_dccm_ctl_dma_mem_addr; // @[lsu.scala 73:30] + wire [63:0] dccm_ctl_io_dma_dccm_ctl_dma_mem_wdata; // @[lsu.scala 73:30] + wire dccm_ctl_io_dma_dccm_ctl_dccm_dma_rvalid; // @[lsu.scala 73:30] + wire dccm_ctl_io_dma_dccm_ctl_dccm_dma_ecc_error; // @[lsu.scala 73:30] + wire [2:0] dccm_ctl_io_dma_dccm_ctl_dccm_dma_rtag; // @[lsu.scala 73:30] + wire [63:0] dccm_ctl_io_dma_dccm_ctl_dccm_dma_rdata; // @[lsu.scala 73:30] + wire dccm_ctl_io_dccm_wren; // @[lsu.scala 73:30] + wire dccm_ctl_io_dccm_rden; // @[lsu.scala 73:30] + wire [15:0] dccm_ctl_io_dccm_wr_addr_lo; // @[lsu.scala 73:30] + wire [15:0] dccm_ctl_io_dccm_wr_addr_hi; // @[lsu.scala 73:30] + wire [15:0] dccm_ctl_io_dccm_rd_addr_lo; // @[lsu.scala 73:30] + wire [15:0] dccm_ctl_io_dccm_rd_addr_hi; // @[lsu.scala 73:30] + wire [38:0] dccm_ctl_io_dccm_wr_data_lo; // @[lsu.scala 73:30] + wire [38:0] dccm_ctl_io_dccm_wr_data_hi; // @[lsu.scala 73:30] + wire [38:0] dccm_ctl_io_dccm_rd_data_lo; // @[lsu.scala 73:30] + wire [38:0] dccm_ctl_io_dccm_rd_data_hi; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pic_picm_wren; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pic_picm_rden; // @[lsu.scala 73:30] + wire dccm_ctl_io_lsu_pic_picm_mken; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_lsu_pic_picm_rdaddr; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_lsu_pic_picm_wraddr; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_lsu_pic_picm_wr_data; // @[lsu.scala 73:30] + wire [31:0] dccm_ctl_io_lsu_pic_picm_rd_data; // @[lsu.scala 73:30] + wire stbuf_clock; // @[lsu.scala 74:30] + wire stbuf_reset; // @[lsu.scala 74:30] + wire stbuf_io_lsu_stbuf_c1_clk; // @[lsu.scala 74:30] + wire stbuf_io_lsu_free_c2_clk; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_m_valid; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_m_bits_store; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_m_bits_dma; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_r_valid; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_r_bits_by; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_r_bits_half; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_r_bits_word; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_r_bits_dword; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_r_bits_store; // @[lsu.scala 74:30] + wire stbuf_io_lsu_pkt_r_bits_dma; // @[lsu.scala 74:30] + wire stbuf_io_store_stbuf_reqvld_r; // @[lsu.scala 74:30] + wire stbuf_io_lsu_commit_r; // @[lsu.scala 74:30] + wire stbuf_io_dec_lsu_valid_raw_d; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_store_data_hi_r; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_store_data_lo_r; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_store_datafn_hi_r; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_store_datafn_lo_r; // @[lsu.scala 74:30] + wire stbuf_io_lsu_stbuf_commit_any; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_lsu_addr_m; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_lsu_addr_r; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_end_addr_m; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_end_addr_r; // @[lsu.scala 74:30] + wire stbuf_io_ldst_dual_d; // @[lsu.scala 74:30] + wire stbuf_io_ldst_dual_m; // @[lsu.scala 74:30] + wire stbuf_io_ldst_dual_r; // @[lsu.scala 74:30] + wire stbuf_io_addr_in_dccm_m; // @[lsu.scala 74:30] + wire stbuf_io_addr_in_dccm_r; // @[lsu.scala 74:30] + wire stbuf_io_stbuf_reqvld_any; // @[lsu.scala 74:30] + wire stbuf_io_stbuf_reqvld_flushed_any; // @[lsu.scala 74:30] + wire [15:0] stbuf_io_stbuf_addr_any; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_stbuf_data_any; // @[lsu.scala 74:30] + wire stbuf_io_lsu_stbuf_full_any; // @[lsu.scala 74:30] + wire stbuf_io_lsu_stbuf_empty_any; // @[lsu.scala 74:30] + wire stbuf_io_ldst_stbuf_reqvld_r; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_stbuf_fwddata_hi_m; // @[lsu.scala 74:30] + wire [31:0] stbuf_io_stbuf_fwddata_lo_m; // @[lsu.scala 74:30] + wire [3:0] stbuf_io_stbuf_fwdbyteen_hi_m; // @[lsu.scala 74:30] + wire [3:0] stbuf_io_stbuf_fwdbyteen_lo_m; // @[lsu.scala 74:30] + wire ecc_clock; // @[lsu.scala 75:30] + wire ecc_reset; // @[lsu.scala 75:30] + wire ecc_io_clk_override; // @[lsu.scala 75:30] + wire ecc_io_lsu_pkt_r_valid; // @[lsu.scala 75:30] + wire ecc_io_lsu_pkt_r_bits_load; // @[lsu.scala 75:30] + wire ecc_io_lsu_pkt_r_bits_store; // @[lsu.scala 75:30] + wire [31:0] ecc_io_stbuf_data_any; // @[lsu.scala 75:30] + wire ecc_io_dec_tlu_core_ecc_disable; // @[lsu.scala 75:30] + wire ecc_io_lsu_dccm_rden_r; // @[lsu.scala 75:30] + wire ecc_io_addr_in_dccm_r; // @[lsu.scala 75:30] + wire [15:0] ecc_io_lsu_addr_r; // @[lsu.scala 75:30] + wire [15:0] ecc_io_end_addr_r; // @[lsu.scala 75:30] + wire [31:0] ecc_io_dccm_rdata_hi_r; // @[lsu.scala 75:30] + wire [31:0] ecc_io_dccm_rdata_lo_r; // @[lsu.scala 75:30] + wire [6:0] ecc_io_dccm_data_ecc_hi_r; // @[lsu.scala 75:30] + wire [6:0] ecc_io_dccm_data_ecc_lo_r; // @[lsu.scala 75:30] + wire ecc_io_ld_single_ecc_error_r; // @[lsu.scala 75:30] + wire ecc_io_ld_single_ecc_error_r_ff; // @[lsu.scala 75:30] + wire ecc_io_dma_dccm_wen; // @[lsu.scala 75:30] + wire [31:0] ecc_io_dma_dccm_wdata_lo; // @[lsu.scala 75:30] + wire [31:0] ecc_io_dma_dccm_wdata_hi; // @[lsu.scala 75:30] + wire [31:0] ecc_io_sec_data_hi_r; // @[lsu.scala 75:30] + wire [31:0] ecc_io_sec_data_lo_r; // @[lsu.scala 75:30] + wire [31:0] ecc_io_sec_data_hi_r_ff; // @[lsu.scala 75:30] + wire [31:0] ecc_io_sec_data_lo_r_ff; // @[lsu.scala 75:30] + wire [6:0] ecc_io_dma_dccm_wdata_ecc_hi; // @[lsu.scala 75:30] + wire [6:0] ecc_io_dma_dccm_wdata_ecc_lo; // @[lsu.scala 75:30] + wire [6:0] ecc_io_stbuf_ecc_any; // @[lsu.scala 75:30] + wire [6:0] ecc_io_sec_data_ecc_hi_r_ff; // @[lsu.scala 75:30] + wire [6:0] ecc_io_sec_data_ecc_lo_r_ff; // @[lsu.scala 75:30] + wire ecc_io_single_ecc_error_hi_r; // @[lsu.scala 75:30] + wire ecc_io_single_ecc_error_lo_r; // @[lsu.scala 75:30] + wire ecc_io_lsu_single_ecc_error_r; // @[lsu.scala 75:30] + wire ecc_io_lsu_double_ecc_error_r; // @[lsu.scala 75:30] + wire ecc_io_lsu_single_ecc_error_m; // @[lsu.scala 75:30] + wire trigger_io_trigger_pkt_any_0_select; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_0_match_pkt; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_0_store; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_0_load; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_0_m; // @[lsu.scala 76:30] + wire [31:0] trigger_io_trigger_pkt_any_0_tdata2; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_1_select; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_1_match_pkt; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_1_store; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_1_load; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_1_m; // @[lsu.scala 76:30] + wire [31:0] trigger_io_trigger_pkt_any_1_tdata2; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_2_select; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_2_match_pkt; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_2_store; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_2_load; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_2_m; // @[lsu.scala 76:30] + wire [31:0] trigger_io_trigger_pkt_any_2_tdata2; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_3_select; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_3_match_pkt; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_3_store; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_3_load; // @[lsu.scala 76:30] + wire trigger_io_trigger_pkt_any_3_m; // @[lsu.scala 76:30] + wire [31:0] trigger_io_trigger_pkt_any_3_tdata2; // @[lsu.scala 76:30] + wire trigger_io_lsu_pkt_m_valid; // @[lsu.scala 76:30] + wire trigger_io_lsu_pkt_m_bits_half; // @[lsu.scala 76:30] + wire trigger_io_lsu_pkt_m_bits_word; // @[lsu.scala 76:30] + wire trigger_io_lsu_pkt_m_bits_load; // @[lsu.scala 76:30] + wire trigger_io_lsu_pkt_m_bits_store; // @[lsu.scala 76:30] + wire trigger_io_lsu_pkt_m_bits_dma; // @[lsu.scala 76:30] + wire [31:0] trigger_io_lsu_addr_m; // @[lsu.scala 76:30] + wire [31:0] trigger_io_store_data_m; // @[lsu.scala 76:30] + wire [3:0] trigger_io_lsu_trigger_match_m; // @[lsu.scala 76:30] + wire clkdomain_clock; // @[lsu.scala 77:30] + wire clkdomain_reset; // @[lsu.scala 77:30] + wire clkdomain_io_active_clk; // @[lsu.scala 77:30] + wire clkdomain_io_clk_override; // @[lsu.scala 77:30] + wire clkdomain_io_dec_tlu_force_halt; // @[lsu.scala 77:30] + wire clkdomain_io_dma_dccm_req; // @[lsu.scala 77:30] + wire clkdomain_io_ldst_stbuf_reqvld_r; // @[lsu.scala 77:30] + wire clkdomain_io_stbuf_reqvld_any; // @[lsu.scala 77:30] + wire clkdomain_io_stbuf_reqvld_flushed_any; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_busreq_r; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_bus_buffer_pend_any; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_bus_buffer_empty_any; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_stbuf_empty_any; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_bus_clk_en; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_p_valid; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_pkt_d_valid; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_pkt_d_bits_store; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_pkt_m_valid; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_pkt_m_bits_store; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_pkt_r_valid; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_bus_obuf_c1_clken; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_busm_clken; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_c1_m_clk; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_c1_r_clk; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_c2_m_clk; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_c2_r_clk; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_store_c1_m_clk; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_store_c1_r_clk; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_stbuf_c1_clk; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_bus_ibuf_c1_clk; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_bus_buf_c1_clk; // @[lsu.scala 77:30] + wire clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 77:30] + wire bus_intf_clock; // @[lsu.scala 78:30] + wire bus_intf_reset; // @[lsu.scala 78:30] + wire bus_intf_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[lsu.scala 78:30] + wire bus_intf_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[lsu.scala 78:30] + wire bus_intf_io_tlu_busbuff_lsu_pmu_bus_error; // @[lsu.scala 78:30] + wire bus_intf_io_tlu_busbuff_lsu_pmu_bus_busy; // @[lsu.scala 78:30] + wire bus_intf_io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu.scala 78:30] + wire bus_intf_io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[lsu.scala 78:30] + wire bus_intf_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu.scala 78:30] + wire bus_intf_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[lsu.scala 78:30] + wire bus_intf_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_c1_r_clk; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_c2_r_clk; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_bus_ibuf_c1_clk; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_bus_buf_c1_clk; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_free_c2_clk; // @[lsu.scala 78:30] + wire bus_intf_io_active_clk; // @[lsu.scala 78:30] + wire bus_intf_io_axi_aw_ready; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_axi_aw_bits_addr; // @[lsu.scala 78:30] + wire [3:0] bus_intf_io_axi_aw_bits_region; // @[lsu.scala 78:30] + wire bus_intf_io_axi_w_ready; // @[lsu.scala 78:30] + wire [63:0] bus_intf_io_axi_w_bits_data; // @[lsu.scala 78:30] + wire bus_intf_io_axi_b_valid; // @[lsu.scala 78:30] + wire [1:0] bus_intf_io_axi_b_bits_resp; // @[lsu.scala 78:30] + wire [2:0] bus_intf_io_axi_b_bits_id; // @[lsu.scala 78:30] + wire bus_intf_io_axi_ar_ready; // @[lsu.scala 78:30] + wire bus_intf_io_axi_ar_valid; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_axi_ar_bits_addr; // @[lsu.scala 78:30] + wire [3:0] bus_intf_io_axi_ar_bits_region; // @[lsu.scala 78:30] + wire bus_intf_io_axi_r_valid; // @[lsu.scala 78:30] + wire [2:0] bus_intf_io_axi_r_bits_id; // @[lsu.scala 78:30] + wire [63:0] bus_intf_io_axi_r_bits_data; // @[lsu.scala 78:30] + wire [1:0] bus_intf_io_axi_r_bits_resp; // @[lsu.scala 78:30] + wire bus_intf_io_dec_lsu_valid_raw_d; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_busreq_m; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_m_valid; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_m_bits_by; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_m_bits_half; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_m_bits_word; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_m_bits_load; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_r_valid; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_r_bits_by; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_r_bits_half; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_r_bits_word; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_r_bits_load; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_r_bits_store; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_pkt_r_bits_unsign; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_lsu_addr_m; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_lsu_addr_r; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_end_addr_m; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_end_addr_r; // @[lsu.scala 78:30] + wire bus_intf_io_ldst_dual_d; // @[lsu.scala 78:30] + wire bus_intf_io_ldst_dual_m; // @[lsu.scala 78:30] + wire bus_intf_io_ldst_dual_r; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_store_data_r; // @[lsu.scala 78:30] + wire bus_intf_io_dec_tlu_force_halt; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_commit_r; // @[lsu.scala 78:30] + wire bus_intf_io_is_sideeffects_m; // @[lsu.scala 78:30] + wire bus_intf_io_flush_m_up; // @[lsu.scala 78:30] + wire bus_intf_io_flush_r; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_busreq_r; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_bus_buffer_pend_any; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_bus_buffer_full_any; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_bus_read_data_m; // @[lsu.scala 78:30] + wire bus_intf_io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[lsu.scala 78:30] + wire [1:0] bus_intf_io_dctl_busbuff_lsu_nonblock_load_tag_m; // @[lsu.scala 78:30] + wire bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_r; // @[lsu.scala 78:30] + wire [1:0] bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_tag_r; // @[lsu.scala 78:30] + wire bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_valid; // @[lsu.scala 78:30] + wire bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu.scala 78:30] + wire [1:0] bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_tag; // @[lsu.scala 78:30] + wire [31:0] bus_intf_io_dctl_busbuff_lsu_nonblock_load_data; // @[lsu.scala 78:30] + wire bus_intf_io_lsu_bus_clk_en; // @[lsu.scala 78:30] + wire _T = stbuf_io_lsu_stbuf_full_any | bus_intf_io_lsu_bus_buffer_full_any; // @[lsu.scala 84:57] + wire _T_3 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 91:58] + wire _T_4 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_3; // @[lsu.scala 91:56] + wire _T_5 = lsu_lsc_ctl_io_addr_in_dccm_m | lsu_lsc_ctl_io_addr_in_pic_m; // @[lsu.scala 91:126] + wire _T_6 = _T_4 & _T_5; // @[lsu.scala 91:93] + wire ldst_nodma_mtor = _T_6 & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 91:158] + wire _T_7 = io_dec_lsu_valid_raw_d | ldst_nodma_mtor; // @[lsu.scala 92:53] + wire _T_8 = _T_7 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 92:71] + wire _T_10 = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[lsu.scala 93:58] + wire _T_11 = _T_10 & lsu_lsc_ctl_io_addr_in_dccm_d; // @[lsu.scala 93:97] wire [5:0] _T_15 = {io_lsu_dma_dma_lsc_ctl_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] - wire [63:0] dma_dccm_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata >> _T_15; // @[lsu.scala 90:58] - wire _T_21 = ~lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 101:130] - wire _T_22 = lsu_lsc_ctl_io_lsu_pkt_r_valid & _T_21; // @[lsu.scala 101:128] - wire _T_23 = _T_4 | _T_22; // @[lsu.scala 101:94] - wire _T_24 = ~_T_23; // @[lsu.scala 101:22] - wire _T_26 = lsu_lsc_ctl_io_lsu_pkt_m_valid | lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 102:52] - wire _T_27 = _T_26 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 102:85] - wire _T_28 = ~bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 102:127] - wire _T_30 = lsu_lsc_ctl_io_lsu_pkt_r_valid & lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 104:61] - wire _T_31 = _T_30 & lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 104:99] - wire _T_32 = ~io_dec_tlu_i0_kill_writeb_r; // @[lsu.scala 104:133] - wire _T_33 = _T_31 & _T_32; // @[lsu.scala 104:131] - wire _T_35 = lsu_lsc_ctl_io_lsu_pkt_r_bits_by | lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 104:217] - wire _T_36 = ~ecc_io_lsu_double_ecc_error_r; // @[lsu.scala 104:257] - wire _T_37 = _T_35 & _T_36; // @[lsu.scala 104:255] - wire _T_38 = _T_21 | _T_37; // @[lsu.scala 104:180] - wire _T_39 = lsu_lsc_ctl_io_lsu_pkt_m_bits_load | lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 106:90] - wire _T_43 = _T_39 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 108:131] - wire _T_44 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_43; // @[lsu.scala 108:53] - wire _T_45 = ~io_dec_tlu_flush_lower_r; // @[lsu.scala 108:167] - wire _T_46 = _T_44 & _T_45; // @[lsu.scala 108:165] - wire _T_47 = ~lsu_lsc_ctl_io_lsu_exc_m; // @[lsu.scala 108:181] - wire _T_48 = _T_46 & _T_47; // @[lsu.scala 108:179] - wire _T_49 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[lsu.scala 108:209] - wire _T_57 = lsu_lsc_ctl_io_lsu_pkt_m_bits_half & lsu_lsc_ctl_io_lsu_addr_m[0]; // @[lsu.scala 114:100] - wire _T_59 = |lsu_lsc_ctl_io_lsu_addr_m[1:0]; // @[lsu.scala 114:203] - wire _T_60 = lsu_lsc_ctl_io_lsu_pkt_m_bits_word & _T_59; // @[lsu.scala 114:170] - wire _T_61 = _T_57 | _T_60; // @[lsu.scala 114:132] - wire _T_63 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 115:73] - wire _T_65 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 116:73] - reg [2:0] dma_mem_tag_m; // @[lsu.scala 339:67] - reg lsu_raw_fwd_hi_r; // @[lsu.scala 340:67] - reg lsu_raw_fwd_lo_r; // @[lsu.scala 341:67] - lsu_lsc_ctl lsu_lsc_ctl ( // @[lsu.scala 65:30] + wire [63:0] dma_dccm_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata >> _T_15; // @[lsu.scala 95:58] + wire _T_21 = ~lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 106:130] + wire _T_22 = lsu_lsc_ctl_io_lsu_pkt_r_valid & _T_21; // @[lsu.scala 106:128] + wire _T_23 = _T_4 | _T_22; // @[lsu.scala 106:94] + wire _T_24 = ~_T_23; // @[lsu.scala 106:22] + wire _T_26 = lsu_lsc_ctl_io_lsu_pkt_m_valid | lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 107:52] + wire _T_27 = _T_26 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 107:85] + wire _T_28 = ~bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 107:127] + wire _T_30 = lsu_lsc_ctl_io_lsu_pkt_r_valid & lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 109:61] + wire _T_31 = _T_30 & lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 109:99] + wire _T_32 = ~io_dec_tlu_i0_kill_writeb_r; // @[lsu.scala 109:133] + wire _T_33 = _T_31 & _T_32; // @[lsu.scala 109:131] + wire _T_35 = lsu_lsc_ctl_io_lsu_pkt_r_bits_by | lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 109:217] + wire _T_36 = ~ecc_io_lsu_double_ecc_error_r; // @[lsu.scala 109:257] + wire _T_37 = _T_35 & _T_36; // @[lsu.scala 109:255] + wire _T_38 = _T_21 | _T_37; // @[lsu.scala 109:180] + wire _T_39 = lsu_lsc_ctl_io_lsu_pkt_m_bits_load | lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 111:90] + wire _T_43 = _T_39 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 113:131] + wire _T_44 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_43; // @[lsu.scala 113:53] + wire _T_45 = ~io_dec_tlu_flush_lower_r; // @[lsu.scala 113:167] + wire _T_46 = _T_44 & _T_45; // @[lsu.scala 113:165] + wire _T_47 = ~lsu_lsc_ctl_io_lsu_exc_m; // @[lsu.scala 113:181] + wire _T_48 = _T_46 & _T_47; // @[lsu.scala 113:179] + wire _T_49 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[lsu.scala 113:209] + wire [31:0] lsu_addr_d = lsu_lsc_ctl_io_lsu_addr_d; // @[lsu.scala 153:14] + wire [31:0] lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 154:14] + wire [31:0] lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 155:14] + wire _T_57 = lsu_lsc_ctl_io_lsu_pkt_m_bits_half & lsu_lsc_ctl_io_lsu_addr_m[0]; // @[lsu.scala 119:100] + wire _T_59 = |lsu_lsc_ctl_io_lsu_addr_m[1:0]; // @[lsu.scala 119:203] + wire _T_60 = lsu_lsc_ctl_io_lsu_pkt_m_bits_word & _T_59; // @[lsu.scala 119:170] + wire _T_61 = _T_57 | _T_60; // @[lsu.scala 119:132] + wire _T_63 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 120:73] + wire _T_65 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 121:73] + wire _T_71 = lsu_lsc_ctl_io_addr_external_m & lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 332:104] + wire [31:0] _T_73 = _T_71 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire lsu_busreq_r = bus_intf_io_lsu_busreq_r; // @[lsu.scala 346:16] + wire [31:0] _T_76 = lsu_busreq_r ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + reg [2:0] dma_mem_tag_m; // @[lsu.scala 350:67] + reg lsu_raw_fwd_hi_r; // @[lsu.scala 351:67] + reg lsu_raw_fwd_lo_r; // @[lsu.scala 352:67] + lsu_lsc_ctl lsu_lsc_ctl ( // @[lsu.scala 70:30] .clock(lsu_lsc_ctl_clock), .reset(lsu_lsc_ctl_reset), .io_clk_override(lsu_lsc_ctl_io_clk_override), @@ -11135,16 +10564,15 @@ module lsu( .io_lsu_c2_m_clk(lsu_lsc_ctl_io_lsu_c2_m_clk), .io_lsu_c2_r_clk(lsu_lsc_ctl_io_lsu_c2_r_clk), .io_lsu_store_c1_m_clk(lsu_lsc_ctl_io_lsu_store_c1_m_clk), + .io_lsu_ld_data_r(lsu_lsc_ctl_io_lsu_ld_data_r), .io_lsu_ld_data_corr_r(lsu_lsc_ctl_io_lsu_ld_data_corr_r), .io_lsu_single_ecc_error_r(lsu_lsc_ctl_io_lsu_single_ecc_error_r), .io_lsu_double_ecc_error_r(lsu_lsc_ctl_io_lsu_double_ecc_error_r), - .io_lsu_ld_data_m(lsu_lsc_ctl_io_lsu_ld_data_m), - .io_lsu_single_ecc_error_m(lsu_lsc_ctl_io_lsu_single_ecc_error_m), - .io_lsu_double_ecc_error_m(lsu_lsc_ctl_io_lsu_double_ecc_error_m), .io_flush_m_up(lsu_lsc_ctl_io_flush_m_up), .io_flush_r(lsu_lsc_ctl_io_flush_r), .io_ldst_dual_d(lsu_lsc_ctl_io_ldst_dual_d), .io_ldst_dual_m(lsu_lsc_ctl_io_ldst_dual_m), + .io_ldst_dual_r(lsu_lsc_ctl_io_ldst_dual_r), .io_lsu_exu_exu_lsu_rs1_d(lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs1_d), .io_lsu_exu_exu_lsu_rs2_d(lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs2_d), .io_lsu_p_valid(lsu_lsc_ctl_io_lsu_p_valid), @@ -11223,6 +10651,7 @@ module lsu( .io_lsu_pkt_m_bits_dma(lsu_lsc_ctl_io_lsu_pkt_m_bits_dma), .io_lsu_pkt_m_bits_store_data_bypass_m(lsu_lsc_ctl_io_lsu_pkt_m_bits_store_data_bypass_m), .io_lsu_pkt_r_valid(lsu_lsc_ctl_io_lsu_pkt_r_valid), + .io_lsu_pkt_r_bits_fast_int(lsu_lsc_ctl_io_lsu_pkt_r_bits_fast_int), .io_lsu_pkt_r_bits_by(lsu_lsc_ctl_io_lsu_pkt_r_bits_by), .io_lsu_pkt_r_bits_half(lsu_lsc_ctl_io_lsu_pkt_r_bits_half), .io_lsu_pkt_r_bits_word(lsu_lsc_ctl_io_lsu_pkt_r_bits_word), @@ -11230,15 +10659,16 @@ module lsu( .io_lsu_pkt_r_bits_load(lsu_lsc_ctl_io_lsu_pkt_r_bits_load), .io_lsu_pkt_r_bits_store(lsu_lsc_ctl_io_lsu_pkt_r_bits_store), .io_lsu_pkt_r_bits_unsign(lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign), - .io_lsu_pkt_r_bits_dma(lsu_lsc_ctl_io_lsu_pkt_r_bits_dma), - .io_scan_mode(lsu_lsc_ctl_io_scan_mode) + .io_lsu_pkt_r_bits_dma(lsu_lsc_ctl_io_lsu_pkt_r_bits_dma) ); - lsu_dccm_ctl dccm_ctl ( // @[lsu.scala 68:30] + lsu_dccm_ctl dccm_ctl ( // @[lsu.scala 73:30] .clock(dccm_ctl_clock), .reset(dccm_ctl_reset), .io_clk_override(dccm_ctl_io_clk_override), .io_lsu_c2_m_clk(dccm_ctl_io_lsu_c2_m_clk), + .io_lsu_c2_r_clk(dccm_ctl_io_lsu_c2_r_clk), .io_lsu_free_c2_clk(dccm_ctl_io_lsu_free_c2_clk), + .io_lsu_c1_r_clk(dccm_ctl_io_lsu_c1_r_clk), .io_lsu_store_c1_r_clk(dccm_ctl_io_lsu_store_c1_r_clk), .io_lsu_pkt_d_valid(dccm_ctl_io_lsu_pkt_d_valid), .io_lsu_pkt_d_bits_word(dccm_ctl_io_lsu_pkt_d_bits_word), @@ -11247,10 +10677,6 @@ module lsu( .io_lsu_pkt_d_bits_store(dccm_ctl_io_lsu_pkt_d_bits_store), .io_lsu_pkt_d_bits_dma(dccm_ctl_io_lsu_pkt_d_bits_dma), .io_lsu_pkt_m_valid(dccm_ctl_io_lsu_pkt_m_valid), - .io_lsu_pkt_m_bits_by(dccm_ctl_io_lsu_pkt_m_bits_by), - .io_lsu_pkt_m_bits_half(dccm_ctl_io_lsu_pkt_m_bits_half), - .io_lsu_pkt_m_bits_word(dccm_ctl_io_lsu_pkt_m_bits_word), - .io_lsu_pkt_m_bits_load(dccm_ctl_io_lsu_pkt_m_bits_load), .io_lsu_pkt_m_bits_store(dccm_ctl_io_lsu_pkt_m_bits_store), .io_lsu_pkt_m_bits_dma(dccm_ctl_io_lsu_pkt_m_bits_dma), .io_lsu_pkt_r_valid(dccm_ctl_io_lsu_pkt_r_valid), @@ -11270,6 +10696,7 @@ module lsu( .io_lsu_raw_fwd_hi_r(dccm_ctl_io_lsu_raw_fwd_hi_r), .io_lsu_commit_r(dccm_ctl_io_lsu_commit_r), .io_ldst_dual_m(dccm_ctl_io_ldst_dual_m), + .io_ldst_dual_r(dccm_ctl_io_ldst_dual_r), .io_lsu_addr_d(dccm_ctl_io_lsu_addr_d), .io_lsu_addr_m(dccm_ctl_io_lsu_addr_m), .io_lsu_addr_r(dccm_ctl_io_lsu_addr_r), @@ -11284,10 +10711,17 @@ module lsu( .io_stbuf_fwddata_lo_m(dccm_ctl_io_stbuf_fwddata_lo_m), .io_stbuf_fwdbyteen_lo_m(dccm_ctl_io_stbuf_fwdbyteen_lo_m), .io_stbuf_fwdbyteen_hi_m(dccm_ctl_io_stbuf_fwdbyteen_hi_m), + .io_dccm_rdata_hi_r(dccm_ctl_io_dccm_rdata_hi_r), + .io_dccm_rdata_lo_r(dccm_ctl_io_dccm_rdata_lo_r), + .io_dccm_data_ecc_hi_r(dccm_ctl_io_dccm_data_ecc_hi_r), + .io_dccm_data_ecc_lo_r(dccm_ctl_io_dccm_data_ecc_lo_r), + .io_lsu_ld_data_r(dccm_ctl_io_lsu_ld_data_r), .io_lsu_ld_data_corr_r(dccm_ctl_io_lsu_ld_data_corr_r), .io_lsu_double_ecc_error_r(dccm_ctl_io_lsu_double_ecc_error_r), .io_single_ecc_error_hi_r(dccm_ctl_io_single_ecc_error_hi_r), .io_single_ecc_error_lo_r(dccm_ctl_io_single_ecc_error_lo_r), + .io_sec_data_hi_r(dccm_ctl_io_sec_data_hi_r), + .io_sec_data_lo_r(dccm_ctl_io_sec_data_lo_r), .io_sec_data_hi_r_ff(dccm_ctl_io_sec_data_hi_r_ff), .io_sec_data_lo_r_ff(dccm_ctl_io_sec_data_lo_r_ff), .io_sec_data_ecc_hi_r_ff(dccm_ctl_io_sec_data_ecc_hi_r_ff), @@ -11296,10 +10730,6 @@ module lsu( .io_dccm_rdata_lo_m(dccm_ctl_io_dccm_rdata_lo_m), .io_dccm_data_ecc_hi_m(dccm_ctl_io_dccm_data_ecc_hi_m), .io_dccm_data_ecc_lo_m(dccm_ctl_io_dccm_data_ecc_lo_m), - .io_lsu_ld_data_m(dccm_ctl_io_lsu_ld_data_m), - .io_lsu_double_ecc_error_m(dccm_ctl_io_lsu_double_ecc_error_m), - .io_sec_data_hi_m(dccm_ctl_io_sec_data_hi_m), - .io_sec_data_lo_m(dccm_ctl_io_sec_data_lo_m), .io_store_data_m(dccm_ctl_io_store_data_m), .io_dma_dccm_wen(dccm_ctl_io_dma_dccm_wen), .io_dma_pic_wen(dccm_ctl_io_dma_pic_wen), @@ -11318,6 +10748,7 @@ module lsu( .io_picm_mask_data_m(dccm_ctl_io_picm_mask_data_m), .io_lsu_stbuf_commit_any(dccm_ctl_io_lsu_stbuf_commit_any), .io_lsu_dccm_rden_m(dccm_ctl_io_lsu_dccm_rden_m), + .io_lsu_dccm_rden_r(dccm_ctl_io_lsu_dccm_rden_r), .io_dma_dccm_ctl_dma_mem_addr(dccm_ctl_io_dma_dccm_ctl_dma_mem_addr), .io_dma_dccm_ctl_dma_mem_wdata(dccm_ctl_io_dma_dccm_ctl_dma_mem_wdata), .io_dma_dccm_ctl_dccm_dma_rvalid(dccm_ctl_io_dma_dccm_ctl_dccm_dma_rvalid), @@ -11340,10 +10771,9 @@ module lsu( .io_lsu_pic_picm_rdaddr(dccm_ctl_io_lsu_pic_picm_rdaddr), .io_lsu_pic_picm_wraddr(dccm_ctl_io_lsu_pic_picm_wraddr), .io_lsu_pic_picm_wr_data(dccm_ctl_io_lsu_pic_picm_wr_data), - .io_lsu_pic_picm_rd_data(dccm_ctl_io_lsu_pic_picm_rd_data), - .io_scan_mode(dccm_ctl_io_scan_mode) + .io_lsu_pic_picm_rd_data(dccm_ctl_io_lsu_pic_picm_rd_data) ); - lsu_stbuf stbuf ( // @[lsu.scala 69:30] + lsu_stbuf stbuf ( // @[lsu.scala 74:30] .clock(stbuf_clock), .reset(stbuf_reset), .io_lsu_stbuf_c1_clk(stbuf_io_lsu_stbuf_c1_clk), @@ -11375,7 +10805,6 @@ module lsu( .io_ldst_dual_r(stbuf_io_ldst_dual_r), .io_addr_in_dccm_m(stbuf_io_addr_in_dccm_m), .io_addr_in_dccm_r(stbuf_io_addr_in_dccm_r), - .io_scan_mode(stbuf_io_scan_mode), .io_stbuf_reqvld_any(stbuf_io_stbuf_reqvld_any), .io_stbuf_reqvld_flushed_any(stbuf_io_stbuf_reqvld_flushed_any), .io_stbuf_addr_any(stbuf_io_stbuf_addr_any), @@ -11388,35 +10817,30 @@ module lsu( .io_stbuf_fwdbyteen_hi_m(stbuf_io_stbuf_fwdbyteen_hi_m), .io_stbuf_fwdbyteen_lo_m(stbuf_io_stbuf_fwdbyteen_lo_m) ); - lsu_ecc ecc ( // @[lsu.scala 70:30] + lsu_ecc ecc ( // @[lsu.scala 75:30] .clock(ecc_clock), .reset(ecc_reset), - .io_lsu_c2_r_clk(ecc_io_lsu_c2_r_clk), .io_clk_override(ecc_io_clk_override), - .io_lsu_pkt_m_valid(ecc_io_lsu_pkt_m_valid), - .io_lsu_pkt_m_bits_load(ecc_io_lsu_pkt_m_bits_load), - .io_lsu_pkt_m_bits_store(ecc_io_lsu_pkt_m_bits_store), - .io_lsu_pkt_m_bits_dma(ecc_io_lsu_pkt_m_bits_dma), + .io_lsu_pkt_r_valid(ecc_io_lsu_pkt_r_valid), + .io_lsu_pkt_r_bits_load(ecc_io_lsu_pkt_r_bits_load), + .io_lsu_pkt_r_bits_store(ecc_io_lsu_pkt_r_bits_store), .io_stbuf_data_any(ecc_io_stbuf_data_any), .io_dec_tlu_core_ecc_disable(ecc_io_dec_tlu_core_ecc_disable), - .io_lsu_addr_m(ecc_io_lsu_addr_m), - .io_end_addr_m(ecc_io_end_addr_m), - .io_dccm_rdata_hi_m(ecc_io_dccm_rdata_hi_m), - .io_dccm_rdata_lo_m(ecc_io_dccm_rdata_lo_m), - .io_dccm_data_ecc_hi_m(ecc_io_dccm_data_ecc_hi_m), - .io_dccm_data_ecc_lo_m(ecc_io_dccm_data_ecc_lo_m), + .io_lsu_dccm_rden_r(ecc_io_lsu_dccm_rden_r), + .io_addr_in_dccm_r(ecc_io_addr_in_dccm_r), + .io_lsu_addr_r(ecc_io_lsu_addr_r), + .io_end_addr_r(ecc_io_end_addr_r), + .io_dccm_rdata_hi_r(ecc_io_dccm_rdata_hi_r), + .io_dccm_rdata_lo_r(ecc_io_dccm_rdata_lo_r), + .io_dccm_data_ecc_hi_r(ecc_io_dccm_data_ecc_hi_r), + .io_dccm_data_ecc_lo_r(ecc_io_dccm_data_ecc_lo_r), .io_ld_single_ecc_error_r(ecc_io_ld_single_ecc_error_r), .io_ld_single_ecc_error_r_ff(ecc_io_ld_single_ecc_error_r_ff), - .io_lsu_dccm_rden_m(ecc_io_lsu_dccm_rden_m), - .io_addr_in_dccm_m(ecc_io_addr_in_dccm_m), .io_dma_dccm_wen(ecc_io_dma_dccm_wen), .io_dma_dccm_wdata_lo(ecc_io_dma_dccm_wdata_lo), .io_dma_dccm_wdata_hi(ecc_io_dma_dccm_wdata_hi), - .io_scan_mode(ecc_io_scan_mode), .io_sec_data_hi_r(ecc_io_sec_data_hi_r), .io_sec_data_lo_r(ecc_io_sec_data_lo_r), - .io_sec_data_hi_m(ecc_io_sec_data_hi_m), - .io_sec_data_lo_m(ecc_io_sec_data_lo_m), .io_sec_data_hi_r_ff(ecc_io_sec_data_hi_r_ff), .io_sec_data_lo_r_ff(ecc_io_sec_data_lo_r_ff), .io_dma_dccm_wdata_ecc_hi(ecc_io_dma_dccm_wdata_ecc_hi), @@ -11428,10 +10852,9 @@ module lsu( .io_single_ecc_error_lo_r(ecc_io_single_ecc_error_lo_r), .io_lsu_single_ecc_error_r(ecc_io_lsu_single_ecc_error_r), .io_lsu_double_ecc_error_r(ecc_io_lsu_double_ecc_error_r), - .io_lsu_single_ecc_error_m(ecc_io_lsu_single_ecc_error_m), - .io_lsu_double_ecc_error_m(ecc_io_lsu_double_ecc_error_m) + .io_lsu_single_ecc_error_m(ecc_io_lsu_single_ecc_error_m) ); - lsu_trigger trigger ( // @[lsu.scala 71:30] + lsu_trigger trigger ( // @[lsu.scala 76:30] .io_trigger_pkt_any_0_select(trigger_io_trigger_pkt_any_0_select), .io_trigger_pkt_any_0_match_pkt(trigger_io_trigger_pkt_any_0_match_pkt), .io_trigger_pkt_any_0_store(trigger_io_trigger_pkt_any_0_store), @@ -11466,7 +10889,7 @@ module lsu( .io_store_data_m(trigger_io_store_data_m), .io_lsu_trigger_match_m(trigger_io_lsu_trigger_match_m) ); - lsu_clkdomain clkdomain ( // @[lsu.scala 72:30] + lsu_clkdomain clkdomain ( // @[lsu.scala 77:30] .clock(clkdomain_clock), .reset(clkdomain_reset), .io_active_clk(clkdomain_io_active_clk), @@ -11496,17 +10919,13 @@ module lsu( .io_lsu_store_c1_m_clk(clkdomain_io_lsu_store_c1_m_clk), .io_lsu_store_c1_r_clk(clkdomain_io_lsu_store_c1_r_clk), .io_lsu_stbuf_c1_clk(clkdomain_io_lsu_stbuf_c1_clk), - .io_lsu_bus_obuf_c1_clk(clkdomain_io_lsu_bus_obuf_c1_clk), .io_lsu_bus_ibuf_c1_clk(clkdomain_io_lsu_bus_ibuf_c1_clk), .io_lsu_bus_buf_c1_clk(clkdomain_io_lsu_bus_buf_c1_clk), - .io_lsu_busm_clk(clkdomain_io_lsu_busm_clk), - .io_lsu_free_c2_clk(clkdomain_io_lsu_free_c2_clk), - .io_scan_mode(clkdomain_io_scan_mode) + .io_lsu_free_c2_clk(clkdomain_io_lsu_free_c2_clk) ); - lsu_bus_intf bus_intf ( // @[lsu.scala 73:30] + lsu_bus_intf bus_intf ( // @[lsu.scala 78:30] .clock(bus_intf_clock), .reset(bus_intf_reset), - .io_scan_mode(bus_intf_io_scan_mode), .io_tlu_busbuff_lsu_pmu_bus_trxn(bus_intf_io_tlu_busbuff_lsu_pmu_bus_trxn), .io_tlu_busbuff_lsu_pmu_bus_misaligned(bus_intf_io_tlu_busbuff_lsu_pmu_bus_misaligned), .io_tlu_busbuff_lsu_pmu_bus_error(bus_intf_io_tlu_busbuff_lsu_pmu_bus_error), @@ -11520,32 +10939,21 @@ module lsu( .io_lsu_c1_r_clk(bus_intf_io_lsu_c1_r_clk), .io_lsu_c2_r_clk(bus_intf_io_lsu_c2_r_clk), .io_lsu_bus_ibuf_c1_clk(bus_intf_io_lsu_bus_ibuf_c1_clk), - .io_lsu_bus_obuf_c1_clk(bus_intf_io_lsu_bus_obuf_c1_clk), .io_lsu_bus_buf_c1_clk(bus_intf_io_lsu_bus_buf_c1_clk), .io_lsu_free_c2_clk(bus_intf_io_lsu_free_c2_clk), .io_active_clk(bus_intf_io_active_clk), - .io_lsu_busm_clk(bus_intf_io_lsu_busm_clk), .io_axi_aw_ready(bus_intf_io_axi_aw_ready), - .io_axi_aw_valid(bus_intf_io_axi_aw_valid), - .io_axi_aw_bits_id(bus_intf_io_axi_aw_bits_id), .io_axi_aw_bits_addr(bus_intf_io_axi_aw_bits_addr), .io_axi_aw_bits_region(bus_intf_io_axi_aw_bits_region), - .io_axi_aw_bits_size(bus_intf_io_axi_aw_bits_size), - .io_axi_aw_bits_cache(bus_intf_io_axi_aw_bits_cache), .io_axi_w_ready(bus_intf_io_axi_w_ready), - .io_axi_w_valid(bus_intf_io_axi_w_valid), .io_axi_w_bits_data(bus_intf_io_axi_w_bits_data), - .io_axi_w_bits_strb(bus_intf_io_axi_w_bits_strb), .io_axi_b_valid(bus_intf_io_axi_b_valid), .io_axi_b_bits_resp(bus_intf_io_axi_b_bits_resp), .io_axi_b_bits_id(bus_intf_io_axi_b_bits_id), .io_axi_ar_ready(bus_intf_io_axi_ar_ready), .io_axi_ar_valid(bus_intf_io_axi_ar_valid), - .io_axi_ar_bits_id(bus_intf_io_axi_ar_bits_id), .io_axi_ar_bits_addr(bus_intf_io_axi_ar_bits_addr), .io_axi_ar_bits_region(bus_intf_io_axi_ar_bits_region), - .io_axi_ar_bits_size(bus_intf_io_axi_ar_bits_size), - .io_axi_ar_bits_cache(bus_intf_io_axi_ar_bits_cache), .io_axi_r_valid(bus_intf_io_axi_r_valid), .io_axi_r_bits_id(bus_intf_io_axi_r_bits_id), .io_axi_r_bits_data(bus_intf_io_axi_r_bits_data), @@ -11592,367 +11000,354 @@ module lsu( .io_dctl_busbuff_lsu_nonblock_load_data(bus_intf_io_dctl_busbuff_lsu_nonblock_load_data), .io_lsu_bus_clk_en(bus_intf_io_lsu_bus_clk_en) ); - assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rvalid; // @[lsu.scala 211:27] - assign io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error = dccm_ctl_io_dma_dccm_ctl_dccm_dma_ecc_error; // @[lsu.scala 211:27] - assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rtag; // @[lsu.scala 211:27] - assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rdata; // @[lsu.scala 211:27] - assign io_lsu_dma_dccm_ready = ~_T_8; // @[lsu.scala 87:25] - assign io_lsu_pic_picm_wren = dccm_ctl_io_lsu_pic_picm_wren; // @[lsu.scala 213:14] - assign io_lsu_pic_picm_rden = dccm_ctl_io_lsu_pic_picm_rden; // @[lsu.scala 213:14] - assign io_lsu_pic_picm_mken = dccm_ctl_io_lsu_pic_picm_mken; // @[lsu.scala 213:14] - assign io_lsu_pic_picm_rdaddr = dccm_ctl_io_lsu_pic_picm_rdaddr; // @[lsu.scala 213:14] - assign io_lsu_pic_picm_wraddr = dccm_ctl_io_lsu_pic_picm_wraddr; // @[lsu.scala 213:14] - assign io_lsu_pic_picm_wr_data = dccm_ctl_io_lsu_pic_picm_wr_data; // @[lsu.scala 213:14] - assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_trxn = bus_intf_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[lsu.scala 305:26] - assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_misaligned = bus_intf_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[lsu.scala 305:26] - assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_error = bus_intf_io_tlu_busbuff_lsu_pmu_bus_error; // @[lsu.scala 305:26] - assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_busy = bus_intf_io_tlu_busbuff_lsu_pmu_bus_busy; // @[lsu.scala 305:26] - assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[lsu.scala 305:26] - assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu.scala 305:26] - assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_addr_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[lsu.scala 305:26] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m = bus_intf_io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[lsu.scala 335:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_tag_m = bus_intf_io_dctl_busbuff_lsu_nonblock_load_tag_m; // @[lsu.scala 335:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_r = bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_r; // @[lsu.scala 335:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_tag_r = bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_tag_r; // @[lsu.scala 335:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_valid; // @[lsu.scala 335:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu.scala 335:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_tag; // @[lsu.scala 335:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data; // @[lsu.scala 335:27] - assign io_dccm_wren = dccm_ctl_io_dccm_wren; // @[lsu.scala 212:11] - assign io_dccm_rden = dccm_ctl_io_dccm_rden; // @[lsu.scala 212:11] - assign io_dccm_wr_addr_lo = dccm_ctl_io_dccm_wr_addr_lo; // @[lsu.scala 212:11] - assign io_dccm_wr_addr_hi = dccm_ctl_io_dccm_wr_addr_hi; // @[lsu.scala 212:11] - assign io_dccm_rd_addr_lo = dccm_ctl_io_dccm_rd_addr_lo; // @[lsu.scala 212:11] - assign io_dccm_rd_addr_hi = dccm_ctl_io_dccm_rd_addr_hi; // @[lsu.scala 212:11] - assign io_dccm_wr_data_lo = dccm_ctl_io_dccm_wr_data_lo; // @[lsu.scala 212:11] - assign io_dccm_wr_data_hi = dccm_ctl_io_dccm_wr_data_hi; // @[lsu.scala 212:11] - assign io_lsu_tlu_lsu_pmu_load_external_m = _T_63 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 115:39] - assign io_lsu_tlu_lsu_pmu_store_external_m = _T_65 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 116:39] - assign io_axi_aw_valid = bus_intf_io_axi_aw_valid; // @[lsu.scala 336:49] - assign io_axi_aw_bits_id = bus_intf_io_axi_aw_bits_id; // @[lsu.scala 336:49] - assign io_axi_aw_bits_addr = bus_intf_io_axi_aw_bits_addr; // @[lsu.scala 336:49] - assign io_axi_aw_bits_region = bus_intf_io_axi_aw_bits_region; // @[lsu.scala 336:49] - assign io_axi_aw_bits_len = 8'h0; // @[lsu.scala 336:49] - assign io_axi_aw_bits_size = bus_intf_io_axi_aw_bits_size; // @[lsu.scala 336:49] - assign io_axi_aw_bits_burst = 2'h1; // @[lsu.scala 336:49] - assign io_axi_aw_bits_lock = 1'h0; // @[lsu.scala 336:49] - assign io_axi_aw_bits_cache = bus_intf_io_axi_aw_bits_cache; // @[lsu.scala 336:49] - assign io_axi_aw_bits_prot = 3'h1; // @[lsu.scala 336:49] - assign io_axi_aw_bits_qos = 4'h0; // @[lsu.scala 336:49] - assign io_axi_w_valid = bus_intf_io_axi_w_valid; // @[lsu.scala 336:49] - assign io_axi_w_bits_data = bus_intf_io_axi_w_bits_data; // @[lsu.scala 336:49] - assign io_axi_w_bits_strb = bus_intf_io_axi_w_bits_strb; // @[lsu.scala 336:49] - assign io_axi_w_bits_last = 1'h1; // @[lsu.scala 336:49] - assign io_axi_b_ready = 1'h1; // @[lsu.scala 336:49] - assign io_axi_ar_valid = bus_intf_io_axi_ar_valid; // @[lsu.scala 336:49] - assign io_axi_ar_bits_id = bus_intf_io_axi_ar_bits_id; // @[lsu.scala 336:49] - assign io_axi_ar_bits_addr = bus_intf_io_axi_ar_bits_addr; // @[lsu.scala 336:49] - assign io_axi_ar_bits_region = bus_intf_io_axi_ar_bits_region; // @[lsu.scala 336:49] - assign io_axi_ar_bits_len = 8'h0; // @[lsu.scala 336:49] - assign io_axi_ar_bits_size = bus_intf_io_axi_ar_bits_size; // @[lsu.scala 336:49] - assign io_axi_ar_bits_burst = 2'h1; // @[lsu.scala 336:49] - assign io_axi_ar_bits_lock = 1'h0; // @[lsu.scala 336:49] - assign io_axi_ar_bits_cache = bus_intf_io_axi_ar_bits_cache; // @[lsu.scala 336:49] - assign io_axi_ar_bits_prot = 3'h1; // @[lsu.scala 336:49] - assign io_axi_ar_bits_qos = 4'h0; // @[lsu.scala 336:49] - assign io_axi_r_ready = 1'h1; // @[lsu.scala 336:49] - assign io_lsu_result_m = lsu_lsc_ctl_io_lsu_result_m; // @[lsu.scala 66:19] - assign io_lsu_result_corr_r = lsu_lsc_ctl_io_lsu_result_corr_r; // @[lsu.scala 67:24] - assign io_lsu_load_stall_any = bus_intf_io_lsu_bus_buffer_full_any | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 80:25] - assign io_lsu_store_stall_any = _T | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 79:26] - assign io_lsu_fastint_stall_any = dccm_ctl_io_ld_single_ecc_error_r; // @[lsu.scala 81:28] - assign io_lsu_idle_any = _T_24 & bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 101:19] - assign io_lsu_active = _T_27 | _T_28; // @[lsu.scala 102:17] - assign io_lsu_fir_addr = lsu_lsc_ctl_io_lsu_fir_addr; // @[lsu.scala 151:49] - assign io_lsu_fir_error = lsu_lsc_ctl_io_lsu_fir_error; // @[lsu.scala 152:49] - assign io_lsu_single_ecc_error_incr = lsu_lsc_ctl_io_lsu_single_ecc_error_incr; // @[lsu.scala 149:49] - assign io_lsu_error_pkt_r_valid = lsu_lsc_ctl_io_lsu_error_pkt_r_valid; // @[lsu.scala 150:49] - assign io_lsu_error_pkt_r_bits_single_ecc_error = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_single_ecc_error; // @[lsu.scala 150:49] - assign io_lsu_error_pkt_r_bits_inst_type = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_inst_type; // @[lsu.scala 150:49] - assign io_lsu_error_pkt_r_bits_exc_type = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_exc_type; // @[lsu.scala 150:49] - assign io_lsu_error_pkt_r_bits_mscause = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_mscause; // @[lsu.scala 150:49] - assign io_lsu_error_pkt_r_bits_addr = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_addr; // @[lsu.scala 150:49] - assign io_lsu_pmu_misaligned_m = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_61; // @[lsu.scala 114:27] - assign io_lsu_trigger_match_m = trigger_io_lsu_trigger_match_m; // @[lsu.scala 280:50] + assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rvalid; // @[lsu.scala 221:27] + assign io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error = dccm_ctl_io_dma_dccm_ctl_dccm_dma_ecc_error; // @[lsu.scala 221:27] + assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rtag; // @[lsu.scala 221:27] + assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rdata; // @[lsu.scala 221:27] + assign io_lsu_dma_dccm_ready = ~_T_8; // @[lsu.scala 92:25] + assign io_lsu_pic_picm_wren = dccm_ctl_io_lsu_pic_picm_wren; // @[lsu.scala 223:14] + assign io_lsu_pic_picm_rden = dccm_ctl_io_lsu_pic_picm_rden; // @[lsu.scala 223:14] + assign io_lsu_pic_picm_mken = dccm_ctl_io_lsu_pic_picm_mken; // @[lsu.scala 223:14] + assign io_lsu_pic_picm_rdaddr = dccm_ctl_io_lsu_pic_picm_rdaddr; // @[lsu.scala 223:14] + assign io_lsu_pic_picm_wraddr = dccm_ctl_io_lsu_pic_picm_wraddr; // @[lsu.scala 223:14] + assign io_lsu_pic_picm_wr_data = dccm_ctl_io_lsu_pic_picm_wr_data; // @[lsu.scala 223:14] + assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_trxn = bus_intf_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[lsu.scala 315:26] + assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_misaligned = bus_intf_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[lsu.scala 315:26] + assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_error = bus_intf_io_tlu_busbuff_lsu_pmu_bus_error; // @[lsu.scala 315:26] + assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_busy = bus_intf_io_tlu_busbuff_lsu_pmu_bus_busy; // @[lsu.scala 315:26] + assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[lsu.scala 315:26] + assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu.scala 315:26] + assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_addr_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[lsu.scala 315:26] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m = bus_intf_io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[lsu.scala 345:27] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_tag_m = bus_intf_io_dctl_busbuff_lsu_nonblock_load_tag_m; // @[lsu.scala 345:27] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_r = bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_r; // @[lsu.scala 345:27] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_tag_r = bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_tag_r; // @[lsu.scala 345:27] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_valid; // @[lsu.scala 345:27] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu.scala 345:27] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_tag; // @[lsu.scala 345:27] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data; // @[lsu.scala 345:27] + assign io_dccm_wren = dccm_ctl_io_dccm_wren; // @[lsu.scala 222:11] + assign io_dccm_rden = dccm_ctl_io_dccm_rden; // @[lsu.scala 222:11] + assign io_dccm_wr_addr_lo = dccm_ctl_io_dccm_wr_addr_lo; // @[lsu.scala 222:11] + assign io_dccm_wr_addr_hi = dccm_ctl_io_dccm_wr_addr_hi; // @[lsu.scala 222:11] + assign io_dccm_rd_addr_lo = dccm_ctl_io_dccm_rd_addr_lo; // @[lsu.scala 222:11] + assign io_dccm_rd_addr_hi = dccm_ctl_io_dccm_rd_addr_hi; // @[lsu.scala 222:11] + assign io_dccm_wr_data_lo = dccm_ctl_io_dccm_wr_data_lo; // @[lsu.scala 222:11] + assign io_dccm_wr_data_hi = dccm_ctl_io_dccm_wr_data_hi; // @[lsu.scala 222:11] + assign io_lsu_tlu_lsu_pmu_load_external_m = _T_63 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 120:39] + assign io_lsu_tlu_lsu_pmu_store_external_m = _T_65 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 121:39] + assign io_axi_aw_valid = 1'h0; // @[lsu.scala 347:49] + assign io_axi_aw_bits_id = 3'h0; // @[lsu.scala 347:49] + assign io_axi_aw_bits_addr = bus_intf_io_axi_aw_bits_addr; // @[lsu.scala 347:49] + assign io_axi_aw_bits_region = bus_intf_io_axi_aw_bits_region; // @[lsu.scala 347:49] + assign io_axi_aw_bits_len = 8'h0; // @[lsu.scala 347:49] + assign io_axi_aw_bits_size = 3'h3; // @[lsu.scala 347:49] + assign io_axi_aw_bits_burst = 2'h1; // @[lsu.scala 347:49] + assign io_axi_aw_bits_lock = 1'h0; // @[lsu.scala 347:49] + assign io_axi_aw_bits_cache = 4'hf; // @[lsu.scala 347:49] + assign io_axi_aw_bits_prot = 3'h1; // @[lsu.scala 347:49] + assign io_axi_aw_bits_qos = 4'h0; // @[lsu.scala 347:49] + assign io_axi_w_valid = 1'h0; // @[lsu.scala 347:49] + assign io_axi_w_bits_data = bus_intf_io_axi_w_bits_data; // @[lsu.scala 347:49] + assign io_axi_w_bits_strb = 8'h0; // @[lsu.scala 347:49] + assign io_axi_w_bits_last = 1'h1; // @[lsu.scala 347:49] + assign io_axi_b_ready = 1'h1; // @[lsu.scala 347:49] + assign io_axi_ar_valid = bus_intf_io_axi_ar_valid; // @[lsu.scala 347:49] + assign io_axi_ar_bits_id = 3'h0; // @[lsu.scala 347:49] + assign io_axi_ar_bits_addr = bus_intf_io_axi_ar_bits_addr; // @[lsu.scala 347:49] + assign io_axi_ar_bits_region = bus_intf_io_axi_ar_bits_region; // @[lsu.scala 347:49] + assign io_axi_ar_bits_len = 8'h0; // @[lsu.scala 347:49] + assign io_axi_ar_bits_size = 3'h3; // @[lsu.scala 347:49] + assign io_axi_ar_bits_burst = 2'h1; // @[lsu.scala 347:49] + assign io_axi_ar_bits_lock = 1'h0; // @[lsu.scala 347:49] + assign io_axi_ar_bits_cache = 4'hf; // @[lsu.scala 347:49] + assign io_axi_ar_bits_prot = 3'h1; // @[lsu.scala 347:49] + assign io_axi_ar_bits_qos = 4'h0; // @[lsu.scala 347:49] + assign io_axi_r_ready = 1'h1; // @[lsu.scala 347:49] + assign io_lsu_result_m = lsu_lsc_ctl_io_lsu_result_m; // @[lsu.scala 71:19] + assign io_lsu_result_corr_r = lsu_lsc_ctl_io_lsu_result_corr_r; // @[lsu.scala 72:24] + assign io_lsu_load_stall_any = bus_intf_io_lsu_bus_buffer_full_any | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 85:25] + assign io_lsu_store_stall_any = _T | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 84:26] + assign io_lsu_fastint_stall_any = dccm_ctl_io_ld_single_ecc_error_r; // @[lsu.scala 86:28] + assign io_lsu_idle_any = _T_24 & bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 106:19] + assign io_lsu_active = _T_27 | _T_28; // @[lsu.scala 107:17] + assign io_lsu_fir_addr = lsu_lsc_ctl_io_lsu_fir_addr; // @[lsu.scala 161:49] + assign io_lsu_fir_error = lsu_lsc_ctl_io_lsu_fir_error; // @[lsu.scala 162:49] + assign io_lsu_single_ecc_error_incr = lsu_lsc_ctl_io_lsu_single_ecc_error_incr; // @[lsu.scala 159:49] + assign io_lsu_error_pkt_r_valid = lsu_lsc_ctl_io_lsu_error_pkt_r_valid; // @[lsu.scala 160:49] + assign io_lsu_error_pkt_r_bits_single_ecc_error = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_single_ecc_error; // @[lsu.scala 160:49] + assign io_lsu_error_pkt_r_bits_inst_type = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_inst_type; // @[lsu.scala 160:49] + assign io_lsu_error_pkt_r_bits_exc_type = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_exc_type; // @[lsu.scala 160:49] + assign io_lsu_error_pkt_r_bits_mscause = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_mscause; // @[lsu.scala 160:49] + assign io_lsu_error_pkt_r_bits_addr = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_addr; // @[lsu.scala 160:49] + assign io_lsu_pmu_misaligned_m = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_61; // @[lsu.scala 119:27] + assign io_lsu_trigger_match_m = trigger_io_lsu_trigger_match_m; // @[lsu.scala 290:50] assign lsu_lsc_ctl_clock = clock; assign lsu_lsc_ctl_reset = reset; - assign lsu_lsc_ctl_io_clk_override = io_clk_override; // @[lsu.scala 120:46] - assign lsu_lsc_ctl_io_lsu_c1_m_clk = clkdomain_io_lsu_c1_m_clk; // @[lsu.scala 121:46] - assign lsu_lsc_ctl_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[lsu.scala 122:46] - assign lsu_lsc_ctl_io_lsu_c2_m_clk = clkdomain_io_lsu_c2_m_clk; // @[lsu.scala 123:46] - assign lsu_lsc_ctl_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[lsu.scala 124:46] - assign lsu_lsc_ctl_io_lsu_store_c1_m_clk = clkdomain_io_lsu_store_c1_m_clk; // @[lsu.scala 125:46] - assign lsu_lsc_ctl_io_lsu_ld_data_corr_r = dccm_ctl_io_lsu_ld_data_corr_r; // @[lsu.scala 127:46] - assign lsu_lsc_ctl_io_lsu_single_ecc_error_r = ecc_io_lsu_single_ecc_error_r; // @[lsu.scala 128:46] - assign lsu_lsc_ctl_io_lsu_double_ecc_error_r = ecc_io_lsu_double_ecc_error_r; // @[lsu.scala 129:46] - assign lsu_lsc_ctl_io_lsu_ld_data_m = dccm_ctl_io_lsu_ld_data_m; // @[lsu.scala 130:46] - assign lsu_lsc_ctl_io_lsu_single_ecc_error_m = ecc_io_lsu_single_ecc_error_m; // @[lsu.scala 131:46] - assign lsu_lsc_ctl_io_lsu_double_ecc_error_m = ecc_io_lsu_double_ecc_error_m; // @[lsu.scala 132:46] - assign lsu_lsc_ctl_io_flush_m_up = io_dec_tlu_flush_lower_r; // @[lsu.scala 133:46] - assign lsu_lsc_ctl_io_flush_r = io_dec_tlu_i0_kill_writeb_r; // @[lsu.scala 134:46] - assign lsu_lsc_ctl_io_ldst_dual_d = lsu_lsc_ctl_io_lsu_addr_d[2] != lsu_lsc_ctl_io_end_addr_d[2]; // @[lsu.scala 135:46] - assign lsu_lsc_ctl_io_ldst_dual_m = lsu_lsc_ctl_io_lsu_addr_m[2] != lsu_lsc_ctl_io_end_addr_m[2]; // @[lsu.scala 136:46] - assign lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs1_d = io_lsu_exu_exu_lsu_rs1_d; // @[lsu.scala 138:46] - assign lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs2_d = io_lsu_exu_exu_lsu_rs2_d; // @[lsu.scala 138:46] - assign lsu_lsc_ctl_io_lsu_p_valid = io_lsu_p_valid; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_fast_int = io_lsu_p_bits_fast_int; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_by = io_lsu_p_bits_by; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_half = io_lsu_p_bits_half; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_word = io_lsu_p_bits_word; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_dword = io_lsu_p_bits_dword; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_load = io_lsu_p_bits_load; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_store = io_lsu_p_bits_store; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_unsign = io_lsu_p_bits_unsign; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_dma = io_lsu_p_bits_dma; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_d = io_lsu_p_bits_store_data_bypass_d; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_load_ldst_bypass_d = io_lsu_p_bits_load_ldst_bypass_d; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_m = io_lsu_p_bits_store_data_bypass_m; // @[lsu.scala 139:46] - assign lsu_lsc_ctl_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu.scala 140:46] - assign lsu_lsc_ctl_io_dec_lsu_offset_d = io_dec_lsu_offset_d; // @[lsu.scala 141:46] - assign lsu_lsc_ctl_io_picm_mask_data_m = dccm_ctl_io_picm_mask_data_m; // @[lsu.scala 142:46] - assign lsu_lsc_ctl_io_bus_read_data_m = bus_intf_io_bus_read_data_m; // @[lsu.scala 143:46] - assign lsu_lsc_ctl_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[lsu.scala 145:46] - assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_dccm_req = io_lsu_dma_dma_lsc_ctl_dma_dccm_req; // @[lsu.scala 144:38] - assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_addr = io_lsu_dma_dma_lsc_ctl_dma_mem_addr; // @[lsu.scala 144:38] - assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_sz = io_lsu_dma_dma_lsc_ctl_dma_mem_sz; // @[lsu.scala 144:38] - assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_write = io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[lsu.scala 144:38] - assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata; // @[lsu.scala 144:38] - assign lsu_lsc_ctl_io_scan_mode = io_scan_mode; // @[lsu.scala 146:46] + assign lsu_lsc_ctl_io_clk_override = io_clk_override; // @[lsu.scala 125:46] + assign lsu_lsc_ctl_io_lsu_c1_m_clk = clkdomain_io_lsu_c1_m_clk; // @[lsu.scala 126:46] + assign lsu_lsc_ctl_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[lsu.scala 127:46] + assign lsu_lsc_ctl_io_lsu_c2_m_clk = clkdomain_io_lsu_c2_m_clk; // @[lsu.scala 128:46] + assign lsu_lsc_ctl_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[lsu.scala 129:46] + assign lsu_lsc_ctl_io_lsu_store_c1_m_clk = clkdomain_io_lsu_store_c1_m_clk; // @[lsu.scala 130:46] + assign lsu_lsc_ctl_io_lsu_ld_data_r = dccm_ctl_io_lsu_ld_data_r; // @[lsu.scala 131:46] + assign lsu_lsc_ctl_io_lsu_ld_data_corr_r = dccm_ctl_io_lsu_ld_data_corr_r; // @[lsu.scala 132:46] + assign lsu_lsc_ctl_io_lsu_single_ecc_error_r = ecc_io_lsu_single_ecc_error_r; // @[lsu.scala 133:46] + assign lsu_lsc_ctl_io_lsu_double_ecc_error_r = ecc_io_lsu_double_ecc_error_r; // @[lsu.scala 134:46] + assign lsu_lsc_ctl_io_flush_m_up = io_dec_tlu_flush_lower_r; // @[lsu.scala 138:46] + assign lsu_lsc_ctl_io_flush_r = io_dec_tlu_i0_kill_writeb_r; // @[lsu.scala 139:46] + assign lsu_lsc_ctl_io_ldst_dual_d = lsu_addr_d[2] != lsu_addr_d[2]; // @[lsu.scala 140:46] + assign lsu_lsc_ctl_io_ldst_dual_m = lsu_addr_m[2] != lsu_addr_m[2]; // @[lsu.scala 141:46] + assign lsu_lsc_ctl_io_ldst_dual_r = lsu_addr_r[2] != lsu_addr_r[2]; // @[lsu.scala 142:46] + assign lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs1_d = io_lsu_exu_exu_lsu_rs1_d; // @[lsu.scala 143:46] + assign lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs2_d = io_lsu_exu_exu_lsu_rs2_d; // @[lsu.scala 143:46] + assign lsu_lsc_ctl_io_lsu_p_valid = io_lsu_p_valid; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_fast_int = io_lsu_p_bits_fast_int; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_by = io_lsu_p_bits_by; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_half = io_lsu_p_bits_half; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_word = io_lsu_p_bits_word; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_dword = io_lsu_p_bits_dword; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_load = io_lsu_p_bits_load; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_store = io_lsu_p_bits_store; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_unsign = io_lsu_p_bits_unsign; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_dma = io_lsu_p_bits_dma; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_d = io_lsu_p_bits_store_data_bypass_d; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_load_ldst_bypass_d = io_lsu_p_bits_load_ldst_bypass_d; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_m = io_lsu_p_bits_store_data_bypass_m; // @[lsu.scala 144:46] + assign lsu_lsc_ctl_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu.scala 145:46] + assign lsu_lsc_ctl_io_dec_lsu_offset_d = io_dec_lsu_offset_d; // @[lsu.scala 146:46] + assign lsu_lsc_ctl_io_picm_mask_data_m = dccm_ctl_io_picm_mask_data_m; // @[lsu.scala 147:46] + assign lsu_lsc_ctl_io_bus_read_data_m = bus_intf_io_bus_read_data_m; // @[lsu.scala 148:46] + assign lsu_lsc_ctl_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[lsu.scala 150:46] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_dccm_req = io_lsu_dma_dma_lsc_ctl_dma_dccm_req; // @[lsu.scala 149:46] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_addr = io_lsu_dma_dma_lsc_ctl_dma_mem_addr; // @[lsu.scala 149:46] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_sz = io_lsu_dma_dma_lsc_ctl_dma_mem_sz; // @[lsu.scala 149:46] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_write = io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[lsu.scala 149:46] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata; // @[lsu.scala 149:46] assign dccm_ctl_clock = clock; assign dccm_ctl_reset = reset; - assign dccm_ctl_io_clk_override = io_clk_override; // @[lsu.scala 155:46] - assign dccm_ctl_io_lsu_c2_m_clk = clkdomain_io_lsu_c2_m_clk; // @[lsu.scala 158:46] - assign dccm_ctl_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 160:46] - assign dccm_ctl_io_lsu_store_c1_r_clk = clkdomain_io_lsu_store_c1_r_clk; // @[lsu.scala 162:46] - assign dccm_ctl_io_lsu_pkt_d_valid = lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[lsu.scala 163:46] - assign dccm_ctl_io_lsu_pkt_d_bits_word = lsu_lsc_ctl_io_lsu_pkt_d_bits_word; // @[lsu.scala 163:46] - assign dccm_ctl_io_lsu_pkt_d_bits_dword = lsu_lsc_ctl_io_lsu_pkt_d_bits_dword; // @[lsu.scala 163:46] - assign dccm_ctl_io_lsu_pkt_d_bits_load = lsu_lsc_ctl_io_lsu_pkt_d_bits_load; // @[lsu.scala 163:46] - assign dccm_ctl_io_lsu_pkt_d_bits_store = lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[lsu.scala 163:46] - assign dccm_ctl_io_lsu_pkt_d_bits_dma = lsu_lsc_ctl_io_lsu_pkt_d_bits_dma; // @[lsu.scala 163:46] - assign dccm_ctl_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 164:46] - assign dccm_ctl_io_lsu_pkt_m_bits_by = lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[lsu.scala 164:46] - assign dccm_ctl_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[lsu.scala 164:46] - assign dccm_ctl_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[lsu.scala 164:46] - assign dccm_ctl_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 164:46] - assign dccm_ctl_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 164:46] - assign dccm_ctl_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 164:46] - assign dccm_ctl_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 165:46] - assign dccm_ctl_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 165:46] - assign dccm_ctl_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 165:46] - assign dccm_ctl_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 165:46] - assign dccm_ctl_io_lsu_pkt_r_bits_load = lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[lsu.scala 165:46] - assign dccm_ctl_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 165:46] - assign dccm_ctl_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 165:46] - assign dccm_ctl_io_addr_in_dccm_d = lsu_lsc_ctl_io_addr_in_dccm_d; // @[lsu.scala 166:46] - assign dccm_ctl_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[lsu.scala 167:46] - assign dccm_ctl_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 168:46] - assign dccm_ctl_io_addr_in_pic_d = lsu_lsc_ctl_io_addr_in_pic_d; // @[lsu.scala 169:46] - assign dccm_ctl_io_addr_in_pic_m = lsu_lsc_ctl_io_addr_in_pic_m; // @[lsu.scala 170:46] - assign dccm_ctl_io_addr_in_pic_r = lsu_lsc_ctl_io_addr_in_pic_r; // @[lsu.scala 171:46] - assign dccm_ctl_io_lsu_raw_fwd_lo_r = lsu_raw_fwd_lo_r; // @[lsu.scala 172:46] - assign dccm_ctl_io_lsu_raw_fwd_hi_r = lsu_raw_fwd_hi_r; // @[lsu.scala 173:46] - assign dccm_ctl_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 174:46] - assign dccm_ctl_io_ldst_dual_m = lsu_lsc_ctl_io_lsu_addr_m[2] != lsu_lsc_ctl_io_end_addr_m[2]; // @[lsu.scala 156:46] - assign dccm_ctl_io_lsu_addr_d = lsu_lsc_ctl_io_lsu_addr_d; // @[lsu.scala 175:46] - assign dccm_ctl_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m[15:0]; // @[lsu.scala 176:46] - assign dccm_ctl_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 177:46] - assign dccm_ctl_io_end_addr_d = lsu_lsc_ctl_io_end_addr_d[15:0]; // @[lsu.scala 178:46] - assign dccm_ctl_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m[15:0]; // @[lsu.scala 179:46] - assign dccm_ctl_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r[15:0]; // @[lsu.scala 180:46] - assign dccm_ctl_io_stbuf_reqvld_any = stbuf_io_stbuf_reqvld_any; // @[lsu.scala 181:46] - assign dccm_ctl_io_stbuf_addr_any = stbuf_io_stbuf_addr_any; // @[lsu.scala 182:46] - assign dccm_ctl_io_stbuf_data_any = stbuf_io_stbuf_data_any; // @[lsu.scala 183:46] - assign dccm_ctl_io_stbuf_ecc_any = ecc_io_stbuf_ecc_any; // @[lsu.scala 184:46] - assign dccm_ctl_io_stbuf_fwddata_hi_m = stbuf_io_stbuf_fwddata_hi_m; // @[lsu.scala 185:46] - assign dccm_ctl_io_stbuf_fwddata_lo_m = stbuf_io_stbuf_fwddata_lo_m; // @[lsu.scala 186:46] - assign dccm_ctl_io_stbuf_fwdbyteen_lo_m = stbuf_io_stbuf_fwdbyteen_lo_m; // @[lsu.scala 187:46] - assign dccm_ctl_io_stbuf_fwdbyteen_hi_m = stbuf_io_stbuf_fwdbyteen_hi_m; // @[lsu.scala 188:46] - assign dccm_ctl_io_lsu_double_ecc_error_r = ecc_io_lsu_double_ecc_error_r; // @[lsu.scala 189:46] - assign dccm_ctl_io_single_ecc_error_hi_r = ecc_io_single_ecc_error_hi_r; // @[lsu.scala 190:46] - assign dccm_ctl_io_single_ecc_error_lo_r = ecc_io_single_ecc_error_lo_r; // @[lsu.scala 191:46] - assign dccm_ctl_io_sec_data_hi_r_ff = ecc_io_sec_data_hi_r_ff; // @[lsu.scala 194:46] - assign dccm_ctl_io_sec_data_lo_r_ff = ecc_io_sec_data_lo_r_ff; // @[lsu.scala 195:46] - assign dccm_ctl_io_sec_data_ecc_hi_r_ff = ecc_io_sec_data_ecc_hi_r_ff; // @[lsu.scala 196:46] - assign dccm_ctl_io_sec_data_ecc_lo_r_ff = ecc_io_sec_data_ecc_lo_r_ff; // @[lsu.scala 197:46] - assign dccm_ctl_io_lsu_double_ecc_error_m = ecc_io_lsu_double_ecc_error_m; // @[lsu.scala 198:46] - assign dccm_ctl_io_sec_data_hi_m = ecc_io_sec_data_hi_m; // @[lsu.scala 199:46] - assign dccm_ctl_io_sec_data_lo_m = ecc_io_sec_data_lo_m; // @[lsu.scala 200:46] - assign dccm_ctl_io_store_data_m = lsu_lsc_ctl_io_store_data_m; // @[lsu.scala 201:46] - assign dccm_ctl_io_dma_dccm_wen = _T_11 & io_lsu_dma_dma_lsc_ctl_dma_mem_sz[1]; // @[lsu.scala 202:46] - assign dccm_ctl_io_dma_pic_wen = _T_10 & lsu_lsc_ctl_io_addr_in_pic_d; // @[lsu.scala 203:46] - assign dccm_ctl_io_dma_mem_tag_m = dma_mem_tag_m; // @[lsu.scala 204:46] - assign dccm_ctl_io_dma_dccm_wdata_lo = dma_dccm_wdata[31:0]; // @[lsu.scala 205:46] - assign dccm_ctl_io_dma_dccm_wdata_hi = dma_dccm_wdata[63:32]; // @[lsu.scala 206:46] - assign dccm_ctl_io_dma_dccm_wdata_ecc_hi = ecc_io_dma_dccm_wdata_ecc_hi; // @[lsu.scala 207:46] - assign dccm_ctl_io_dma_dccm_wdata_ecc_lo = ecc_io_dma_dccm_wdata_ecc_lo; // @[lsu.scala 208:46] - assign dccm_ctl_io_dma_dccm_ctl_dma_mem_addr = io_lsu_dma_dma_dccm_ctl_dma_mem_addr; // @[lsu.scala 211:27] - assign dccm_ctl_io_dma_dccm_ctl_dma_mem_wdata = io_lsu_dma_dma_dccm_ctl_dma_mem_wdata; // @[lsu.scala 211:27] - assign dccm_ctl_io_dccm_rd_data_lo = io_dccm_rd_data_lo; // @[lsu.scala 212:11] - assign dccm_ctl_io_dccm_rd_data_hi = io_dccm_rd_data_hi; // @[lsu.scala 212:11] - assign dccm_ctl_io_lsu_pic_picm_rd_data = io_lsu_pic_picm_rd_data; // @[lsu.scala 213:14] - assign dccm_ctl_io_scan_mode = io_scan_mode; // @[lsu.scala 209:46] + assign dccm_ctl_io_clk_override = io_clk_override; // @[lsu.scala 165:46] + assign dccm_ctl_io_lsu_c2_m_clk = clkdomain_io_lsu_c2_m_clk; // @[lsu.scala 168:46] + assign dccm_ctl_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[lsu.scala 169:46] + assign dccm_ctl_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 170:46] + assign dccm_ctl_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[lsu.scala 171:46] + assign dccm_ctl_io_lsu_store_c1_r_clk = clkdomain_io_lsu_store_c1_r_clk; // @[lsu.scala 172:46] + assign dccm_ctl_io_lsu_pkt_d_valid = lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[lsu.scala 173:46] + assign dccm_ctl_io_lsu_pkt_d_bits_word = lsu_lsc_ctl_io_lsu_pkt_d_bits_word; // @[lsu.scala 173:46] + assign dccm_ctl_io_lsu_pkt_d_bits_dword = lsu_lsc_ctl_io_lsu_pkt_d_bits_dword; // @[lsu.scala 173:46] + assign dccm_ctl_io_lsu_pkt_d_bits_load = lsu_lsc_ctl_io_lsu_pkt_d_bits_load; // @[lsu.scala 173:46] + assign dccm_ctl_io_lsu_pkt_d_bits_store = lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[lsu.scala 173:46] + assign dccm_ctl_io_lsu_pkt_d_bits_dma = lsu_lsc_ctl_io_lsu_pkt_d_bits_dma; // @[lsu.scala 173:46] + assign dccm_ctl_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 174:46] + assign dccm_ctl_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 174:46] + assign dccm_ctl_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 174:46] + assign dccm_ctl_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 175:46] + assign dccm_ctl_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 175:46] + assign dccm_ctl_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 175:46] + assign dccm_ctl_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 175:46] + assign dccm_ctl_io_lsu_pkt_r_bits_load = lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[lsu.scala 175:46] + assign dccm_ctl_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 175:46] + assign dccm_ctl_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 175:46] + assign dccm_ctl_io_addr_in_dccm_d = lsu_lsc_ctl_io_addr_in_dccm_d; // @[lsu.scala 176:46] + assign dccm_ctl_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[lsu.scala 177:46] + assign dccm_ctl_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 178:46] + assign dccm_ctl_io_addr_in_pic_d = lsu_lsc_ctl_io_addr_in_pic_d; // @[lsu.scala 179:46] + assign dccm_ctl_io_addr_in_pic_m = lsu_lsc_ctl_io_addr_in_pic_m; // @[lsu.scala 180:46] + assign dccm_ctl_io_addr_in_pic_r = lsu_lsc_ctl_io_addr_in_pic_r; // @[lsu.scala 181:46] + assign dccm_ctl_io_lsu_raw_fwd_lo_r = lsu_raw_fwd_lo_r; // @[lsu.scala 182:46] + assign dccm_ctl_io_lsu_raw_fwd_hi_r = lsu_raw_fwd_hi_r; // @[lsu.scala 183:46] + assign dccm_ctl_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 184:46] + assign dccm_ctl_io_ldst_dual_m = lsu_addr_m[2] != lsu_addr_m[2]; // @[lsu.scala 166:46] + assign dccm_ctl_io_ldst_dual_r = lsu_addr_r[2] != lsu_addr_r[2]; // @[lsu.scala 167:46] + assign dccm_ctl_io_lsu_addr_d = lsu_lsc_ctl_io_lsu_addr_d; // @[lsu.scala 185:46] + assign dccm_ctl_io_lsu_addr_m = lsu_addr_m[15:0]; // @[lsu.scala 186:46] + assign dccm_ctl_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 187:46] + assign dccm_ctl_io_end_addr_d = lsu_addr_d[15:0]; // @[lsu.scala 188:46] + assign dccm_ctl_io_end_addr_m = lsu_addr_m[15:0]; // @[lsu.scala 189:46] + assign dccm_ctl_io_end_addr_r = lsu_addr_r[15:0]; // @[lsu.scala 190:46] + assign dccm_ctl_io_stbuf_reqvld_any = stbuf_io_stbuf_reqvld_any; // @[lsu.scala 191:46] + assign dccm_ctl_io_stbuf_addr_any = stbuf_io_stbuf_addr_any; // @[lsu.scala 192:46] + assign dccm_ctl_io_stbuf_data_any = stbuf_io_stbuf_data_any; // @[lsu.scala 193:46] + assign dccm_ctl_io_stbuf_ecc_any = ecc_io_stbuf_ecc_any; // @[lsu.scala 194:46] + assign dccm_ctl_io_stbuf_fwddata_hi_m = stbuf_io_stbuf_fwddata_hi_m; // @[lsu.scala 195:46] + assign dccm_ctl_io_stbuf_fwddata_lo_m = stbuf_io_stbuf_fwddata_lo_m; // @[lsu.scala 196:46] + assign dccm_ctl_io_stbuf_fwdbyteen_lo_m = stbuf_io_stbuf_fwdbyteen_lo_m; // @[lsu.scala 197:46] + assign dccm_ctl_io_stbuf_fwdbyteen_hi_m = stbuf_io_stbuf_fwdbyteen_hi_m; // @[lsu.scala 198:46] + assign dccm_ctl_io_lsu_double_ecc_error_r = ecc_io_lsu_double_ecc_error_r; // @[lsu.scala 199:46] + assign dccm_ctl_io_single_ecc_error_hi_r = ecc_io_single_ecc_error_hi_r; // @[lsu.scala 200:46] + assign dccm_ctl_io_single_ecc_error_lo_r = ecc_io_single_ecc_error_lo_r; // @[lsu.scala 201:46] + assign dccm_ctl_io_sec_data_hi_r = ecc_io_sec_data_hi_r; // @[lsu.scala 202:46] + assign dccm_ctl_io_sec_data_lo_r = ecc_io_sec_data_lo_r; // @[lsu.scala 203:46] + assign dccm_ctl_io_sec_data_hi_r_ff = ecc_io_sec_data_hi_r_ff; // @[lsu.scala 204:46] + assign dccm_ctl_io_sec_data_lo_r_ff = ecc_io_sec_data_lo_r_ff; // @[lsu.scala 205:46] + assign dccm_ctl_io_sec_data_ecc_hi_r_ff = ecc_io_sec_data_ecc_hi_r_ff; // @[lsu.scala 206:46] + assign dccm_ctl_io_sec_data_ecc_lo_r_ff = ecc_io_sec_data_ecc_lo_r_ff; // @[lsu.scala 207:46] + assign dccm_ctl_io_store_data_m = lsu_lsc_ctl_io_store_data_m; // @[lsu.scala 211:46] + assign dccm_ctl_io_dma_dccm_wen = _T_11 & io_lsu_dma_dma_lsc_ctl_dma_mem_sz[1]; // @[lsu.scala 212:46] + assign dccm_ctl_io_dma_pic_wen = _T_10 & lsu_lsc_ctl_io_addr_in_pic_d; // @[lsu.scala 213:46] + assign dccm_ctl_io_dma_mem_tag_m = dma_mem_tag_m; // @[lsu.scala 214:46] + assign dccm_ctl_io_dma_dccm_wdata_lo = dma_dccm_wdata[31:0]; // @[lsu.scala 215:46] + assign dccm_ctl_io_dma_dccm_wdata_hi = dma_dccm_wdata[63:32]; // @[lsu.scala 216:46] + assign dccm_ctl_io_dma_dccm_wdata_ecc_hi = ecc_io_dma_dccm_wdata_ecc_hi; // @[lsu.scala 217:46] + assign dccm_ctl_io_dma_dccm_wdata_ecc_lo = ecc_io_dma_dccm_wdata_ecc_lo; // @[lsu.scala 218:46] + assign dccm_ctl_io_dma_dccm_ctl_dma_mem_addr = io_lsu_dma_dma_dccm_ctl_dma_mem_addr; // @[lsu.scala 221:27] + assign dccm_ctl_io_dma_dccm_ctl_dma_mem_wdata = io_lsu_dma_dma_dccm_ctl_dma_mem_wdata; // @[lsu.scala 221:27] + assign dccm_ctl_io_dccm_rd_data_lo = io_dccm_rd_data_lo; // @[lsu.scala 222:11] + assign dccm_ctl_io_dccm_rd_data_hi = io_dccm_rd_data_hi; // @[lsu.scala 222:11] + assign dccm_ctl_io_lsu_pic_picm_rd_data = io_lsu_pic_picm_rd_data; // @[lsu.scala 223:14] assign stbuf_clock = clock; assign stbuf_reset = reset; - assign stbuf_io_lsu_stbuf_c1_clk = clkdomain_io_lsu_stbuf_c1_clk; // @[lsu.scala 219:54] - assign stbuf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 220:54] - assign stbuf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 221:48] - assign stbuf_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 221:48] - assign stbuf_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 221:48] - assign stbuf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 222:48] - assign stbuf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 222:48] - assign stbuf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 222:48] - assign stbuf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 222:48] - assign stbuf_io_lsu_pkt_r_bits_dword = lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[lsu.scala 222:48] - assign stbuf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 222:48] - assign stbuf_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 222:48] - assign stbuf_io_store_stbuf_reqvld_r = _T_33 & _T_38; // @[lsu.scala 223:48] - assign stbuf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 224:49] - assign stbuf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu.scala 225:49] - assign stbuf_io_store_data_hi_r = dccm_ctl_io_store_data_hi_r; // @[lsu.scala 226:62] - assign stbuf_io_store_data_lo_r = dccm_ctl_io_store_data_lo_r; // @[lsu.scala 227:62] - assign stbuf_io_store_datafn_hi_r = dccm_ctl_io_store_datafn_hi_r; // @[lsu.scala 228:49] - assign stbuf_io_store_datafn_lo_r = dccm_ctl_io_store_datafn_lo_r; // @[lsu.scala 229:56] - assign stbuf_io_lsu_stbuf_commit_any = dccm_ctl_io_lsu_stbuf_commit_any; // @[lsu.scala 230:52] - assign stbuf_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 232:64] - assign stbuf_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 233:64] - assign stbuf_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m; // @[lsu.scala 235:64] - assign stbuf_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r; // @[lsu.scala 236:64] - assign stbuf_io_ldst_dual_d = lsu_lsc_ctl_io_lsu_addr_d[2] != lsu_lsc_ctl_io_end_addr_d[2]; // @[lsu.scala 216:50] - assign stbuf_io_ldst_dual_m = lsu_lsc_ctl_io_lsu_addr_m[2] != lsu_lsc_ctl_io_end_addr_m[2]; // @[lsu.scala 217:50] - assign stbuf_io_ldst_dual_r = lsu_lsc_ctl_io_lsu_addr_r[2] != lsu_lsc_ctl_io_end_addr_r[2]; // @[lsu.scala 218:50] - assign stbuf_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[lsu.scala 237:49] - assign stbuf_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 238:56] - assign stbuf_io_scan_mode = io_scan_mode; // @[lsu.scala 240:49] + assign stbuf_io_lsu_stbuf_c1_clk = clkdomain_io_lsu_stbuf_c1_clk; // @[lsu.scala 229:54] + assign stbuf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 230:54] + assign stbuf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 231:48] + assign stbuf_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 231:48] + assign stbuf_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 231:48] + assign stbuf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 232:48] + assign stbuf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 232:48] + assign stbuf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 232:48] + assign stbuf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 232:48] + assign stbuf_io_lsu_pkt_r_bits_dword = lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[lsu.scala 232:48] + assign stbuf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 232:48] + assign stbuf_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 232:48] + assign stbuf_io_store_stbuf_reqvld_r = _T_33 & _T_38; // @[lsu.scala 233:48] + assign stbuf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 234:49] + assign stbuf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu.scala 235:49] + assign stbuf_io_store_data_hi_r = dccm_ctl_io_store_data_hi_r; // @[lsu.scala 236:62] + assign stbuf_io_store_data_lo_r = dccm_ctl_io_store_data_lo_r; // @[lsu.scala 237:62] + assign stbuf_io_store_datafn_hi_r = dccm_ctl_io_store_datafn_hi_r; // @[lsu.scala 238:49] + assign stbuf_io_store_datafn_lo_r = dccm_ctl_io_store_datafn_lo_r; // @[lsu.scala 239:56] + assign stbuf_io_lsu_stbuf_commit_any = dccm_ctl_io_lsu_stbuf_commit_any; // @[lsu.scala 240:52] + assign stbuf_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 242:64] + assign stbuf_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 243:64] + assign stbuf_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m; // @[lsu.scala 245:64] + assign stbuf_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r; // @[lsu.scala 246:64] + assign stbuf_io_ldst_dual_d = lsu_addr_d[2] != lsu_addr_d[2]; // @[lsu.scala 226:50] + assign stbuf_io_ldst_dual_m = lsu_addr_m[2] != lsu_addr_m[2]; // @[lsu.scala 227:50] + assign stbuf_io_ldst_dual_r = lsu_addr_r[2] != lsu_addr_r[2]; // @[lsu.scala 228:50] + assign stbuf_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[lsu.scala 247:49] + assign stbuf_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 248:56] assign ecc_clock = clock; assign ecc_reset = reset; - assign ecc_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[lsu.scala 245:52] - assign ecc_io_clk_override = io_clk_override; // @[lsu.scala 244:50] - assign ecc_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 246:52] - assign ecc_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 246:52] - assign ecc_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 246:52] - assign ecc_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 246:52] - assign ecc_io_stbuf_data_any = stbuf_io_stbuf_data_any; // @[lsu.scala 248:54] - assign ecc_io_dec_tlu_core_ecc_disable = io_dec_tlu_core_ecc_disable; // @[lsu.scala 249:50] - assign ecc_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m[15:0]; // @[lsu.scala 254:58] - assign ecc_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m[15:0]; // @[lsu.scala 255:58] - assign ecc_io_dccm_rdata_hi_m = dccm_ctl_io_dccm_rdata_hi_m; // @[lsu.scala 258:54] - assign ecc_io_dccm_rdata_lo_m = dccm_ctl_io_dccm_rdata_lo_m; // @[lsu.scala 259:54] - assign ecc_io_dccm_data_ecc_hi_m = dccm_ctl_io_dccm_data_ecc_hi_m; // @[lsu.scala 262:50] - assign ecc_io_dccm_data_ecc_lo_m = dccm_ctl_io_dccm_data_ecc_lo_m; // @[lsu.scala 263:50] - assign ecc_io_ld_single_ecc_error_r = dccm_ctl_io_ld_single_ecc_error_r; // @[lsu.scala 264:50] - assign ecc_io_ld_single_ecc_error_r_ff = dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 265:50] - assign ecc_io_lsu_dccm_rden_m = dccm_ctl_io_lsu_dccm_rden_m; // @[lsu.scala 266:50] - assign ecc_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[lsu.scala 267:50] - assign ecc_io_dma_dccm_wen = _T_11 & io_lsu_dma_dma_lsc_ctl_dma_mem_sz[1]; // @[lsu.scala 268:50] - assign ecc_io_dma_dccm_wdata_lo = dma_dccm_wdata[31:0]; // @[lsu.scala 269:50] - assign ecc_io_dma_dccm_wdata_hi = dma_dccm_wdata[63:32]; // @[lsu.scala 270:50] - assign ecc_io_scan_mode = io_scan_mode; // @[lsu.scala 271:50] - assign trigger_io_trigger_pkt_any_0_select = io_trigger_pkt_any_0_select; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_0_match_pkt = io_trigger_pkt_any_0_match_pkt; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_0_store = io_trigger_pkt_any_0_store; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_0_load = io_trigger_pkt_any_0_load; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_0_m = io_trigger_pkt_any_0_m; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_0_tdata2 = io_trigger_pkt_any_0_tdata2; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_1_select = io_trigger_pkt_any_1_select; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_1_match_pkt = io_trigger_pkt_any_1_match_pkt; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_1_store = io_trigger_pkt_any_1_store; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_1_load = io_trigger_pkt_any_1_load; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_1_m = io_trigger_pkt_any_1_m; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_1_tdata2 = io_trigger_pkt_any_1_tdata2; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_2_select = io_trigger_pkt_any_2_select; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_2_match_pkt = io_trigger_pkt_any_2_match_pkt; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_2_store = io_trigger_pkt_any_2_store; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_2_load = io_trigger_pkt_any_2_load; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_2_m = io_trigger_pkt_any_2_m; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_2_tdata2 = io_trigger_pkt_any_2_tdata2; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_3_select = io_trigger_pkt_any_3_select; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_3_match_pkt = io_trigger_pkt_any_3_match_pkt; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_3_store = io_trigger_pkt_any_3_store; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_3_load = io_trigger_pkt_any_3_load; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_3_m = io_trigger_pkt_any_3_m; // @[lsu.scala 275:50] - assign trigger_io_trigger_pkt_any_3_tdata2 = io_trigger_pkt_any_3_tdata2; // @[lsu.scala 275:50] - assign trigger_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 276:50] - assign trigger_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[lsu.scala 276:50] - assign trigger_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[lsu.scala 276:50] - assign trigger_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 276:50] - assign trigger_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 276:50] - assign trigger_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 276:50] - assign trigger_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 277:50] - assign trigger_io_store_data_m = lsu_lsc_ctl_io_store_data_m; // @[lsu.scala 278:50] + assign ecc_io_clk_override = io_clk_override; // @[lsu.scala 254:50] + assign ecc_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 257:52] + assign ecc_io_lsu_pkt_r_bits_load = lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[lsu.scala 257:52] + assign ecc_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 257:52] + assign ecc_io_stbuf_data_any = stbuf_io_stbuf_data_any; // @[lsu.scala 258:54] + assign ecc_io_dec_tlu_core_ecc_disable = io_dec_tlu_core_ecc_disable; // @[lsu.scala 259:50] + assign ecc_io_lsu_dccm_rden_r = dccm_ctl_io_lsu_dccm_rden_r; // @[lsu.scala 260:56] + assign ecc_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 261:50] + assign ecc_io_lsu_addr_r = lsu_addr_r[15:0]; // @[lsu.scala 262:58] + assign ecc_io_end_addr_r = lsu_addr_r[15:0]; // @[lsu.scala 263:58] + assign ecc_io_dccm_rdata_hi_r = dccm_ctl_io_dccm_rdata_hi_r; // @[lsu.scala 266:54] + assign ecc_io_dccm_rdata_lo_r = dccm_ctl_io_dccm_rdata_lo_r; // @[lsu.scala 267:54] + assign ecc_io_dccm_data_ecc_hi_r = dccm_ctl_io_dccm_data_ecc_hi_r; // @[lsu.scala 270:50] + assign ecc_io_dccm_data_ecc_lo_r = dccm_ctl_io_dccm_data_ecc_lo_r; // @[lsu.scala 271:50] + assign ecc_io_ld_single_ecc_error_r = dccm_ctl_io_ld_single_ecc_error_r; // @[lsu.scala 274:50] + assign ecc_io_ld_single_ecc_error_r_ff = dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 275:50] + assign ecc_io_dma_dccm_wen = _T_11 & io_lsu_dma_dma_lsc_ctl_dma_mem_sz[1]; // @[lsu.scala 278:50] + assign ecc_io_dma_dccm_wdata_lo = dma_dccm_wdata[31:0]; // @[lsu.scala 279:50] + assign ecc_io_dma_dccm_wdata_hi = dma_dccm_wdata[63:32]; // @[lsu.scala 280:50] + assign trigger_io_trigger_pkt_any_0_select = io_trigger_pkt_any_0_select; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_0_match_pkt = io_trigger_pkt_any_0_match_pkt; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_0_store = io_trigger_pkt_any_0_store; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_0_load = io_trigger_pkt_any_0_load; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_0_m = io_trigger_pkt_any_0_m; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_0_tdata2 = io_trigger_pkt_any_0_tdata2; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_1_select = io_trigger_pkt_any_1_select; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_1_match_pkt = io_trigger_pkt_any_1_match_pkt; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_1_store = io_trigger_pkt_any_1_store; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_1_load = io_trigger_pkt_any_1_load; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_1_m = io_trigger_pkt_any_1_m; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_1_tdata2 = io_trigger_pkt_any_1_tdata2; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_2_select = io_trigger_pkt_any_2_select; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_2_match_pkt = io_trigger_pkt_any_2_match_pkt; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_2_store = io_trigger_pkt_any_2_store; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_2_load = io_trigger_pkt_any_2_load; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_2_m = io_trigger_pkt_any_2_m; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_2_tdata2 = io_trigger_pkt_any_2_tdata2; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_3_select = io_trigger_pkt_any_3_select; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_3_match_pkt = io_trigger_pkt_any_3_match_pkt; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_3_store = io_trigger_pkt_any_3_store; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_3_load = io_trigger_pkt_any_3_load; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_3_m = io_trigger_pkt_any_3_m; // @[lsu.scala 285:50] + assign trigger_io_trigger_pkt_any_3_tdata2 = io_trigger_pkt_any_3_tdata2; // @[lsu.scala 285:50] + assign trigger_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 286:50] + assign trigger_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[lsu.scala 286:50] + assign trigger_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[lsu.scala 286:50] + assign trigger_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 286:50] + assign trigger_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 286:50] + assign trigger_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 286:50] + assign trigger_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 287:50] + assign trigger_io_store_data_m = lsu_lsc_ctl_io_store_data_m; // @[lsu.scala 288:50] assign clkdomain_clock = clock; assign clkdomain_reset = reset; - assign clkdomain_io_active_clk = io_active_clk; // @[lsu.scala 284:50] - assign clkdomain_io_clk_override = io_clk_override; // @[lsu.scala 285:50] - assign clkdomain_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[lsu.scala 286:50] - assign clkdomain_io_dma_dccm_req = io_lsu_dma_dma_lsc_ctl_dma_dccm_req; // @[lsu.scala 287:50] - assign clkdomain_io_ldst_stbuf_reqvld_r = stbuf_io_ldst_stbuf_reqvld_r; // @[lsu.scala 288:50] - assign clkdomain_io_stbuf_reqvld_any = stbuf_io_stbuf_reqvld_any; // @[lsu.scala 289:50] - assign clkdomain_io_stbuf_reqvld_flushed_any = stbuf_io_stbuf_reqvld_flushed_any; // @[lsu.scala 290:50] - assign clkdomain_io_lsu_busreq_r = bus_intf_io_lsu_busreq_r; // @[lsu.scala 291:50] - assign clkdomain_io_lsu_bus_buffer_pend_any = bus_intf_io_lsu_bus_buffer_pend_any; // @[lsu.scala 292:50] - assign clkdomain_io_lsu_bus_buffer_empty_any = bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 293:50] - assign clkdomain_io_lsu_stbuf_empty_any = stbuf_io_lsu_stbuf_empty_any; // @[lsu.scala 294:50] - assign clkdomain_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[lsu.scala 295:50] - assign clkdomain_io_lsu_p_valid = io_lsu_p_valid; // @[lsu.scala 296:50] - assign clkdomain_io_lsu_pkt_d_valid = lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[lsu.scala 297:50] - assign clkdomain_io_lsu_pkt_d_bits_store = lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[lsu.scala 297:50] - assign clkdomain_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 298:50] - assign clkdomain_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 298:50] - assign clkdomain_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 299:50] - assign clkdomain_io_scan_mode = io_scan_mode; // @[lsu.scala 300:50] + assign clkdomain_io_active_clk = io_active_clk; // @[lsu.scala 294:50] + assign clkdomain_io_clk_override = io_clk_override; // @[lsu.scala 295:50] + assign clkdomain_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[lsu.scala 296:50] + assign clkdomain_io_dma_dccm_req = io_lsu_dma_dma_lsc_ctl_dma_dccm_req; // @[lsu.scala 297:50] + assign clkdomain_io_ldst_stbuf_reqvld_r = stbuf_io_ldst_stbuf_reqvld_r; // @[lsu.scala 298:50] + assign clkdomain_io_stbuf_reqvld_any = stbuf_io_stbuf_reqvld_any; // @[lsu.scala 299:50] + assign clkdomain_io_stbuf_reqvld_flushed_any = stbuf_io_stbuf_reqvld_flushed_any; // @[lsu.scala 300:50] + assign clkdomain_io_lsu_busreq_r = bus_intf_io_lsu_busreq_r; // @[lsu.scala 301:50] + assign clkdomain_io_lsu_bus_buffer_pend_any = bus_intf_io_lsu_bus_buffer_pend_any; // @[lsu.scala 302:50] + assign clkdomain_io_lsu_bus_buffer_empty_any = bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 303:50] + assign clkdomain_io_lsu_stbuf_empty_any = stbuf_io_lsu_stbuf_empty_any; // @[lsu.scala 304:50] + assign clkdomain_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[lsu.scala 305:50] + assign clkdomain_io_lsu_p_valid = io_lsu_p_valid; // @[lsu.scala 306:50] + assign clkdomain_io_lsu_pkt_d_valid = lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[lsu.scala 307:50] + assign clkdomain_io_lsu_pkt_d_bits_store = lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[lsu.scala 307:50] + assign clkdomain_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 308:50] + assign clkdomain_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 308:50] + assign clkdomain_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 309:50] assign bus_intf_clock = clock; assign bus_intf_reset = reset; - assign bus_intf_io_scan_mode = io_scan_mode; // @[lsu.scala 304:49] - assign bus_intf_io_tlu_busbuff_dec_tlu_external_ldfwd_disable = io_lsu_dec_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu.scala 305:26] - assign bus_intf_io_tlu_busbuff_dec_tlu_wb_coalescing_disable = io_lsu_dec_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[lsu.scala 305:26] - assign bus_intf_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable = io_lsu_dec_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu.scala 305:26] - assign bus_intf_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[lsu.scala 307:49] - assign bus_intf_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[lsu.scala 308:49] - assign bus_intf_io_lsu_bus_ibuf_c1_clk = clkdomain_io_lsu_bus_ibuf_c1_clk; // @[lsu.scala 311:49] - assign bus_intf_io_lsu_bus_obuf_c1_clk = clkdomain_io_lsu_bus_obuf_c1_clk; // @[lsu.scala 312:49] - assign bus_intf_io_lsu_bus_buf_c1_clk = clkdomain_io_lsu_bus_buf_c1_clk; // @[lsu.scala 313:49] - assign bus_intf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 314:49] - assign bus_intf_io_active_clk = io_active_clk; // @[lsu.scala 315:49] - assign bus_intf_io_lsu_busm_clk = clkdomain_io_lsu_busm_clk; // @[lsu.scala 316:49] - assign bus_intf_io_axi_aw_ready = io_axi_aw_ready; // @[lsu.scala 336:49] - assign bus_intf_io_axi_w_ready = io_axi_w_ready; // @[lsu.scala 336:49] - assign bus_intf_io_axi_b_valid = io_axi_b_valid; // @[lsu.scala 336:49] - assign bus_intf_io_axi_b_bits_resp = io_axi_b_bits_resp; // @[lsu.scala 336:49] - assign bus_intf_io_axi_b_bits_id = io_axi_b_bits_id; // @[lsu.scala 336:49] - assign bus_intf_io_axi_ar_ready = io_axi_ar_ready; // @[lsu.scala 336:49] - assign bus_intf_io_axi_r_valid = io_axi_r_valid; // @[lsu.scala 336:49] - assign bus_intf_io_axi_r_bits_id = io_axi_r_bits_id; // @[lsu.scala 336:49] - assign bus_intf_io_axi_r_bits_data = io_axi_r_bits_data; // @[lsu.scala 336:49] - assign bus_intf_io_axi_r_bits_resp = io_axi_r_bits_resp; // @[lsu.scala 336:49] - assign bus_intf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu.scala 317:49] - assign bus_intf_io_lsu_busreq_m = _T_48 & _T_49; // @[lsu.scala 318:49] - assign bus_intf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 327:49] - assign bus_intf_io_lsu_pkt_m_bits_by = lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[lsu.scala 327:49] - assign bus_intf_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[lsu.scala 327:49] - assign bus_intf_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[lsu.scala 327:49] - assign bus_intf_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 327:49] - assign bus_intf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 328:49] - assign bus_intf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 328:49] - assign bus_intf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 328:49] - assign bus_intf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 328:49] - assign bus_intf_io_lsu_pkt_r_bits_load = lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[lsu.scala 328:49] - assign bus_intf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 328:49] - assign bus_intf_io_lsu_pkt_r_bits_unsign = lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign; // @[lsu.scala 328:49] - assign bus_intf_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 322:49] - assign bus_intf_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 323:49] - assign bus_intf_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m; // @[lsu.scala 324:49] - assign bus_intf_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r; // @[lsu.scala 325:49] - assign bus_intf_io_ldst_dual_d = lsu_lsc_ctl_io_lsu_addr_d[2] != lsu_lsc_ctl_io_end_addr_d[2]; // @[lsu.scala 319:49] - assign bus_intf_io_ldst_dual_m = lsu_lsc_ctl_io_lsu_addr_m[2] != lsu_lsc_ctl_io_end_addr_m[2]; // @[lsu.scala 320:49] - assign bus_intf_io_ldst_dual_r = lsu_lsc_ctl_io_lsu_addr_r[2] != lsu_lsc_ctl_io_end_addr_r[2]; // @[lsu.scala 321:49] - assign bus_intf_io_store_data_r = dccm_ctl_io_store_data_r; // @[lsu.scala 326:49] - assign bus_intf_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[lsu.scala 329:49] - assign bus_intf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 330:49] - assign bus_intf_io_is_sideeffects_m = lsu_lsc_ctl_io_is_sideeffects_m; // @[lsu.scala 331:49] - assign bus_intf_io_flush_m_up = io_dec_tlu_flush_lower_r; // @[lsu.scala 332:49] - assign bus_intf_io_flush_r = io_dec_tlu_i0_kill_writeb_r; // @[lsu.scala 333:49] - assign bus_intf_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[lsu.scala 337:49] + assign bus_intf_io_tlu_busbuff_dec_tlu_external_ldfwd_disable = io_lsu_dec_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu.scala 315:26] + assign bus_intf_io_tlu_busbuff_dec_tlu_wb_coalescing_disable = io_lsu_dec_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[lsu.scala 315:26] + assign bus_intf_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable = io_lsu_dec_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu.scala 315:26] + assign bus_intf_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[lsu.scala 317:49] + assign bus_intf_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[lsu.scala 318:49] + assign bus_intf_io_lsu_bus_ibuf_c1_clk = clkdomain_io_lsu_bus_ibuf_c1_clk; // @[lsu.scala 321:49] + assign bus_intf_io_lsu_bus_buf_c1_clk = clkdomain_io_lsu_bus_buf_c1_clk; // @[lsu.scala 323:49] + assign bus_intf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 324:49] + assign bus_intf_io_active_clk = io_active_clk; // @[lsu.scala 325:49] + assign bus_intf_io_axi_aw_ready = io_axi_aw_ready; // @[lsu.scala 347:49] + assign bus_intf_io_axi_w_ready = io_axi_w_ready; // @[lsu.scala 347:49] + assign bus_intf_io_axi_b_valid = io_axi_b_valid; // @[lsu.scala 347:49] + assign bus_intf_io_axi_b_bits_resp = io_axi_b_bits_resp; // @[lsu.scala 347:49] + assign bus_intf_io_axi_b_bits_id = io_axi_b_bits_id; // @[lsu.scala 347:49] + assign bus_intf_io_axi_ar_ready = io_axi_ar_ready; // @[lsu.scala 347:49] + assign bus_intf_io_axi_r_valid = io_axi_r_valid; // @[lsu.scala 347:49] + assign bus_intf_io_axi_r_bits_id = io_axi_r_bits_id; // @[lsu.scala 347:49] + assign bus_intf_io_axi_r_bits_data = io_axi_r_bits_data; // @[lsu.scala 347:49] + assign bus_intf_io_axi_r_bits_resp = io_axi_r_bits_resp; // @[lsu.scala 347:49] + assign bus_intf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu.scala 327:49] + assign bus_intf_io_lsu_busreq_m = _T_48 & _T_49; // @[lsu.scala 328:49] + assign bus_intf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 337:49] + assign bus_intf_io_lsu_pkt_m_bits_by = lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[lsu.scala 337:49] + assign bus_intf_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[lsu.scala 337:49] + assign bus_intf_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[lsu.scala 337:49] + assign bus_intf_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 337:49] + assign bus_intf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 338:49] + assign bus_intf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 338:49] + assign bus_intf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 338:49] + assign bus_intf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 338:49] + assign bus_intf_io_lsu_pkt_r_bits_load = lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[lsu.scala 338:49] + assign bus_intf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 338:49] + assign bus_intf_io_lsu_pkt_r_bits_unsign = lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign; // @[lsu.scala 338:49] + assign bus_intf_io_lsu_addr_m = lsu_addr_m & _T_73; // @[lsu.scala 332:49] + assign bus_intf_io_lsu_addr_r = lsu_addr_r & _T_76; // @[lsu.scala 333:49] + assign bus_intf_io_end_addr_m = lsu_addr_m & _T_73; // @[lsu.scala 334:49] + assign bus_intf_io_end_addr_r = lsu_addr_r & _T_76; // @[lsu.scala 335:49] + assign bus_intf_io_ldst_dual_d = lsu_addr_d[2] != lsu_addr_d[2]; // @[lsu.scala 329:49] + assign bus_intf_io_ldst_dual_m = lsu_addr_m[2] != lsu_addr_m[2]; // @[lsu.scala 330:49] + assign bus_intf_io_ldst_dual_r = lsu_addr_r[2] != lsu_addr_r[2]; // @[lsu.scala 331:49] + assign bus_intf_io_store_data_r = dccm_ctl_io_store_data_r & _T_76; // @[lsu.scala 336:49] + assign bus_intf_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[lsu.scala 339:49] + assign bus_intf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 340:49] + assign bus_intf_io_is_sideeffects_m = lsu_lsc_ctl_io_is_sideeffects_m; // @[lsu.scala 341:49] + assign bus_intf_io_flush_m_up = io_dec_tlu_flush_lower_r; // @[lsu.scala 342:49] + assign bus_intf_io_flush_r = io_dec_tlu_i0_kill_writeb_r; // @[lsu.scala 343:49] + assign bus_intf_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[lsu.scala 348:49] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif diff --git a/lsu_dccm_ctl.anno.json b/lsu_dccm_ctl.anno.json new file mode 100644 index 00000000..3789f822 --- /dev/null +++ b/lsu_dccm_ctl.anno.json @@ -0,0 +1,393 @@ +[ + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_wren", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_stbuf_commit_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_reqvld_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_load", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_addr_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_end_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_dword" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_stbuf_commit_any", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_reqvld_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_load", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_addr_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_end_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_dword" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_store_datafn_lo_r", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_data_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_stbuf_commit_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_lo_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_reqvld_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_addr_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_store_data_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_load", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_by", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_half", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_end_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_dword" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_wr_data_lo", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_ecc_lo_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_lo_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_ecc_hi_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_hi_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wdata_ecc_lo", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wdata_lo", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_ecc_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_data_any" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pic_picm_wr_data", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_pic_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_ctl_dma_mem_wdata", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_store_datafn_lo_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_data_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_stbuf_commit_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_lo_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_reqvld_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_addr_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_store_data_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_load", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_by", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_half", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_end_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_dword" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pic_picm_wren", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_pic_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_commit_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_pic_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_store" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_wr_addr_hi", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_end_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_addr_any" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_picm_mask_data_m", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pic_picm_rd_data" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_data_ecc_lo_m", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rd_data_lo" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rdata_lo_m", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rd_data_lo" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pic_picm_rden", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_pic_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_load" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rdata_hi_m", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rd_data_hi" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_store_datafn_hi_r", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_data_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_stbuf_commit_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_hi_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_reqvld_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_addr_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_store_data_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_load", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_by", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_half", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_end_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_dword" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_data_ecc_hi_m", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rd_data_hi" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_ld_data_r", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_pic_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rdata_hi_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rdata_lo_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_store_data_lo_r", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_lo_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_store_data_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_by", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_half" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rden", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_load", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_dword", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pic_picm_wraddr", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_pic_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_ctl_dma_mem_addr", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_wr_data_hi", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_ecc_hi_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_hi_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_ecc_lo_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_lo_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wdata_ecc_hi", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wdata_hi", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_ecc_any", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_data_any" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_store_data_hi_r", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_hi_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_store_data_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_store", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_word", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_by", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_half" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rd_addr_lo", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pic_picm_mken", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_pic_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_d_bits_store" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_ctl_dccm_dma_rdata", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ldst_dual_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_pic_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_hi_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_lo_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_wr_addr_lo", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r_ff", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_wen", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_d", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_stbuf_addr_any" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pic_picm_rdaddr", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_ctl_dccm_dma_ecc_error", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_double_ecc_error_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_ld_data_corr_r", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_addr_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_pic_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_addr_in_dccm_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_hi_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_sec_data_lo_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dccm_rd_addr_hi", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_end_addr_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_ld_single_ecc_error_r", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_double_ecc_error_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_load", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_single_ecc_error_lo_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_raw_fwd_lo_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_single_ecc_error_hi_r", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_raw_fwd_hi_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_dccm_ctl|lsu_dccm_ctl>io_dma_dccm_ctl_dccm_dma_rvalid", + "sources":[ + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_dma", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_valid", + "~lsu_dccm_ctl|lsu_dccm_ctl>io_lsu_pkt_r_bits_load" + ] + }, + { + "class":"firrtl.EmitCircuitAnnotation", + "emitter":"firrtl.VerilogEmitter" + }, + { + "class":"firrtl.transforms.BlackBoxResourceAnno", + "target":"lsu_dccm_ctl.gated_latch", + "resourceId":"/vsrc/gated_latch.sv" + }, + { + "class":"firrtl.options.TargetDirAnnotation", + "directory":"." + }, + { + "class":"firrtl.options.OutputAnnotationFileAnnotation", + "file":"lsu_dccm_ctl" + }, + { + "class":"firrtl.transforms.BlackBoxTargetDirAnno", + "targetDir":"." + } +] \ No newline at end of file diff --git a/lsu_dccm_ctl.fir b/lsu_dccm_ctl.fir new file mode 100644 index 00000000..8a32abfb --- /dev/null +++ b/lsu_dccm_ctl.fir @@ -0,0 +1,2435 @@ +;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10 +circuit lsu_dccm_ctl : + extmodule gated_latch : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_1 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_1 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_1 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_2 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_2 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_2 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_3 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_3 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_3 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_4 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_4 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_4 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_5 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_5 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_5 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_6 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_6 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_6 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_7 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_7 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_7 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_8 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_8 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_8 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_9 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_9 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_9 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + module lsu_dccm_ctl : + input clock : Clock + input reset : AsyncReset + output io : {flip clk_override : UInt<1>, flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_store_c1_r_clk : Clock, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip addr_in_dccm_d : UInt<1>, flip addr_in_dccm_m : UInt<1>, flip addr_in_dccm_r : UInt<1>, flip addr_in_pic_d : UInt<1>, flip addr_in_pic_m : UInt<1>, flip addr_in_pic_r : UInt<1>, flip lsu_raw_fwd_lo_r : UInt<1>, flip lsu_raw_fwd_hi_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip lsu_addr_d : UInt<32>, flip lsu_addr_m : UInt<16>, flip lsu_addr_r : UInt<32>, flip end_addr_d : UInt<16>, flip end_addr_m : UInt<16>, flip end_addr_r : UInt<16>, flip stbuf_reqvld_any : UInt<1>, flip stbuf_addr_any : UInt<16>, flip stbuf_data_any : UInt<32>, flip stbuf_ecc_any : UInt<7>, flip stbuf_fwddata_hi_m : UInt<32>, flip stbuf_fwddata_lo_m : UInt<32>, flip stbuf_fwdbyteen_lo_m : UInt<4>, flip stbuf_fwdbyteen_hi_m : UInt<4>, dccm_rdata_hi_r : UInt<32>, dccm_rdata_lo_r : UInt<32>, dccm_data_ecc_hi_r : UInt<7>, dccm_data_ecc_lo_r : UInt<7>, lsu_ld_data_r : UInt<32>, lsu_ld_data_corr_r : UInt<32>, flip lsu_double_ecc_error_r : UInt<1>, flip single_ecc_error_hi_r : UInt<1>, flip single_ecc_error_lo_r : UInt<1>, flip sec_data_hi_r : UInt<32>, flip sec_data_lo_r : UInt<32>, flip sec_data_hi_r_ff : UInt<32>, flip sec_data_lo_r_ff : UInt<32>, flip sec_data_ecc_hi_r_ff : UInt<7>, flip sec_data_ecc_lo_r_ff : UInt<7>, dccm_rdata_hi_m : UInt<32>, dccm_rdata_lo_m : UInt<32>, dccm_data_ecc_hi_m : UInt<7>, dccm_data_ecc_lo_m : UInt<7>, lsu_ld_data_m : UInt<32>, flip lsu_double_ecc_error_m : UInt<1>, flip sec_data_hi_m : UInt<32>, flip sec_data_lo_m : UInt<32>, flip store_data_m : UInt<32>, flip dma_dccm_wen : UInt<1>, flip dma_pic_wen : UInt<1>, flip dma_mem_tag_m : UInt<3>, flip dma_dccm_wdata_lo : UInt<32>, flip dma_dccm_wdata_hi : UInt<32>, flip dma_dccm_wdata_ecc_hi : UInt<7>, flip dma_dccm_wdata_ecc_lo : UInt<7>, store_data_hi_r : UInt<32>, store_data_lo_r : UInt<32>, store_datafn_hi_r : UInt<32>, store_datafn_lo_r : UInt<32>, store_data_r : UInt<32>, ld_single_ecc_error_r : UInt<1>, ld_single_ecc_error_r_ff : UInt<1>, picm_mask_data_m : UInt<32>, lsu_stbuf_commit_any : UInt<1>, lsu_dccm_rden_m : UInt<1>, lsu_dccm_rden_r : UInt<1>, dma_dccm_ctl : {flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>}, flip dccm : {flip wren : UInt<1>, flip rden : UInt<1>, flip wr_addr_lo : UInt<16>, flip wr_addr_hi : UInt<16>, flip rd_addr_lo : UInt<16>, flip rd_addr_hi : UInt<16>, flip wr_data_lo : UInt<39>, flip wr_data_hi : UInt<39>, rd_data_lo : UInt<39>, rd_data_hi : UInt<39>}, lsu_pic : {picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>}, flip scan_mode : UInt<1>} + + node picm_rd_data_m = cat(io.lsu_pic.picm_rd_data, io.lsu_pic.picm_rd_data) @[Cat.scala 29:58] + node dccm_rdata_corr_r = cat(io.sec_data_hi_r, io.sec_data_lo_r) @[Cat.scala 29:58] + node dccm_rdata_corr_m = cat(io.sec_data_hi_m, io.sec_data_lo_m) @[Cat.scala 29:58] + node dccm_rdata_r = cat(io.dccm_rdata_hi_r, io.dccm_rdata_lo_r) @[Cat.scala 29:58] + node dccm_rdata_m = cat(io.dccm_rdata_hi_m, io.dccm_rdata_lo_m) @[Cat.scala 29:58] + wire lsu_rdata_r : UInt<64> + lsu_rdata_r <= UInt<1>("h00") + wire lsu_rdata_m : UInt<64> + lsu_rdata_m <= UInt<1>("h00") + wire lsu_rdata_corr_r : UInt<64> + lsu_rdata_corr_r <= UInt<1>("h00") + wire lsu_rdata_corr_m : UInt<64> + lsu_rdata_corr_m <= UInt<1>("h00") + wire stbuf_fwddata_r : UInt<64> + stbuf_fwddata_r <= UInt<1>("h00") + wire stbuf_fwdbyteen_r : UInt<64> + stbuf_fwdbyteen_r <= UInt<1>("h00") + wire picm_rd_data_r_32 : UInt<32> + picm_rd_data_r_32 <= UInt<1>("h00") + wire picm_rd_data_r : UInt<64> + picm_rd_data_r <= UInt<1>("h00") + wire lsu_ld_data_corr_m : UInt<64> + lsu_ld_data_corr_m <= UInt<1>("h00") + wire stbuf_fwddata_en : UInt<1> + stbuf_fwddata_en <= UInt<1>("h00") + wire lsu_double_ecc_error_r_ff : UInt<1> + lsu_double_ecc_error_r_ff <= UInt<1>("h00") + wire ld_single_ecc_error_hi_r_ff : UInt<1> + ld_single_ecc_error_hi_r_ff <= UInt<1>("h00") + wire ld_single_ecc_error_lo_r_ff : UInt<1> + ld_single_ecc_error_lo_r_ff <= UInt<1>("h00") + wire ld_sec_addr_hi_r_ff : UInt<16> + ld_sec_addr_hi_r_ff <= UInt<1>("h00") + wire ld_sec_addr_lo_r_ff : UInt<16> + ld_sec_addr_lo_r_ff <= UInt<1>("h00") + io.lsu_ld_data_m <= UInt<1>("h00") @[lsu_dccm_ctl.scala 121:20] + node _T = and(io.lsu_pkt_r.valid, io.lsu_pkt_r.bits.load) @[lsu_dccm_ctl.scala 124:62] + node _T_1 = and(_T, io.lsu_pkt_r.bits.dma) @[lsu_dccm_ctl.scala 124:87] + io.dma_dccm_ctl.dccm_dma_rvalid <= _T_1 @[lsu_dccm_ctl.scala 124:40] + io.dma_dccm_ctl.dccm_dma_ecc_error <= io.lsu_double_ecc_error_r @[lsu_dccm_ctl.scala 125:40] + node _T_2 = bits(io.ldst_dual_r, 0, 0) @[lib.scala 8:44] + node _T_3 = bits(lsu_rdata_corr_r, 31, 0) @[lsu_dccm_ctl.scala 126:103] + node _T_4 = cat(_T_3, _T_3) @[Cat.scala 29:58] + node _T_5 = mux(_T_2, lsu_rdata_corr_r, _T_4) @[lsu_dccm_ctl.scala 126:46] + io.dma_dccm_ctl.dccm_dma_rdata <= _T_5 @[lsu_dccm_ctl.scala 126:40] + node _T_6 = orr(io.stbuf_fwdbyteen_hi_m) @[lsu_dccm_ctl.scala 127:49] + node _T_7 = orr(io.stbuf_fwdbyteen_lo_m) @[lsu_dccm_ctl.scala 127:79] + node _T_8 = or(_T_6, _T_7) @[lsu_dccm_ctl.scala 127:53] + node _T_9 = or(_T_8, io.clk_override) @[lsu_dccm_ctl.scala 127:83] + stbuf_fwddata_en <= _T_9 @[lsu_dccm_ctl.scala 127:22] + node _T_10 = and(io.lsu_dccm_rden_m, io.ldst_dual_m) @[lsu_dccm_ctl.scala 129:77] + node _T_11 = or(_T_10, io.clk_override) @[lsu_dccm_ctl.scala 129:95] + node _T_12 = bits(_T_11, 0, 0) @[lib.scala 8:44] + node _T_13 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 129:133] + inst rvclkhdr of rvclkhdr @[lib.scala 390:23] + rvclkhdr.clock <= clock + rvclkhdr.reset <= reset + rvclkhdr.io.clk <= clock @[lib.scala 392:18] + rvclkhdr.io.en <= _T_12 @[lib.scala 393:17] + rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_14 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_12 : @[Reg.scala 28:19] + _T_14 <= io.dccm_rdata_hi_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + io.dccm_rdata_hi_r <= _T_14 @[lsu_dccm_ctl.scala 129:27] + node _T_15 = or(io.lsu_dccm_rden_m, io.clk_override) @[lsu_dccm_ctl.scala 130:75] + node _T_16 = bits(_T_15, 0, 0) @[lsu_dccm_ctl.scala 130:93] + node _T_17 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 130:119] + inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 390:23] + rvclkhdr_1.clock <= clock + rvclkhdr_1.reset <= reset + rvclkhdr_1.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_1.io.en <= _T_16 @[lib.scala 393:17] + rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_18 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_16 : @[Reg.scala 28:19] + _T_18 <= io.dccm_rdata_lo_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + io.dccm_rdata_lo_r <= _T_18 @[lsu_dccm_ctl.scala 130:27] + node _T_19 = or(io.lsu_dccm_rden_m, io.clk_override) @[lsu_dccm_ctl.scala 131:78] + node _T_20 = bits(_T_19, 0, 0) @[lsu_dccm_ctl.scala 131:96] + node _T_21 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 131:122] + inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 390:23] + rvclkhdr_2.clock <= clock + rvclkhdr_2.reset <= reset + rvclkhdr_2.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_2.io.en <= _T_20 @[lib.scala 393:17] + rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_22 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_20 : @[Reg.scala 28:19] + _T_22 <= io.dccm_data_ecc_hi_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + io.dccm_data_ecc_hi_r <= _T_22 @[lsu_dccm_ctl.scala 131:27] + node _T_23 = or(io.lsu_dccm_rden_m, io.clk_override) @[lsu_dccm_ctl.scala 132:78] + node _T_24 = bits(_T_23, 0, 0) @[lsu_dccm_ctl.scala 132:96] + node _T_25 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 132:122] + inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 390:23] + rvclkhdr_3.clock <= clock + rvclkhdr_3.reset <= reset + rvclkhdr_3.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_3.io.en <= _T_24 @[lib.scala 393:17] + rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_26 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_24 : @[Reg.scala 28:19] + _T_26 <= io.dccm_data_ecc_lo_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + io.dccm_data_ecc_lo_r <= _T_26 @[lsu_dccm_ctl.scala 132:27] + node _T_27 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] + reg _T_28 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 133:64] + _T_28 <= _T_27 @[lsu_dccm_ctl.scala 133:64] + stbuf_fwdbyteen_r <= _T_28 @[lsu_dccm_ctl.scala 133:27] + node _T_29 = bits(stbuf_fwddata_en, 0, 0) @[lib.scala 8:44] + node _T_30 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_4 of rvclkhdr_4 @[lib.scala 390:23] + rvclkhdr_4.clock <= clock + rvclkhdr_4.reset <= reset + rvclkhdr_4.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_4.io.en <= _T_29 @[lib.scala 393:17] + rvclkhdr_4.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_31 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_29 : @[Reg.scala 28:19] + _T_31 <= io.stbuf_fwddata_hi_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_32 = bits(stbuf_fwddata_en, 0, 0) @[lib.scala 8:44] + node _T_33 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_5 of rvclkhdr_5 @[lib.scala 390:23] + rvclkhdr_5.clock <= clock + rvclkhdr_5.reset <= reset + rvclkhdr_5.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_5.io.en <= _T_32 @[lib.scala 393:17] + rvclkhdr_5.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_34 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_32 : @[Reg.scala 28:19] + _T_34 <= io.stbuf_fwddata_lo_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_35 = cat(_T_31, _T_34) @[Cat.scala 29:58] + stbuf_fwddata_r <= _T_35 @[lsu_dccm_ctl.scala 134:27] + node _T_36 = bits(picm_rd_data_m, 31, 0) @[lsu_dccm_ctl.scala 135:51] + node _T_37 = or(io.addr_in_pic_m, io.clk_override) @[lsu_dccm_ctl.scala 135:76] + node _T_38 = bits(_T_37, 0, 0) @[lib.scala 8:44] + node _T_39 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_6 of rvclkhdr_6 @[lib.scala 390:23] + rvclkhdr_6.clock <= clock + rvclkhdr_6.reset <= reset + rvclkhdr_6.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_6.io.en <= _T_38 @[lib.scala 393:17] + rvclkhdr_6.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_40 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_38 : @[Reg.scala 28:19] + _T_40 <= _T_36 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + picm_rd_data_r_32 <= _T_40 @[lsu_dccm_ctl.scala 135:27] + node _T_41 = cat(picm_rd_data_r_32, picm_rd_data_r_32) @[Cat.scala 29:58] + picm_rd_data_r <= _T_41 @[lsu_dccm_ctl.scala 136:27] + reg _T_42 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 137:77] + _T_42 <= io.dma_mem_tag_m @[lsu_dccm_ctl.scala 137:77] + io.dma_dccm_ctl.dccm_dma_rtag <= _T_42 @[lsu_dccm_ctl.scala 137:40] + node _T_43 = bits(stbuf_fwdbyteen_r, 0, 0) @[lsu_dccm_ctl.scala 138:95] + node _T_44 = bits(_T_43, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_45 = bits(stbuf_fwddata_r, 7, 0) @[lsu_dccm_ctl.scala 138:121] + node _T_46 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_47 = bits(picm_rd_data_r, 7, 0) @[lsu_dccm_ctl.scala 138:178] + node _T_48 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_49 = mux(_T_48, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_50 = bits(dccm_rdata_corr_r, 7, 0) @[lsu_dccm_ctl.scala 138:238] + node _T_51 = and(_T_49, _T_50) @[lsu_dccm_ctl.scala 138:219] + node _T_52 = mux(_T_46, _T_47, _T_51) @[lsu_dccm_ctl.scala 138:139] + node _T_53 = mux(_T_44, _T_45, _T_52) @[lsu_dccm_ctl.scala 138:77] + node _T_54 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_55 = xor(UInt<8>("h0ff"), _T_54) @[Bitwise.scala 102:21] + node _T_56 = shr(_T_53, 4) @[Bitwise.scala 103:21] + node _T_57 = and(_T_56, _T_55) @[Bitwise.scala 103:31] + node _T_58 = bits(_T_53, 3, 0) @[Bitwise.scala 103:46] + node _T_59 = shl(_T_58, 4) @[Bitwise.scala 103:65] + node _T_60 = not(_T_55) @[Bitwise.scala 103:77] + node _T_61 = and(_T_59, _T_60) @[Bitwise.scala 103:75] + node _T_62 = or(_T_57, _T_61) @[Bitwise.scala 103:39] + node _T_63 = bits(_T_55, 5, 0) @[Bitwise.scala 102:28] + node _T_64 = shl(_T_63, 2) @[Bitwise.scala 102:47] + node _T_65 = xor(_T_55, _T_64) @[Bitwise.scala 102:21] + node _T_66 = shr(_T_62, 2) @[Bitwise.scala 103:21] + node _T_67 = and(_T_66, _T_65) @[Bitwise.scala 103:31] + node _T_68 = bits(_T_62, 5, 0) @[Bitwise.scala 103:46] + node _T_69 = shl(_T_68, 2) @[Bitwise.scala 103:65] + node _T_70 = not(_T_65) @[Bitwise.scala 103:77] + node _T_71 = and(_T_69, _T_70) @[Bitwise.scala 103:75] + node _T_72 = or(_T_67, _T_71) @[Bitwise.scala 103:39] + node _T_73 = bits(_T_65, 6, 0) @[Bitwise.scala 102:28] + node _T_74 = shl(_T_73, 1) @[Bitwise.scala 102:47] + node _T_75 = xor(_T_65, _T_74) @[Bitwise.scala 102:21] + node _T_76 = shr(_T_72, 1) @[Bitwise.scala 103:21] + node _T_77 = and(_T_76, _T_75) @[Bitwise.scala 103:31] + node _T_78 = bits(_T_72, 6, 0) @[Bitwise.scala 103:46] + node _T_79 = shl(_T_78, 1) @[Bitwise.scala 103:65] + node _T_80 = not(_T_75) @[Bitwise.scala 103:77] + node _T_81 = and(_T_79, _T_80) @[Bitwise.scala 103:75] + node _T_82 = or(_T_77, _T_81) @[Bitwise.scala 103:39] + node _T_83 = bits(stbuf_fwdbyteen_r, 1, 1) @[lsu_dccm_ctl.scala 138:95] + node _T_84 = bits(_T_83, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_85 = bits(stbuf_fwddata_r, 15, 8) @[lsu_dccm_ctl.scala 138:121] + node _T_86 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_87 = bits(picm_rd_data_r, 15, 8) @[lsu_dccm_ctl.scala 138:178] + node _T_88 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_89 = mux(_T_88, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_90 = bits(dccm_rdata_corr_r, 15, 8) @[lsu_dccm_ctl.scala 138:238] + node _T_91 = and(_T_89, _T_90) @[lsu_dccm_ctl.scala 138:219] + node _T_92 = mux(_T_86, _T_87, _T_91) @[lsu_dccm_ctl.scala 138:139] + node _T_93 = mux(_T_84, _T_85, _T_92) @[lsu_dccm_ctl.scala 138:77] + node _T_94 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_95 = xor(UInt<8>("h0ff"), _T_94) @[Bitwise.scala 102:21] + node _T_96 = shr(_T_93, 4) @[Bitwise.scala 103:21] + node _T_97 = and(_T_96, _T_95) @[Bitwise.scala 103:31] + node _T_98 = bits(_T_93, 3, 0) @[Bitwise.scala 103:46] + node _T_99 = shl(_T_98, 4) @[Bitwise.scala 103:65] + node _T_100 = not(_T_95) @[Bitwise.scala 103:77] + node _T_101 = and(_T_99, _T_100) @[Bitwise.scala 103:75] + node _T_102 = or(_T_97, _T_101) @[Bitwise.scala 103:39] + node _T_103 = bits(_T_95, 5, 0) @[Bitwise.scala 102:28] + node _T_104 = shl(_T_103, 2) @[Bitwise.scala 102:47] + node _T_105 = xor(_T_95, _T_104) @[Bitwise.scala 102:21] + node _T_106 = shr(_T_102, 2) @[Bitwise.scala 103:21] + node _T_107 = and(_T_106, _T_105) @[Bitwise.scala 103:31] + node _T_108 = bits(_T_102, 5, 0) @[Bitwise.scala 103:46] + node _T_109 = shl(_T_108, 2) @[Bitwise.scala 103:65] + node _T_110 = not(_T_105) @[Bitwise.scala 103:77] + node _T_111 = and(_T_109, _T_110) @[Bitwise.scala 103:75] + node _T_112 = or(_T_107, _T_111) @[Bitwise.scala 103:39] + node _T_113 = bits(_T_105, 6, 0) @[Bitwise.scala 102:28] + node _T_114 = shl(_T_113, 1) @[Bitwise.scala 102:47] + node _T_115 = xor(_T_105, _T_114) @[Bitwise.scala 102:21] + node _T_116 = shr(_T_112, 1) @[Bitwise.scala 103:21] + node _T_117 = and(_T_116, _T_115) @[Bitwise.scala 103:31] + node _T_118 = bits(_T_112, 6, 0) @[Bitwise.scala 103:46] + node _T_119 = shl(_T_118, 1) @[Bitwise.scala 103:65] + node _T_120 = not(_T_115) @[Bitwise.scala 103:77] + node _T_121 = and(_T_119, _T_120) @[Bitwise.scala 103:75] + node _T_122 = or(_T_117, _T_121) @[Bitwise.scala 103:39] + node _T_123 = bits(stbuf_fwdbyteen_r, 2, 2) @[lsu_dccm_ctl.scala 138:95] + node _T_124 = bits(_T_123, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_125 = bits(stbuf_fwddata_r, 23, 16) @[lsu_dccm_ctl.scala 138:121] + node _T_126 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_127 = bits(picm_rd_data_r, 23, 16) @[lsu_dccm_ctl.scala 138:178] + node _T_128 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_129 = mux(_T_128, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_130 = bits(dccm_rdata_corr_r, 23, 16) @[lsu_dccm_ctl.scala 138:238] + node _T_131 = and(_T_129, _T_130) @[lsu_dccm_ctl.scala 138:219] + node _T_132 = mux(_T_126, _T_127, _T_131) @[lsu_dccm_ctl.scala 138:139] + node _T_133 = mux(_T_124, _T_125, _T_132) @[lsu_dccm_ctl.scala 138:77] + node _T_134 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_135 = xor(UInt<8>("h0ff"), _T_134) @[Bitwise.scala 102:21] + node _T_136 = shr(_T_133, 4) @[Bitwise.scala 103:21] + node _T_137 = and(_T_136, _T_135) @[Bitwise.scala 103:31] + node _T_138 = bits(_T_133, 3, 0) @[Bitwise.scala 103:46] + node _T_139 = shl(_T_138, 4) @[Bitwise.scala 103:65] + node _T_140 = not(_T_135) @[Bitwise.scala 103:77] + node _T_141 = and(_T_139, _T_140) @[Bitwise.scala 103:75] + node _T_142 = or(_T_137, _T_141) @[Bitwise.scala 103:39] + node _T_143 = bits(_T_135, 5, 0) @[Bitwise.scala 102:28] + node _T_144 = shl(_T_143, 2) @[Bitwise.scala 102:47] + node _T_145 = xor(_T_135, _T_144) @[Bitwise.scala 102:21] + node _T_146 = shr(_T_142, 2) @[Bitwise.scala 103:21] + node _T_147 = and(_T_146, _T_145) @[Bitwise.scala 103:31] + node _T_148 = bits(_T_142, 5, 0) @[Bitwise.scala 103:46] + node _T_149 = shl(_T_148, 2) @[Bitwise.scala 103:65] + node _T_150 = not(_T_145) @[Bitwise.scala 103:77] + node _T_151 = and(_T_149, _T_150) @[Bitwise.scala 103:75] + node _T_152 = or(_T_147, _T_151) @[Bitwise.scala 103:39] + node _T_153 = bits(_T_145, 6, 0) @[Bitwise.scala 102:28] + node _T_154 = shl(_T_153, 1) @[Bitwise.scala 102:47] + node _T_155 = xor(_T_145, _T_154) @[Bitwise.scala 102:21] + node _T_156 = shr(_T_152, 1) @[Bitwise.scala 103:21] + node _T_157 = and(_T_156, _T_155) @[Bitwise.scala 103:31] + node _T_158 = bits(_T_152, 6, 0) @[Bitwise.scala 103:46] + node _T_159 = shl(_T_158, 1) @[Bitwise.scala 103:65] + node _T_160 = not(_T_155) @[Bitwise.scala 103:77] + node _T_161 = and(_T_159, _T_160) @[Bitwise.scala 103:75] + node _T_162 = or(_T_157, _T_161) @[Bitwise.scala 103:39] + node _T_163 = bits(stbuf_fwdbyteen_r, 3, 3) @[lsu_dccm_ctl.scala 138:95] + node _T_164 = bits(_T_163, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_165 = bits(stbuf_fwddata_r, 31, 24) @[lsu_dccm_ctl.scala 138:121] + node _T_166 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_167 = bits(picm_rd_data_r, 31, 24) @[lsu_dccm_ctl.scala 138:178] + node _T_168 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_169 = mux(_T_168, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_170 = bits(dccm_rdata_corr_r, 31, 24) @[lsu_dccm_ctl.scala 138:238] + node _T_171 = and(_T_169, _T_170) @[lsu_dccm_ctl.scala 138:219] + node _T_172 = mux(_T_166, _T_167, _T_171) @[lsu_dccm_ctl.scala 138:139] + node _T_173 = mux(_T_164, _T_165, _T_172) @[lsu_dccm_ctl.scala 138:77] + node _T_174 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_175 = xor(UInt<8>("h0ff"), _T_174) @[Bitwise.scala 102:21] + node _T_176 = shr(_T_173, 4) @[Bitwise.scala 103:21] + node _T_177 = and(_T_176, _T_175) @[Bitwise.scala 103:31] + node _T_178 = bits(_T_173, 3, 0) @[Bitwise.scala 103:46] + node _T_179 = shl(_T_178, 4) @[Bitwise.scala 103:65] + node _T_180 = not(_T_175) @[Bitwise.scala 103:77] + node _T_181 = and(_T_179, _T_180) @[Bitwise.scala 103:75] + node _T_182 = or(_T_177, _T_181) @[Bitwise.scala 103:39] + node _T_183 = bits(_T_175, 5, 0) @[Bitwise.scala 102:28] + node _T_184 = shl(_T_183, 2) @[Bitwise.scala 102:47] + node _T_185 = xor(_T_175, _T_184) @[Bitwise.scala 102:21] + node _T_186 = shr(_T_182, 2) @[Bitwise.scala 103:21] + node _T_187 = and(_T_186, _T_185) @[Bitwise.scala 103:31] + node _T_188 = bits(_T_182, 5, 0) @[Bitwise.scala 103:46] + node _T_189 = shl(_T_188, 2) @[Bitwise.scala 103:65] + node _T_190 = not(_T_185) @[Bitwise.scala 103:77] + node _T_191 = and(_T_189, _T_190) @[Bitwise.scala 103:75] + node _T_192 = or(_T_187, _T_191) @[Bitwise.scala 103:39] + node _T_193 = bits(_T_185, 6, 0) @[Bitwise.scala 102:28] + node _T_194 = shl(_T_193, 1) @[Bitwise.scala 102:47] + node _T_195 = xor(_T_185, _T_194) @[Bitwise.scala 102:21] + node _T_196 = shr(_T_192, 1) @[Bitwise.scala 103:21] + node _T_197 = and(_T_196, _T_195) @[Bitwise.scala 103:31] + node _T_198 = bits(_T_192, 6, 0) @[Bitwise.scala 103:46] + node _T_199 = shl(_T_198, 1) @[Bitwise.scala 103:65] + node _T_200 = not(_T_195) @[Bitwise.scala 103:77] + node _T_201 = and(_T_199, _T_200) @[Bitwise.scala 103:75] + node _T_202 = or(_T_197, _T_201) @[Bitwise.scala 103:39] + node _T_203 = bits(stbuf_fwdbyteen_r, 4, 4) @[lsu_dccm_ctl.scala 138:95] + node _T_204 = bits(_T_203, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_205 = bits(stbuf_fwddata_r, 39, 32) @[lsu_dccm_ctl.scala 138:121] + node _T_206 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_207 = bits(picm_rd_data_r, 39, 32) @[lsu_dccm_ctl.scala 138:178] + node _T_208 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_209 = mux(_T_208, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_210 = bits(dccm_rdata_corr_r, 39, 32) @[lsu_dccm_ctl.scala 138:238] + node _T_211 = and(_T_209, _T_210) @[lsu_dccm_ctl.scala 138:219] + node _T_212 = mux(_T_206, _T_207, _T_211) @[lsu_dccm_ctl.scala 138:139] + node _T_213 = mux(_T_204, _T_205, _T_212) @[lsu_dccm_ctl.scala 138:77] + node _T_214 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_215 = xor(UInt<8>("h0ff"), _T_214) @[Bitwise.scala 102:21] + node _T_216 = shr(_T_213, 4) @[Bitwise.scala 103:21] + node _T_217 = and(_T_216, _T_215) @[Bitwise.scala 103:31] + node _T_218 = bits(_T_213, 3, 0) @[Bitwise.scala 103:46] + node _T_219 = shl(_T_218, 4) @[Bitwise.scala 103:65] + node _T_220 = not(_T_215) @[Bitwise.scala 103:77] + node _T_221 = and(_T_219, _T_220) @[Bitwise.scala 103:75] + node _T_222 = or(_T_217, _T_221) @[Bitwise.scala 103:39] + node _T_223 = bits(_T_215, 5, 0) @[Bitwise.scala 102:28] + node _T_224 = shl(_T_223, 2) @[Bitwise.scala 102:47] + node _T_225 = xor(_T_215, _T_224) @[Bitwise.scala 102:21] + node _T_226 = shr(_T_222, 2) @[Bitwise.scala 103:21] + node _T_227 = and(_T_226, _T_225) @[Bitwise.scala 103:31] + node _T_228 = bits(_T_222, 5, 0) @[Bitwise.scala 103:46] + node _T_229 = shl(_T_228, 2) @[Bitwise.scala 103:65] + node _T_230 = not(_T_225) @[Bitwise.scala 103:77] + node _T_231 = and(_T_229, _T_230) @[Bitwise.scala 103:75] + node _T_232 = or(_T_227, _T_231) @[Bitwise.scala 103:39] + node _T_233 = bits(_T_225, 6, 0) @[Bitwise.scala 102:28] + node _T_234 = shl(_T_233, 1) @[Bitwise.scala 102:47] + node _T_235 = xor(_T_225, _T_234) @[Bitwise.scala 102:21] + node _T_236 = shr(_T_232, 1) @[Bitwise.scala 103:21] + node _T_237 = and(_T_236, _T_235) @[Bitwise.scala 103:31] + node _T_238 = bits(_T_232, 6, 0) @[Bitwise.scala 103:46] + node _T_239 = shl(_T_238, 1) @[Bitwise.scala 103:65] + node _T_240 = not(_T_235) @[Bitwise.scala 103:77] + node _T_241 = and(_T_239, _T_240) @[Bitwise.scala 103:75] + node _T_242 = or(_T_237, _T_241) @[Bitwise.scala 103:39] + node _T_243 = bits(stbuf_fwdbyteen_r, 5, 5) @[lsu_dccm_ctl.scala 138:95] + node _T_244 = bits(_T_243, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_245 = bits(stbuf_fwddata_r, 47, 40) @[lsu_dccm_ctl.scala 138:121] + node _T_246 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_247 = bits(picm_rd_data_r, 47, 40) @[lsu_dccm_ctl.scala 138:178] + node _T_248 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_249 = mux(_T_248, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_250 = bits(dccm_rdata_corr_r, 47, 40) @[lsu_dccm_ctl.scala 138:238] + node _T_251 = and(_T_249, _T_250) @[lsu_dccm_ctl.scala 138:219] + node _T_252 = mux(_T_246, _T_247, _T_251) @[lsu_dccm_ctl.scala 138:139] + node _T_253 = mux(_T_244, _T_245, _T_252) @[lsu_dccm_ctl.scala 138:77] + node _T_254 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_255 = xor(UInt<8>("h0ff"), _T_254) @[Bitwise.scala 102:21] + node _T_256 = shr(_T_253, 4) @[Bitwise.scala 103:21] + node _T_257 = and(_T_256, _T_255) @[Bitwise.scala 103:31] + node _T_258 = bits(_T_253, 3, 0) @[Bitwise.scala 103:46] + node _T_259 = shl(_T_258, 4) @[Bitwise.scala 103:65] + node _T_260 = not(_T_255) @[Bitwise.scala 103:77] + node _T_261 = and(_T_259, _T_260) @[Bitwise.scala 103:75] + node _T_262 = or(_T_257, _T_261) @[Bitwise.scala 103:39] + node _T_263 = bits(_T_255, 5, 0) @[Bitwise.scala 102:28] + node _T_264 = shl(_T_263, 2) @[Bitwise.scala 102:47] + node _T_265 = xor(_T_255, _T_264) @[Bitwise.scala 102:21] + node _T_266 = shr(_T_262, 2) @[Bitwise.scala 103:21] + node _T_267 = and(_T_266, _T_265) @[Bitwise.scala 103:31] + node _T_268 = bits(_T_262, 5, 0) @[Bitwise.scala 103:46] + node _T_269 = shl(_T_268, 2) @[Bitwise.scala 103:65] + node _T_270 = not(_T_265) @[Bitwise.scala 103:77] + node _T_271 = and(_T_269, _T_270) @[Bitwise.scala 103:75] + node _T_272 = or(_T_267, _T_271) @[Bitwise.scala 103:39] + node _T_273 = bits(_T_265, 6, 0) @[Bitwise.scala 102:28] + node _T_274 = shl(_T_273, 1) @[Bitwise.scala 102:47] + node _T_275 = xor(_T_265, _T_274) @[Bitwise.scala 102:21] + node _T_276 = shr(_T_272, 1) @[Bitwise.scala 103:21] + node _T_277 = and(_T_276, _T_275) @[Bitwise.scala 103:31] + node _T_278 = bits(_T_272, 6, 0) @[Bitwise.scala 103:46] + node _T_279 = shl(_T_278, 1) @[Bitwise.scala 103:65] + node _T_280 = not(_T_275) @[Bitwise.scala 103:77] + node _T_281 = and(_T_279, _T_280) @[Bitwise.scala 103:75] + node _T_282 = or(_T_277, _T_281) @[Bitwise.scala 103:39] + node _T_283 = bits(stbuf_fwdbyteen_r, 6, 6) @[lsu_dccm_ctl.scala 138:95] + node _T_284 = bits(_T_283, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_285 = bits(stbuf_fwddata_r, 55, 48) @[lsu_dccm_ctl.scala 138:121] + node _T_286 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_287 = bits(picm_rd_data_r, 55, 48) @[lsu_dccm_ctl.scala 138:178] + node _T_288 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_289 = mux(_T_288, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_290 = bits(dccm_rdata_corr_r, 55, 48) @[lsu_dccm_ctl.scala 138:238] + node _T_291 = and(_T_289, _T_290) @[lsu_dccm_ctl.scala 138:219] + node _T_292 = mux(_T_286, _T_287, _T_291) @[lsu_dccm_ctl.scala 138:139] + node _T_293 = mux(_T_284, _T_285, _T_292) @[lsu_dccm_ctl.scala 138:77] + node _T_294 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_295 = xor(UInt<8>("h0ff"), _T_294) @[Bitwise.scala 102:21] + node _T_296 = shr(_T_293, 4) @[Bitwise.scala 103:21] + node _T_297 = and(_T_296, _T_295) @[Bitwise.scala 103:31] + node _T_298 = bits(_T_293, 3, 0) @[Bitwise.scala 103:46] + node _T_299 = shl(_T_298, 4) @[Bitwise.scala 103:65] + node _T_300 = not(_T_295) @[Bitwise.scala 103:77] + node _T_301 = and(_T_299, _T_300) @[Bitwise.scala 103:75] + node _T_302 = or(_T_297, _T_301) @[Bitwise.scala 103:39] + node _T_303 = bits(_T_295, 5, 0) @[Bitwise.scala 102:28] + node _T_304 = shl(_T_303, 2) @[Bitwise.scala 102:47] + node _T_305 = xor(_T_295, _T_304) @[Bitwise.scala 102:21] + node _T_306 = shr(_T_302, 2) @[Bitwise.scala 103:21] + node _T_307 = and(_T_306, _T_305) @[Bitwise.scala 103:31] + node _T_308 = bits(_T_302, 5, 0) @[Bitwise.scala 103:46] + node _T_309 = shl(_T_308, 2) @[Bitwise.scala 103:65] + node _T_310 = not(_T_305) @[Bitwise.scala 103:77] + node _T_311 = and(_T_309, _T_310) @[Bitwise.scala 103:75] + node _T_312 = or(_T_307, _T_311) @[Bitwise.scala 103:39] + node _T_313 = bits(_T_305, 6, 0) @[Bitwise.scala 102:28] + node _T_314 = shl(_T_313, 1) @[Bitwise.scala 102:47] + node _T_315 = xor(_T_305, _T_314) @[Bitwise.scala 102:21] + node _T_316 = shr(_T_312, 1) @[Bitwise.scala 103:21] + node _T_317 = and(_T_316, _T_315) @[Bitwise.scala 103:31] + node _T_318 = bits(_T_312, 6, 0) @[Bitwise.scala 103:46] + node _T_319 = shl(_T_318, 1) @[Bitwise.scala 103:65] + node _T_320 = not(_T_315) @[Bitwise.scala 103:77] + node _T_321 = and(_T_319, _T_320) @[Bitwise.scala 103:75] + node _T_322 = or(_T_317, _T_321) @[Bitwise.scala 103:39] + node _T_323 = bits(stbuf_fwdbyteen_r, 7, 7) @[lsu_dccm_ctl.scala 138:95] + node _T_324 = bits(_T_323, 0, 0) @[lsu_dccm_ctl.scala 138:99] + node _T_325 = bits(stbuf_fwddata_r, 63, 56) @[lsu_dccm_ctl.scala 138:121] + node _T_326 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 138:157] + node _T_327 = bits(picm_rd_data_r, 63, 56) @[lsu_dccm_ctl.scala 138:178] + node _T_328 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_329 = mux(_T_328, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_330 = bits(dccm_rdata_corr_r, 63, 56) @[lsu_dccm_ctl.scala 138:238] + node _T_331 = and(_T_329, _T_330) @[lsu_dccm_ctl.scala 138:219] + node _T_332 = mux(_T_326, _T_327, _T_331) @[lsu_dccm_ctl.scala 138:139] + node _T_333 = mux(_T_324, _T_325, _T_332) @[lsu_dccm_ctl.scala 138:77] + node _T_334 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_335 = xor(UInt<8>("h0ff"), _T_334) @[Bitwise.scala 102:21] + node _T_336 = shr(_T_333, 4) @[Bitwise.scala 103:21] + node _T_337 = and(_T_336, _T_335) @[Bitwise.scala 103:31] + node _T_338 = bits(_T_333, 3, 0) @[Bitwise.scala 103:46] + node _T_339 = shl(_T_338, 4) @[Bitwise.scala 103:65] + node _T_340 = not(_T_335) @[Bitwise.scala 103:77] + node _T_341 = and(_T_339, _T_340) @[Bitwise.scala 103:75] + node _T_342 = or(_T_337, _T_341) @[Bitwise.scala 103:39] + node _T_343 = bits(_T_335, 5, 0) @[Bitwise.scala 102:28] + node _T_344 = shl(_T_343, 2) @[Bitwise.scala 102:47] + node _T_345 = xor(_T_335, _T_344) @[Bitwise.scala 102:21] + node _T_346 = shr(_T_342, 2) @[Bitwise.scala 103:21] + node _T_347 = and(_T_346, _T_345) @[Bitwise.scala 103:31] + node _T_348 = bits(_T_342, 5, 0) @[Bitwise.scala 103:46] + node _T_349 = shl(_T_348, 2) @[Bitwise.scala 103:65] + node _T_350 = not(_T_345) @[Bitwise.scala 103:77] + node _T_351 = and(_T_349, _T_350) @[Bitwise.scala 103:75] + node _T_352 = or(_T_347, _T_351) @[Bitwise.scala 103:39] + node _T_353 = bits(_T_345, 6, 0) @[Bitwise.scala 102:28] + node _T_354 = shl(_T_353, 1) @[Bitwise.scala 102:47] + node _T_355 = xor(_T_345, _T_354) @[Bitwise.scala 102:21] + node _T_356 = shr(_T_352, 1) @[Bitwise.scala 103:21] + node _T_357 = and(_T_356, _T_355) @[Bitwise.scala 103:31] + node _T_358 = bits(_T_352, 6, 0) @[Bitwise.scala 103:46] + node _T_359 = shl(_T_358, 1) @[Bitwise.scala 103:65] + node _T_360 = not(_T_355) @[Bitwise.scala 103:77] + node _T_361 = and(_T_359, _T_360) @[Bitwise.scala 103:75] + node _T_362 = or(_T_357, _T_361) @[Bitwise.scala 103:39] + wire _T_363 : UInt<8>[8] @[lsu_dccm_ctl.scala 138:61] + _T_363[0] <= _T_82 @[lsu_dccm_ctl.scala 138:61] + _T_363[1] <= _T_122 @[lsu_dccm_ctl.scala 138:61] + _T_363[2] <= _T_162 @[lsu_dccm_ctl.scala 138:61] + _T_363[3] <= _T_202 @[lsu_dccm_ctl.scala 138:61] + _T_363[4] <= _T_242 @[lsu_dccm_ctl.scala 138:61] + _T_363[5] <= _T_282 @[lsu_dccm_ctl.scala 138:61] + _T_363[6] <= _T_322 @[lsu_dccm_ctl.scala 138:61] + _T_363[7] <= _T_362 @[lsu_dccm_ctl.scala 138:61] + node _T_364 = cat(_T_363[6], _T_363[7]) @[Cat.scala 29:58] + node _T_365 = cat(_T_363[4], _T_363[5]) @[Cat.scala 29:58] + node _T_366 = cat(_T_365, _T_364) @[Cat.scala 29:58] + node _T_367 = cat(_T_363[2], _T_363[3]) @[Cat.scala 29:58] + node _T_368 = cat(_T_363[0], _T_363[1]) @[Cat.scala 29:58] + node _T_369 = cat(_T_368, _T_367) @[Cat.scala 29:58] + node _T_370 = cat(_T_369, _T_366) @[Cat.scala 29:58] + node _T_371 = shl(UInt<32>("h0ffffffff"), 32) @[Bitwise.scala 102:47] + node _T_372 = xor(UInt<64>("h0ffffffffffffffff"), _T_371) @[Bitwise.scala 102:21] + node _T_373 = shr(_T_370, 32) @[Bitwise.scala 103:21] + node _T_374 = and(_T_373, _T_372) @[Bitwise.scala 103:31] + node _T_375 = bits(_T_370, 31, 0) @[Bitwise.scala 103:46] + node _T_376 = shl(_T_375, 32) @[Bitwise.scala 103:65] + node _T_377 = not(_T_372) @[Bitwise.scala 103:77] + node _T_378 = and(_T_376, _T_377) @[Bitwise.scala 103:75] + node _T_379 = or(_T_374, _T_378) @[Bitwise.scala 103:39] + node _T_380 = bits(_T_372, 47, 0) @[Bitwise.scala 102:28] + node _T_381 = shl(_T_380, 16) @[Bitwise.scala 102:47] + node _T_382 = xor(_T_372, _T_381) @[Bitwise.scala 102:21] + node _T_383 = shr(_T_379, 16) @[Bitwise.scala 103:21] + node _T_384 = and(_T_383, _T_382) @[Bitwise.scala 103:31] + node _T_385 = bits(_T_379, 47, 0) @[Bitwise.scala 103:46] + node _T_386 = shl(_T_385, 16) @[Bitwise.scala 103:65] + node _T_387 = not(_T_382) @[Bitwise.scala 103:77] + node _T_388 = and(_T_386, _T_387) @[Bitwise.scala 103:75] + node _T_389 = or(_T_384, _T_388) @[Bitwise.scala 103:39] + node _T_390 = bits(_T_382, 55, 0) @[Bitwise.scala 102:28] + node _T_391 = shl(_T_390, 8) @[Bitwise.scala 102:47] + node _T_392 = xor(_T_382, _T_391) @[Bitwise.scala 102:21] + node _T_393 = shr(_T_389, 8) @[Bitwise.scala 103:21] + node _T_394 = and(_T_393, _T_392) @[Bitwise.scala 103:31] + node _T_395 = bits(_T_389, 55, 0) @[Bitwise.scala 103:46] + node _T_396 = shl(_T_395, 8) @[Bitwise.scala 103:65] + node _T_397 = not(_T_392) @[Bitwise.scala 103:77] + node _T_398 = and(_T_396, _T_397) @[Bitwise.scala 103:75] + node _T_399 = or(_T_394, _T_398) @[Bitwise.scala 103:39] + node _T_400 = bits(_T_392, 59, 0) @[Bitwise.scala 102:28] + node _T_401 = shl(_T_400, 4) @[Bitwise.scala 102:47] + node _T_402 = xor(_T_392, _T_401) @[Bitwise.scala 102:21] + node _T_403 = shr(_T_399, 4) @[Bitwise.scala 103:21] + node _T_404 = and(_T_403, _T_402) @[Bitwise.scala 103:31] + node _T_405 = bits(_T_399, 59, 0) @[Bitwise.scala 103:46] + node _T_406 = shl(_T_405, 4) @[Bitwise.scala 103:65] + node _T_407 = not(_T_402) @[Bitwise.scala 103:77] + node _T_408 = and(_T_406, _T_407) @[Bitwise.scala 103:75] + node _T_409 = or(_T_404, _T_408) @[Bitwise.scala 103:39] + node _T_410 = bits(_T_402, 61, 0) @[Bitwise.scala 102:28] + node _T_411 = shl(_T_410, 2) @[Bitwise.scala 102:47] + node _T_412 = xor(_T_402, _T_411) @[Bitwise.scala 102:21] + node _T_413 = shr(_T_409, 2) @[Bitwise.scala 103:21] + node _T_414 = and(_T_413, _T_412) @[Bitwise.scala 103:31] + node _T_415 = bits(_T_409, 61, 0) @[Bitwise.scala 103:46] + node _T_416 = shl(_T_415, 2) @[Bitwise.scala 103:65] + node _T_417 = not(_T_412) @[Bitwise.scala 103:77] + node _T_418 = and(_T_416, _T_417) @[Bitwise.scala 103:75] + node _T_419 = or(_T_414, _T_418) @[Bitwise.scala 103:39] + node _T_420 = bits(_T_412, 62, 0) @[Bitwise.scala 102:28] + node _T_421 = shl(_T_420, 1) @[Bitwise.scala 102:47] + node _T_422 = xor(_T_412, _T_421) @[Bitwise.scala 102:21] + node _T_423 = shr(_T_419, 1) @[Bitwise.scala 103:21] + node _T_424 = and(_T_423, _T_422) @[Bitwise.scala 103:31] + node _T_425 = bits(_T_419, 62, 0) @[Bitwise.scala 103:46] + node _T_426 = shl(_T_425, 1) @[Bitwise.scala 103:65] + node _T_427 = not(_T_422) @[Bitwise.scala 103:77] + node _T_428 = and(_T_426, _T_427) @[Bitwise.scala 103:75] + node _T_429 = or(_T_424, _T_428) @[Bitwise.scala 103:39] + lsu_rdata_corr_r <= _T_429 @[lsu_dccm_ctl.scala 138:27] + node _T_430 = bits(stbuf_fwdbyteen_r, 0, 0) @[lsu_dccm_ctl.scala 139:95] + node _T_431 = bits(_T_430, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_432 = bits(stbuf_fwddata_r, 7, 0) @[lsu_dccm_ctl.scala 139:121] + node _T_433 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_434 = bits(picm_rd_data_r, 7, 0) @[lsu_dccm_ctl.scala 139:178] + node _T_435 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_436 = mux(_T_435, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_437 = bits(dccm_rdata_r, 7, 0) @[lsu_dccm_ctl.scala 139:233] + node _T_438 = and(_T_436, _T_437) @[lsu_dccm_ctl.scala 139:219] + node _T_439 = mux(_T_433, _T_434, _T_438) @[lsu_dccm_ctl.scala 139:139] + node _T_440 = mux(_T_431, _T_432, _T_439) @[lsu_dccm_ctl.scala 139:77] + node _T_441 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_442 = xor(UInt<8>("h0ff"), _T_441) @[Bitwise.scala 102:21] + node _T_443 = shr(_T_440, 4) @[Bitwise.scala 103:21] + node _T_444 = and(_T_443, _T_442) @[Bitwise.scala 103:31] + node _T_445 = bits(_T_440, 3, 0) @[Bitwise.scala 103:46] + node _T_446 = shl(_T_445, 4) @[Bitwise.scala 103:65] + node _T_447 = not(_T_442) @[Bitwise.scala 103:77] + node _T_448 = and(_T_446, _T_447) @[Bitwise.scala 103:75] + node _T_449 = or(_T_444, _T_448) @[Bitwise.scala 103:39] + node _T_450 = bits(_T_442, 5, 0) @[Bitwise.scala 102:28] + node _T_451 = shl(_T_450, 2) @[Bitwise.scala 102:47] + node _T_452 = xor(_T_442, _T_451) @[Bitwise.scala 102:21] + node _T_453 = shr(_T_449, 2) @[Bitwise.scala 103:21] + node _T_454 = and(_T_453, _T_452) @[Bitwise.scala 103:31] + node _T_455 = bits(_T_449, 5, 0) @[Bitwise.scala 103:46] + node _T_456 = shl(_T_455, 2) @[Bitwise.scala 103:65] + node _T_457 = not(_T_452) @[Bitwise.scala 103:77] + node _T_458 = and(_T_456, _T_457) @[Bitwise.scala 103:75] + node _T_459 = or(_T_454, _T_458) @[Bitwise.scala 103:39] + node _T_460 = bits(_T_452, 6, 0) @[Bitwise.scala 102:28] + node _T_461 = shl(_T_460, 1) @[Bitwise.scala 102:47] + node _T_462 = xor(_T_452, _T_461) @[Bitwise.scala 102:21] + node _T_463 = shr(_T_459, 1) @[Bitwise.scala 103:21] + node _T_464 = and(_T_463, _T_462) @[Bitwise.scala 103:31] + node _T_465 = bits(_T_459, 6, 0) @[Bitwise.scala 103:46] + node _T_466 = shl(_T_465, 1) @[Bitwise.scala 103:65] + node _T_467 = not(_T_462) @[Bitwise.scala 103:77] + node _T_468 = and(_T_466, _T_467) @[Bitwise.scala 103:75] + node _T_469 = or(_T_464, _T_468) @[Bitwise.scala 103:39] + node _T_470 = bits(stbuf_fwdbyteen_r, 1, 1) @[lsu_dccm_ctl.scala 139:95] + node _T_471 = bits(_T_470, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_472 = bits(stbuf_fwddata_r, 15, 8) @[lsu_dccm_ctl.scala 139:121] + node _T_473 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_474 = bits(picm_rd_data_r, 15, 8) @[lsu_dccm_ctl.scala 139:178] + node _T_475 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_476 = mux(_T_475, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_477 = bits(dccm_rdata_r, 15, 8) @[lsu_dccm_ctl.scala 139:233] + node _T_478 = and(_T_476, _T_477) @[lsu_dccm_ctl.scala 139:219] + node _T_479 = mux(_T_473, _T_474, _T_478) @[lsu_dccm_ctl.scala 139:139] + node _T_480 = mux(_T_471, _T_472, _T_479) @[lsu_dccm_ctl.scala 139:77] + node _T_481 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_482 = xor(UInt<8>("h0ff"), _T_481) @[Bitwise.scala 102:21] + node _T_483 = shr(_T_480, 4) @[Bitwise.scala 103:21] + node _T_484 = and(_T_483, _T_482) @[Bitwise.scala 103:31] + node _T_485 = bits(_T_480, 3, 0) @[Bitwise.scala 103:46] + node _T_486 = shl(_T_485, 4) @[Bitwise.scala 103:65] + node _T_487 = not(_T_482) @[Bitwise.scala 103:77] + node _T_488 = and(_T_486, _T_487) @[Bitwise.scala 103:75] + node _T_489 = or(_T_484, _T_488) @[Bitwise.scala 103:39] + node _T_490 = bits(_T_482, 5, 0) @[Bitwise.scala 102:28] + node _T_491 = shl(_T_490, 2) @[Bitwise.scala 102:47] + node _T_492 = xor(_T_482, _T_491) @[Bitwise.scala 102:21] + node _T_493 = shr(_T_489, 2) @[Bitwise.scala 103:21] + node _T_494 = and(_T_493, _T_492) @[Bitwise.scala 103:31] + node _T_495 = bits(_T_489, 5, 0) @[Bitwise.scala 103:46] + node _T_496 = shl(_T_495, 2) @[Bitwise.scala 103:65] + node _T_497 = not(_T_492) @[Bitwise.scala 103:77] + node _T_498 = and(_T_496, _T_497) @[Bitwise.scala 103:75] + node _T_499 = or(_T_494, _T_498) @[Bitwise.scala 103:39] + node _T_500 = bits(_T_492, 6, 0) @[Bitwise.scala 102:28] + node _T_501 = shl(_T_500, 1) @[Bitwise.scala 102:47] + node _T_502 = xor(_T_492, _T_501) @[Bitwise.scala 102:21] + node _T_503 = shr(_T_499, 1) @[Bitwise.scala 103:21] + node _T_504 = and(_T_503, _T_502) @[Bitwise.scala 103:31] + node _T_505 = bits(_T_499, 6, 0) @[Bitwise.scala 103:46] + node _T_506 = shl(_T_505, 1) @[Bitwise.scala 103:65] + node _T_507 = not(_T_502) @[Bitwise.scala 103:77] + node _T_508 = and(_T_506, _T_507) @[Bitwise.scala 103:75] + node _T_509 = or(_T_504, _T_508) @[Bitwise.scala 103:39] + node _T_510 = bits(stbuf_fwdbyteen_r, 2, 2) @[lsu_dccm_ctl.scala 139:95] + node _T_511 = bits(_T_510, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_512 = bits(stbuf_fwddata_r, 23, 16) @[lsu_dccm_ctl.scala 139:121] + node _T_513 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_514 = bits(picm_rd_data_r, 23, 16) @[lsu_dccm_ctl.scala 139:178] + node _T_515 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_516 = mux(_T_515, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_517 = bits(dccm_rdata_r, 23, 16) @[lsu_dccm_ctl.scala 139:233] + node _T_518 = and(_T_516, _T_517) @[lsu_dccm_ctl.scala 139:219] + node _T_519 = mux(_T_513, _T_514, _T_518) @[lsu_dccm_ctl.scala 139:139] + node _T_520 = mux(_T_511, _T_512, _T_519) @[lsu_dccm_ctl.scala 139:77] + node _T_521 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_522 = xor(UInt<8>("h0ff"), _T_521) @[Bitwise.scala 102:21] + node _T_523 = shr(_T_520, 4) @[Bitwise.scala 103:21] + node _T_524 = and(_T_523, _T_522) @[Bitwise.scala 103:31] + node _T_525 = bits(_T_520, 3, 0) @[Bitwise.scala 103:46] + node _T_526 = shl(_T_525, 4) @[Bitwise.scala 103:65] + node _T_527 = not(_T_522) @[Bitwise.scala 103:77] + node _T_528 = and(_T_526, _T_527) @[Bitwise.scala 103:75] + node _T_529 = or(_T_524, _T_528) @[Bitwise.scala 103:39] + node _T_530 = bits(_T_522, 5, 0) @[Bitwise.scala 102:28] + node _T_531 = shl(_T_530, 2) @[Bitwise.scala 102:47] + node _T_532 = xor(_T_522, _T_531) @[Bitwise.scala 102:21] + node _T_533 = shr(_T_529, 2) @[Bitwise.scala 103:21] + node _T_534 = and(_T_533, _T_532) @[Bitwise.scala 103:31] + node _T_535 = bits(_T_529, 5, 0) @[Bitwise.scala 103:46] + node _T_536 = shl(_T_535, 2) @[Bitwise.scala 103:65] + node _T_537 = not(_T_532) @[Bitwise.scala 103:77] + node _T_538 = and(_T_536, _T_537) @[Bitwise.scala 103:75] + node _T_539 = or(_T_534, _T_538) @[Bitwise.scala 103:39] + node _T_540 = bits(_T_532, 6, 0) @[Bitwise.scala 102:28] + node _T_541 = shl(_T_540, 1) @[Bitwise.scala 102:47] + node _T_542 = xor(_T_532, _T_541) @[Bitwise.scala 102:21] + node _T_543 = shr(_T_539, 1) @[Bitwise.scala 103:21] + node _T_544 = and(_T_543, _T_542) @[Bitwise.scala 103:31] + node _T_545 = bits(_T_539, 6, 0) @[Bitwise.scala 103:46] + node _T_546 = shl(_T_545, 1) @[Bitwise.scala 103:65] + node _T_547 = not(_T_542) @[Bitwise.scala 103:77] + node _T_548 = and(_T_546, _T_547) @[Bitwise.scala 103:75] + node _T_549 = or(_T_544, _T_548) @[Bitwise.scala 103:39] + node _T_550 = bits(stbuf_fwdbyteen_r, 3, 3) @[lsu_dccm_ctl.scala 139:95] + node _T_551 = bits(_T_550, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_552 = bits(stbuf_fwddata_r, 31, 24) @[lsu_dccm_ctl.scala 139:121] + node _T_553 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_554 = bits(picm_rd_data_r, 31, 24) @[lsu_dccm_ctl.scala 139:178] + node _T_555 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_556 = mux(_T_555, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_557 = bits(dccm_rdata_r, 31, 24) @[lsu_dccm_ctl.scala 139:233] + node _T_558 = and(_T_556, _T_557) @[lsu_dccm_ctl.scala 139:219] + node _T_559 = mux(_T_553, _T_554, _T_558) @[lsu_dccm_ctl.scala 139:139] + node _T_560 = mux(_T_551, _T_552, _T_559) @[lsu_dccm_ctl.scala 139:77] + node _T_561 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_562 = xor(UInt<8>("h0ff"), _T_561) @[Bitwise.scala 102:21] + node _T_563 = shr(_T_560, 4) @[Bitwise.scala 103:21] + node _T_564 = and(_T_563, _T_562) @[Bitwise.scala 103:31] + node _T_565 = bits(_T_560, 3, 0) @[Bitwise.scala 103:46] + node _T_566 = shl(_T_565, 4) @[Bitwise.scala 103:65] + node _T_567 = not(_T_562) @[Bitwise.scala 103:77] + node _T_568 = and(_T_566, _T_567) @[Bitwise.scala 103:75] + node _T_569 = or(_T_564, _T_568) @[Bitwise.scala 103:39] + node _T_570 = bits(_T_562, 5, 0) @[Bitwise.scala 102:28] + node _T_571 = shl(_T_570, 2) @[Bitwise.scala 102:47] + node _T_572 = xor(_T_562, _T_571) @[Bitwise.scala 102:21] + node _T_573 = shr(_T_569, 2) @[Bitwise.scala 103:21] + node _T_574 = and(_T_573, _T_572) @[Bitwise.scala 103:31] + node _T_575 = bits(_T_569, 5, 0) @[Bitwise.scala 103:46] + node _T_576 = shl(_T_575, 2) @[Bitwise.scala 103:65] + node _T_577 = not(_T_572) @[Bitwise.scala 103:77] + node _T_578 = and(_T_576, _T_577) @[Bitwise.scala 103:75] + node _T_579 = or(_T_574, _T_578) @[Bitwise.scala 103:39] + node _T_580 = bits(_T_572, 6, 0) @[Bitwise.scala 102:28] + node _T_581 = shl(_T_580, 1) @[Bitwise.scala 102:47] + node _T_582 = xor(_T_572, _T_581) @[Bitwise.scala 102:21] + node _T_583 = shr(_T_579, 1) @[Bitwise.scala 103:21] + node _T_584 = and(_T_583, _T_582) @[Bitwise.scala 103:31] + node _T_585 = bits(_T_579, 6, 0) @[Bitwise.scala 103:46] + node _T_586 = shl(_T_585, 1) @[Bitwise.scala 103:65] + node _T_587 = not(_T_582) @[Bitwise.scala 103:77] + node _T_588 = and(_T_586, _T_587) @[Bitwise.scala 103:75] + node _T_589 = or(_T_584, _T_588) @[Bitwise.scala 103:39] + node _T_590 = bits(stbuf_fwdbyteen_r, 4, 4) @[lsu_dccm_ctl.scala 139:95] + node _T_591 = bits(_T_590, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_592 = bits(stbuf_fwddata_r, 39, 32) @[lsu_dccm_ctl.scala 139:121] + node _T_593 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_594 = bits(picm_rd_data_r, 39, 32) @[lsu_dccm_ctl.scala 139:178] + node _T_595 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_596 = mux(_T_595, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_597 = bits(dccm_rdata_r, 39, 32) @[lsu_dccm_ctl.scala 139:233] + node _T_598 = and(_T_596, _T_597) @[lsu_dccm_ctl.scala 139:219] + node _T_599 = mux(_T_593, _T_594, _T_598) @[lsu_dccm_ctl.scala 139:139] + node _T_600 = mux(_T_591, _T_592, _T_599) @[lsu_dccm_ctl.scala 139:77] + node _T_601 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_602 = xor(UInt<8>("h0ff"), _T_601) @[Bitwise.scala 102:21] + node _T_603 = shr(_T_600, 4) @[Bitwise.scala 103:21] + node _T_604 = and(_T_603, _T_602) @[Bitwise.scala 103:31] + node _T_605 = bits(_T_600, 3, 0) @[Bitwise.scala 103:46] + node _T_606 = shl(_T_605, 4) @[Bitwise.scala 103:65] + node _T_607 = not(_T_602) @[Bitwise.scala 103:77] + node _T_608 = and(_T_606, _T_607) @[Bitwise.scala 103:75] + node _T_609 = or(_T_604, _T_608) @[Bitwise.scala 103:39] + node _T_610 = bits(_T_602, 5, 0) @[Bitwise.scala 102:28] + node _T_611 = shl(_T_610, 2) @[Bitwise.scala 102:47] + node _T_612 = xor(_T_602, _T_611) @[Bitwise.scala 102:21] + node _T_613 = shr(_T_609, 2) @[Bitwise.scala 103:21] + node _T_614 = and(_T_613, _T_612) @[Bitwise.scala 103:31] + node _T_615 = bits(_T_609, 5, 0) @[Bitwise.scala 103:46] + node _T_616 = shl(_T_615, 2) @[Bitwise.scala 103:65] + node _T_617 = not(_T_612) @[Bitwise.scala 103:77] + node _T_618 = and(_T_616, _T_617) @[Bitwise.scala 103:75] + node _T_619 = or(_T_614, _T_618) @[Bitwise.scala 103:39] + node _T_620 = bits(_T_612, 6, 0) @[Bitwise.scala 102:28] + node _T_621 = shl(_T_620, 1) @[Bitwise.scala 102:47] + node _T_622 = xor(_T_612, _T_621) @[Bitwise.scala 102:21] + node _T_623 = shr(_T_619, 1) @[Bitwise.scala 103:21] + node _T_624 = and(_T_623, _T_622) @[Bitwise.scala 103:31] + node _T_625 = bits(_T_619, 6, 0) @[Bitwise.scala 103:46] + node _T_626 = shl(_T_625, 1) @[Bitwise.scala 103:65] + node _T_627 = not(_T_622) @[Bitwise.scala 103:77] + node _T_628 = and(_T_626, _T_627) @[Bitwise.scala 103:75] + node _T_629 = or(_T_624, _T_628) @[Bitwise.scala 103:39] + node _T_630 = bits(stbuf_fwdbyteen_r, 5, 5) @[lsu_dccm_ctl.scala 139:95] + node _T_631 = bits(_T_630, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_632 = bits(stbuf_fwddata_r, 47, 40) @[lsu_dccm_ctl.scala 139:121] + node _T_633 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_634 = bits(picm_rd_data_r, 47, 40) @[lsu_dccm_ctl.scala 139:178] + node _T_635 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_636 = mux(_T_635, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_637 = bits(dccm_rdata_r, 47, 40) @[lsu_dccm_ctl.scala 139:233] + node _T_638 = and(_T_636, _T_637) @[lsu_dccm_ctl.scala 139:219] + node _T_639 = mux(_T_633, _T_634, _T_638) @[lsu_dccm_ctl.scala 139:139] + node _T_640 = mux(_T_631, _T_632, _T_639) @[lsu_dccm_ctl.scala 139:77] + node _T_641 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_642 = xor(UInt<8>("h0ff"), _T_641) @[Bitwise.scala 102:21] + node _T_643 = shr(_T_640, 4) @[Bitwise.scala 103:21] + node _T_644 = and(_T_643, _T_642) @[Bitwise.scala 103:31] + node _T_645 = bits(_T_640, 3, 0) @[Bitwise.scala 103:46] + node _T_646 = shl(_T_645, 4) @[Bitwise.scala 103:65] + node _T_647 = not(_T_642) @[Bitwise.scala 103:77] + node _T_648 = and(_T_646, _T_647) @[Bitwise.scala 103:75] + node _T_649 = or(_T_644, _T_648) @[Bitwise.scala 103:39] + node _T_650 = bits(_T_642, 5, 0) @[Bitwise.scala 102:28] + node _T_651 = shl(_T_650, 2) @[Bitwise.scala 102:47] + node _T_652 = xor(_T_642, _T_651) @[Bitwise.scala 102:21] + node _T_653 = shr(_T_649, 2) @[Bitwise.scala 103:21] + node _T_654 = and(_T_653, _T_652) @[Bitwise.scala 103:31] + node _T_655 = bits(_T_649, 5, 0) @[Bitwise.scala 103:46] + node _T_656 = shl(_T_655, 2) @[Bitwise.scala 103:65] + node _T_657 = not(_T_652) @[Bitwise.scala 103:77] + node _T_658 = and(_T_656, _T_657) @[Bitwise.scala 103:75] + node _T_659 = or(_T_654, _T_658) @[Bitwise.scala 103:39] + node _T_660 = bits(_T_652, 6, 0) @[Bitwise.scala 102:28] + node _T_661 = shl(_T_660, 1) @[Bitwise.scala 102:47] + node _T_662 = xor(_T_652, _T_661) @[Bitwise.scala 102:21] + node _T_663 = shr(_T_659, 1) @[Bitwise.scala 103:21] + node _T_664 = and(_T_663, _T_662) @[Bitwise.scala 103:31] + node _T_665 = bits(_T_659, 6, 0) @[Bitwise.scala 103:46] + node _T_666 = shl(_T_665, 1) @[Bitwise.scala 103:65] + node _T_667 = not(_T_662) @[Bitwise.scala 103:77] + node _T_668 = and(_T_666, _T_667) @[Bitwise.scala 103:75] + node _T_669 = or(_T_664, _T_668) @[Bitwise.scala 103:39] + node _T_670 = bits(stbuf_fwdbyteen_r, 6, 6) @[lsu_dccm_ctl.scala 139:95] + node _T_671 = bits(_T_670, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_672 = bits(stbuf_fwddata_r, 55, 48) @[lsu_dccm_ctl.scala 139:121] + node _T_673 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_674 = bits(picm_rd_data_r, 55, 48) @[lsu_dccm_ctl.scala 139:178] + node _T_675 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_676 = mux(_T_675, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_677 = bits(dccm_rdata_r, 55, 48) @[lsu_dccm_ctl.scala 139:233] + node _T_678 = and(_T_676, _T_677) @[lsu_dccm_ctl.scala 139:219] + node _T_679 = mux(_T_673, _T_674, _T_678) @[lsu_dccm_ctl.scala 139:139] + node _T_680 = mux(_T_671, _T_672, _T_679) @[lsu_dccm_ctl.scala 139:77] + node _T_681 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_682 = xor(UInt<8>("h0ff"), _T_681) @[Bitwise.scala 102:21] + node _T_683 = shr(_T_680, 4) @[Bitwise.scala 103:21] + node _T_684 = and(_T_683, _T_682) @[Bitwise.scala 103:31] + node _T_685 = bits(_T_680, 3, 0) @[Bitwise.scala 103:46] + node _T_686 = shl(_T_685, 4) @[Bitwise.scala 103:65] + node _T_687 = not(_T_682) @[Bitwise.scala 103:77] + node _T_688 = and(_T_686, _T_687) @[Bitwise.scala 103:75] + node _T_689 = or(_T_684, _T_688) @[Bitwise.scala 103:39] + node _T_690 = bits(_T_682, 5, 0) @[Bitwise.scala 102:28] + node _T_691 = shl(_T_690, 2) @[Bitwise.scala 102:47] + node _T_692 = xor(_T_682, _T_691) @[Bitwise.scala 102:21] + node _T_693 = shr(_T_689, 2) @[Bitwise.scala 103:21] + node _T_694 = and(_T_693, _T_692) @[Bitwise.scala 103:31] + node _T_695 = bits(_T_689, 5, 0) @[Bitwise.scala 103:46] + node _T_696 = shl(_T_695, 2) @[Bitwise.scala 103:65] + node _T_697 = not(_T_692) @[Bitwise.scala 103:77] + node _T_698 = and(_T_696, _T_697) @[Bitwise.scala 103:75] + node _T_699 = or(_T_694, _T_698) @[Bitwise.scala 103:39] + node _T_700 = bits(_T_692, 6, 0) @[Bitwise.scala 102:28] + node _T_701 = shl(_T_700, 1) @[Bitwise.scala 102:47] + node _T_702 = xor(_T_692, _T_701) @[Bitwise.scala 102:21] + node _T_703 = shr(_T_699, 1) @[Bitwise.scala 103:21] + node _T_704 = and(_T_703, _T_702) @[Bitwise.scala 103:31] + node _T_705 = bits(_T_699, 6, 0) @[Bitwise.scala 103:46] + node _T_706 = shl(_T_705, 1) @[Bitwise.scala 103:65] + node _T_707 = not(_T_702) @[Bitwise.scala 103:77] + node _T_708 = and(_T_706, _T_707) @[Bitwise.scala 103:75] + node _T_709 = or(_T_704, _T_708) @[Bitwise.scala 103:39] + node _T_710 = bits(stbuf_fwdbyteen_r, 7, 7) @[lsu_dccm_ctl.scala 139:95] + node _T_711 = bits(_T_710, 0, 0) @[lsu_dccm_ctl.scala 139:99] + node _T_712 = bits(stbuf_fwddata_r, 63, 56) @[lsu_dccm_ctl.scala 139:121] + node _T_713 = bits(io.addr_in_pic_r, 0, 0) @[lsu_dccm_ctl.scala 139:157] + node _T_714 = bits(picm_rd_data_r, 63, 56) @[lsu_dccm_ctl.scala 139:178] + node _T_715 = bits(io.addr_in_dccm_r, 0, 0) @[Bitwise.scala 72:15] + node _T_716 = mux(_T_715, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_717 = bits(dccm_rdata_r, 63, 56) @[lsu_dccm_ctl.scala 139:233] + node _T_718 = and(_T_716, _T_717) @[lsu_dccm_ctl.scala 139:219] + node _T_719 = mux(_T_713, _T_714, _T_718) @[lsu_dccm_ctl.scala 139:139] + node _T_720 = mux(_T_711, _T_712, _T_719) @[lsu_dccm_ctl.scala 139:77] + node _T_721 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_722 = xor(UInt<8>("h0ff"), _T_721) @[Bitwise.scala 102:21] + node _T_723 = shr(_T_720, 4) @[Bitwise.scala 103:21] + node _T_724 = and(_T_723, _T_722) @[Bitwise.scala 103:31] + node _T_725 = bits(_T_720, 3, 0) @[Bitwise.scala 103:46] + node _T_726 = shl(_T_725, 4) @[Bitwise.scala 103:65] + node _T_727 = not(_T_722) @[Bitwise.scala 103:77] + node _T_728 = and(_T_726, _T_727) @[Bitwise.scala 103:75] + node _T_729 = or(_T_724, _T_728) @[Bitwise.scala 103:39] + node _T_730 = bits(_T_722, 5, 0) @[Bitwise.scala 102:28] + node _T_731 = shl(_T_730, 2) @[Bitwise.scala 102:47] + node _T_732 = xor(_T_722, _T_731) @[Bitwise.scala 102:21] + node _T_733 = shr(_T_729, 2) @[Bitwise.scala 103:21] + node _T_734 = and(_T_733, _T_732) @[Bitwise.scala 103:31] + node _T_735 = bits(_T_729, 5, 0) @[Bitwise.scala 103:46] + node _T_736 = shl(_T_735, 2) @[Bitwise.scala 103:65] + node _T_737 = not(_T_732) @[Bitwise.scala 103:77] + node _T_738 = and(_T_736, _T_737) @[Bitwise.scala 103:75] + node _T_739 = or(_T_734, _T_738) @[Bitwise.scala 103:39] + node _T_740 = bits(_T_732, 6, 0) @[Bitwise.scala 102:28] + node _T_741 = shl(_T_740, 1) @[Bitwise.scala 102:47] + node _T_742 = xor(_T_732, _T_741) @[Bitwise.scala 102:21] + node _T_743 = shr(_T_739, 1) @[Bitwise.scala 103:21] + node _T_744 = and(_T_743, _T_742) @[Bitwise.scala 103:31] + node _T_745 = bits(_T_739, 6, 0) @[Bitwise.scala 103:46] + node _T_746 = shl(_T_745, 1) @[Bitwise.scala 103:65] + node _T_747 = not(_T_742) @[Bitwise.scala 103:77] + node _T_748 = and(_T_746, _T_747) @[Bitwise.scala 103:75] + node _T_749 = or(_T_744, _T_748) @[Bitwise.scala 103:39] + wire _T_750 : UInt<8>[8] @[lsu_dccm_ctl.scala 139:61] + _T_750[0] <= _T_469 @[lsu_dccm_ctl.scala 139:61] + _T_750[1] <= _T_509 @[lsu_dccm_ctl.scala 139:61] + _T_750[2] <= _T_549 @[lsu_dccm_ctl.scala 139:61] + _T_750[3] <= _T_589 @[lsu_dccm_ctl.scala 139:61] + _T_750[4] <= _T_629 @[lsu_dccm_ctl.scala 139:61] + _T_750[5] <= _T_669 @[lsu_dccm_ctl.scala 139:61] + _T_750[6] <= _T_709 @[lsu_dccm_ctl.scala 139:61] + _T_750[7] <= _T_749 @[lsu_dccm_ctl.scala 139:61] + node _T_751 = cat(_T_750[6], _T_750[7]) @[Cat.scala 29:58] + node _T_752 = cat(_T_750[4], _T_750[5]) @[Cat.scala 29:58] + node _T_753 = cat(_T_752, _T_751) @[Cat.scala 29:58] + node _T_754 = cat(_T_750[2], _T_750[3]) @[Cat.scala 29:58] + node _T_755 = cat(_T_750[0], _T_750[1]) @[Cat.scala 29:58] + node _T_756 = cat(_T_755, _T_754) @[Cat.scala 29:58] + node _T_757 = cat(_T_756, _T_753) @[Cat.scala 29:58] + node _T_758 = shl(UInt<32>("h0ffffffff"), 32) @[Bitwise.scala 102:47] + node _T_759 = xor(UInt<64>("h0ffffffffffffffff"), _T_758) @[Bitwise.scala 102:21] + node _T_760 = shr(_T_757, 32) @[Bitwise.scala 103:21] + node _T_761 = and(_T_760, _T_759) @[Bitwise.scala 103:31] + node _T_762 = bits(_T_757, 31, 0) @[Bitwise.scala 103:46] + node _T_763 = shl(_T_762, 32) @[Bitwise.scala 103:65] + node _T_764 = not(_T_759) @[Bitwise.scala 103:77] + node _T_765 = and(_T_763, _T_764) @[Bitwise.scala 103:75] + node _T_766 = or(_T_761, _T_765) @[Bitwise.scala 103:39] + node _T_767 = bits(_T_759, 47, 0) @[Bitwise.scala 102:28] + node _T_768 = shl(_T_767, 16) @[Bitwise.scala 102:47] + node _T_769 = xor(_T_759, _T_768) @[Bitwise.scala 102:21] + node _T_770 = shr(_T_766, 16) @[Bitwise.scala 103:21] + node _T_771 = and(_T_770, _T_769) @[Bitwise.scala 103:31] + node _T_772 = bits(_T_766, 47, 0) @[Bitwise.scala 103:46] + node _T_773 = shl(_T_772, 16) @[Bitwise.scala 103:65] + node _T_774 = not(_T_769) @[Bitwise.scala 103:77] + node _T_775 = and(_T_773, _T_774) @[Bitwise.scala 103:75] + node _T_776 = or(_T_771, _T_775) @[Bitwise.scala 103:39] + node _T_777 = bits(_T_769, 55, 0) @[Bitwise.scala 102:28] + node _T_778 = shl(_T_777, 8) @[Bitwise.scala 102:47] + node _T_779 = xor(_T_769, _T_778) @[Bitwise.scala 102:21] + node _T_780 = shr(_T_776, 8) @[Bitwise.scala 103:21] + node _T_781 = and(_T_780, _T_779) @[Bitwise.scala 103:31] + node _T_782 = bits(_T_776, 55, 0) @[Bitwise.scala 103:46] + node _T_783 = shl(_T_782, 8) @[Bitwise.scala 103:65] + node _T_784 = not(_T_779) @[Bitwise.scala 103:77] + node _T_785 = and(_T_783, _T_784) @[Bitwise.scala 103:75] + node _T_786 = or(_T_781, _T_785) @[Bitwise.scala 103:39] + node _T_787 = bits(_T_779, 59, 0) @[Bitwise.scala 102:28] + node _T_788 = shl(_T_787, 4) @[Bitwise.scala 102:47] + node _T_789 = xor(_T_779, _T_788) @[Bitwise.scala 102:21] + node _T_790 = shr(_T_786, 4) @[Bitwise.scala 103:21] + node _T_791 = and(_T_790, _T_789) @[Bitwise.scala 103:31] + node _T_792 = bits(_T_786, 59, 0) @[Bitwise.scala 103:46] + node _T_793 = shl(_T_792, 4) @[Bitwise.scala 103:65] + node _T_794 = not(_T_789) @[Bitwise.scala 103:77] + node _T_795 = and(_T_793, _T_794) @[Bitwise.scala 103:75] + node _T_796 = or(_T_791, _T_795) @[Bitwise.scala 103:39] + node _T_797 = bits(_T_789, 61, 0) @[Bitwise.scala 102:28] + node _T_798 = shl(_T_797, 2) @[Bitwise.scala 102:47] + node _T_799 = xor(_T_789, _T_798) @[Bitwise.scala 102:21] + node _T_800 = shr(_T_796, 2) @[Bitwise.scala 103:21] + node _T_801 = and(_T_800, _T_799) @[Bitwise.scala 103:31] + node _T_802 = bits(_T_796, 61, 0) @[Bitwise.scala 103:46] + node _T_803 = shl(_T_802, 2) @[Bitwise.scala 103:65] + node _T_804 = not(_T_799) @[Bitwise.scala 103:77] + node _T_805 = and(_T_803, _T_804) @[Bitwise.scala 103:75] + node _T_806 = or(_T_801, _T_805) @[Bitwise.scala 103:39] + node _T_807 = bits(_T_799, 62, 0) @[Bitwise.scala 102:28] + node _T_808 = shl(_T_807, 1) @[Bitwise.scala 102:47] + node _T_809 = xor(_T_799, _T_808) @[Bitwise.scala 102:21] + node _T_810 = shr(_T_806, 1) @[Bitwise.scala 103:21] + node _T_811 = and(_T_810, _T_809) @[Bitwise.scala 103:31] + node _T_812 = bits(_T_806, 62, 0) @[Bitwise.scala 103:46] + node _T_813 = shl(_T_812, 1) @[Bitwise.scala 103:65] + node _T_814 = not(_T_809) @[Bitwise.scala 103:77] + node _T_815 = and(_T_813, _T_814) @[Bitwise.scala 103:75] + node _T_816 = or(_T_811, _T_815) @[Bitwise.scala 103:39] + lsu_rdata_r <= _T_816 @[lsu_dccm_ctl.scala 139:27] + node _T_817 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 140:61] + node _T_818 = mul(UInt<4>("h08"), _T_817) @[lsu_dccm_ctl.scala 140:47] + node _T_819 = dshr(lsu_rdata_r, _T_818) @[lsu_dccm_ctl.scala 140:41] + io.lsu_ld_data_r <= _T_819 @[lsu_dccm_ctl.scala 140:27] + node _T_820 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 141:67] + node _T_821 = mul(UInt<4>("h08"), _T_820) @[lsu_dccm_ctl.scala 141:53] + node _T_822 = dshr(lsu_rdata_corr_r, _T_821) @[lsu_dccm_ctl.scala 141:47] + io.lsu_ld_data_corr_r <= _T_822 @[lsu_dccm_ctl.scala 141:27] + node _T_823 = bits(io.lsu_addr_d, 15, 2) @[lsu_dccm_ctl.scala 163:44] + node _T_824 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 163:77] + node _T_825 = eq(_T_823, _T_824) @[lsu_dccm_ctl.scala 163:60] + node _T_826 = bits(io.end_addr_d, 15, 2) @[lsu_dccm_ctl.scala 163:117] + node _T_827 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 163:150] + node _T_828 = eq(_T_826, _T_827) @[lsu_dccm_ctl.scala 163:133] + node _T_829 = or(_T_825, _T_828) @[lsu_dccm_ctl.scala 163:101] + node _T_830 = and(_T_829, io.lsu_pkt_d.valid) @[lsu_dccm_ctl.scala 163:175] + node _T_831 = and(_T_830, io.lsu_pkt_d.bits.store) @[lsu_dccm_ctl.scala 163:196] + node _T_832 = and(_T_831, io.lsu_pkt_d.bits.dma) @[lsu_dccm_ctl.scala 163:222] + node _T_833 = and(_T_832, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 163:246] + node _T_834 = bits(io.lsu_addr_m, 15, 2) @[lsu_dccm_ctl.scala 164:21] + node _T_835 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 164:54] + node _T_836 = eq(_T_834, _T_835) @[lsu_dccm_ctl.scala 164:37] + node _T_837 = bits(io.end_addr_m, 15, 2) @[lsu_dccm_ctl.scala 164:94] + node _T_838 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 164:127] + node _T_839 = eq(_T_837, _T_838) @[lsu_dccm_ctl.scala 164:110] + node _T_840 = or(_T_836, _T_839) @[lsu_dccm_ctl.scala 164:78] + node _T_841 = and(_T_840, io.lsu_pkt_m.valid) @[lsu_dccm_ctl.scala 164:152] + node _T_842 = and(_T_841, io.lsu_pkt_m.bits.store) @[lsu_dccm_ctl.scala 164:173] + node _T_843 = and(_T_842, io.lsu_pkt_m.bits.dma) @[lsu_dccm_ctl.scala 164:199] + node _T_844 = and(_T_843, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 164:223] + node kill_ecc_corr_lo_r = or(_T_833, _T_844) @[lsu_dccm_ctl.scala 163:267] + node _T_845 = bits(io.lsu_addr_d, 15, 2) @[lsu_dccm_ctl.scala 166:44] + node _T_846 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 166:77] + node _T_847 = eq(_T_845, _T_846) @[lsu_dccm_ctl.scala 166:60] + node _T_848 = bits(io.end_addr_d, 15, 2) @[lsu_dccm_ctl.scala 166:117] + node _T_849 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 166:150] + node _T_850 = eq(_T_848, _T_849) @[lsu_dccm_ctl.scala 166:133] + node _T_851 = or(_T_847, _T_850) @[lsu_dccm_ctl.scala 166:101] + node _T_852 = and(_T_851, io.lsu_pkt_d.valid) @[lsu_dccm_ctl.scala 166:175] + node _T_853 = and(_T_852, io.lsu_pkt_d.bits.store) @[lsu_dccm_ctl.scala 166:196] + node _T_854 = and(_T_853, io.lsu_pkt_d.bits.dma) @[lsu_dccm_ctl.scala 166:222] + node _T_855 = and(_T_854, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 166:246] + node _T_856 = bits(io.lsu_addr_m, 15, 2) @[lsu_dccm_ctl.scala 167:21] + node _T_857 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 167:54] + node _T_858 = eq(_T_856, _T_857) @[lsu_dccm_ctl.scala 167:37] + node _T_859 = bits(io.end_addr_m, 15, 2) @[lsu_dccm_ctl.scala 167:94] + node _T_860 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 167:127] + node _T_861 = eq(_T_859, _T_860) @[lsu_dccm_ctl.scala 167:110] + node _T_862 = or(_T_858, _T_861) @[lsu_dccm_ctl.scala 167:78] + node _T_863 = and(_T_862, io.lsu_pkt_m.valid) @[lsu_dccm_ctl.scala 167:152] + node _T_864 = and(_T_863, io.lsu_pkt_m.bits.store) @[lsu_dccm_ctl.scala 167:173] + node _T_865 = and(_T_864, io.lsu_pkt_m.bits.dma) @[lsu_dccm_ctl.scala 167:199] + node _T_866 = and(_T_865, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 167:223] + node kill_ecc_corr_hi_r = or(_T_855, _T_866) @[lsu_dccm_ctl.scala 166:267] + node _T_867 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_lo_r) @[lsu_dccm_ctl.scala 169:60] + node _T_868 = eq(io.lsu_raw_fwd_lo_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 169:89] + node ld_single_ecc_error_lo_r = and(_T_867, _T_868) @[lsu_dccm_ctl.scala 169:87] + node _T_869 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_hi_r) @[lsu_dccm_ctl.scala 170:60] + node _T_870 = eq(io.lsu_raw_fwd_hi_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 170:89] + node ld_single_ecc_error_hi_r = and(_T_869, _T_870) @[lsu_dccm_ctl.scala 170:87] + node _T_871 = or(ld_single_ecc_error_lo_r, ld_single_ecc_error_hi_r) @[lsu_dccm_ctl.scala 171:63] + node _T_872 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 171:93] + node _T_873 = and(_T_871, _T_872) @[lsu_dccm_ctl.scala 171:91] + io.ld_single_ecc_error_r <= _T_873 @[lsu_dccm_ctl.scala 171:34] + node _T_874 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[lsu_dccm_ctl.scala 172:81] + node _T_875 = and(ld_single_ecc_error_lo_r, _T_874) @[lsu_dccm_ctl.scala 172:62] + node _T_876 = eq(kill_ecc_corr_lo_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 172:108] + node ld_single_ecc_error_lo_r_ns = and(_T_875, _T_876) @[lsu_dccm_ctl.scala 172:106] + node _T_877 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[lsu_dccm_ctl.scala 173:81] + node _T_878 = and(ld_single_ecc_error_hi_r, _T_877) @[lsu_dccm_ctl.scala 173:62] + node _T_879 = eq(kill_ecc_corr_hi_r, UInt<1>("h00")) @[lsu_dccm_ctl.scala 173:108] + node ld_single_ecc_error_hi_r_ns = and(_T_878, _T_879) @[lsu_dccm_ctl.scala 173:106] + node _T_880 = or(io.lsu_pkt_d.bits.word, io.lsu_pkt_d.bits.dword) @[lsu_dccm_ctl.scala 175:125] + node _T_881 = eq(_T_880, UInt<1>("h00")) @[lsu_dccm_ctl.scala 175:100] + node _T_882 = bits(io.lsu_addr_d, 1, 0) @[lsu_dccm_ctl.scala 175:168] + node _T_883 = neq(_T_882, UInt<2>("h00")) @[lsu_dccm_ctl.scala 175:174] + node _T_884 = or(_T_881, _T_883) @[lsu_dccm_ctl.scala 175:152] + node _T_885 = and(io.lsu_pkt_d.bits.store, _T_884) @[lsu_dccm_ctl.scala 175:97] + node _T_886 = or(io.lsu_pkt_d.bits.load, _T_885) @[lsu_dccm_ctl.scala 175:70] + node _T_887 = and(io.lsu_pkt_d.valid, _T_886) @[lsu_dccm_ctl.scala 175:44] + node lsu_dccm_rden_d = and(_T_887, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 175:191] + node _T_888 = or(ld_single_ecc_error_lo_r_ff, ld_single_ecc_error_hi_r_ff) @[lsu_dccm_ctl.scala 178:63] + node _T_889 = eq(lsu_double_ecc_error_r_ff, UInt<1>("h00")) @[lsu_dccm_ctl.scala 178:96] + node _T_890 = and(_T_888, _T_889) @[lsu_dccm_ctl.scala 178:94] + io.ld_single_ecc_error_r_ff <= _T_890 @[lsu_dccm_ctl.scala 178:31] + node _T_891 = or(lsu_dccm_rden_d, io.dma_dccm_wen) @[lsu_dccm_ctl.scala 179:75] + node _T_892 = or(_T_891, io.ld_single_ecc_error_r_ff) @[lsu_dccm_ctl.scala 179:93] + node _T_893 = eq(_T_892, UInt<1>("h00")) @[lsu_dccm_ctl.scala 179:57] + node _T_894 = bits(io.stbuf_addr_any, 3, 2) @[lsu_dccm_ctl.scala 180:44] + node _T_895 = bits(io.lsu_addr_d, 3, 2) @[lsu_dccm_ctl.scala 180:112] + node _T_896 = eq(_T_894, _T_895) @[lsu_dccm_ctl.scala 180:95] + node _T_897 = bits(io.stbuf_addr_any, 3, 2) @[lsu_dccm_ctl.scala 181:25] + node _T_898 = bits(io.end_addr_d, 3, 2) @[lsu_dccm_ctl.scala 181:93] + node _T_899 = eq(_T_897, _T_898) @[lsu_dccm_ctl.scala 181:76] + node _T_900 = or(_T_896, _T_899) @[lsu_dccm_ctl.scala 180:171] + node _T_901 = eq(_T_900, UInt<1>("h00")) @[lsu_dccm_ctl.scala 180:24] + node _T_902 = and(lsu_dccm_rden_d, _T_901) @[lsu_dccm_ctl.scala 180:22] + node _T_903 = or(_T_893, _T_902) @[lsu_dccm_ctl.scala 179:124] + node _T_904 = and(io.stbuf_reqvld_any, _T_903) @[lsu_dccm_ctl.scala 179:54] + io.lsu_stbuf_commit_any <= _T_904 @[lsu_dccm_ctl.scala 179:31] + node _T_905 = or(io.dma_dccm_wen, io.lsu_stbuf_commit_any) @[lsu_dccm_ctl.scala 185:41] + node _T_906 = or(_T_905, io.ld_single_ecc_error_r_ff) @[lsu_dccm_ctl.scala 185:67] + io.dccm.wren <= _T_906 @[lsu_dccm_ctl.scala 185:22] + node _T_907 = and(lsu_dccm_rden_d, io.addr_in_dccm_d) @[lsu_dccm_ctl.scala 186:41] + io.dccm.rden <= _T_907 @[lsu_dccm_ctl.scala 186:22] + node _T_908 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 188:57] + node _T_909 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 189:36] + node _T_910 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[lsu_dccm_ctl.scala 189:62] + node _T_911 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[lsu_dccm_ctl.scala 189:97] + node _T_912 = mux(_T_909, _T_910, _T_911) @[lsu_dccm_ctl.scala 189:8] + node _T_913 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 190:25] + node _T_914 = bits(io.lsu_addr_d, 15, 0) @[lsu_dccm_ctl.scala 190:45] + node _T_915 = bits(io.stbuf_addr_any, 15, 0) @[lsu_dccm_ctl.scala 190:78] + node _T_916 = mux(_T_913, _T_914, _T_915) @[lsu_dccm_ctl.scala 190:8] + node _T_917 = mux(_T_908, _T_912, _T_916) @[lsu_dccm_ctl.scala 188:28] + io.dccm.wr_addr_lo <= _T_917 @[lsu_dccm_ctl.scala 188:22] + node _T_918 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 192:57] + node _T_919 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 193:36] + node _T_920 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[lsu_dccm_ctl.scala 193:63] + node _T_921 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[lsu_dccm_ctl.scala 193:99] + node _T_922 = mux(_T_919, _T_920, _T_921) @[lsu_dccm_ctl.scala 193:8] + node _T_923 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 194:25] + node _T_924 = bits(io.end_addr_d, 15, 0) @[lsu_dccm_ctl.scala 194:46] + node _T_925 = bits(io.stbuf_addr_any, 15, 0) @[lsu_dccm_ctl.scala 194:79] + node _T_926 = mux(_T_923, _T_924, _T_925) @[lsu_dccm_ctl.scala 194:8] + node _T_927 = mux(_T_918, _T_922, _T_926) @[lsu_dccm_ctl.scala 192:28] + io.dccm.wr_addr_hi <= _T_927 @[lsu_dccm_ctl.scala 192:22] + node _T_928 = bits(io.lsu_addr_d, 15, 0) @[lsu_dccm_ctl.scala 196:38] + io.dccm.rd_addr_lo <= _T_928 @[lsu_dccm_ctl.scala 196:22] + node _T_929 = bits(io.end_addr_d, 15, 0) @[lsu_dccm_ctl.scala 197:38] + io.dccm.rd_addr_hi <= _T_929 @[lsu_dccm_ctl.scala 197:22] + node _T_930 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 199:57] + node _T_931 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 200:36] + node _T_932 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[lsu_dccm_ctl.scala 200:70] + node _T_933 = bits(io.sec_data_lo_r_ff, 31, 0) @[lsu_dccm_ctl.scala 200:110] + node _T_934 = cat(_T_932, _T_933) @[Cat.scala 29:58] + node _T_935 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[lsu_dccm_ctl.scala 201:34] + node _T_936 = bits(io.sec_data_hi_r_ff, 31, 0) @[lsu_dccm_ctl.scala 201:74] + node _T_937 = cat(_T_935, _T_936) @[Cat.scala 29:58] + node _T_938 = mux(_T_931, _T_934, _T_937) @[lsu_dccm_ctl.scala 200:8] + node _T_939 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 202:25] + node _T_940 = bits(io.dma_dccm_wdata_ecc_lo, 6, 0) @[lsu_dccm_ctl.scala 202:60] + node _T_941 = bits(io.dma_dccm_wdata_lo, 31, 0) @[lsu_dccm_ctl.scala 202:101] + node _T_942 = cat(_T_940, _T_941) @[Cat.scala 29:58] + node _T_943 = bits(io.stbuf_ecc_any, 6, 0) @[lsu_dccm_ctl.scala 203:27] + node _T_944 = bits(io.stbuf_data_any, 31, 0) @[lsu_dccm_ctl.scala 203:65] + node _T_945 = cat(_T_943, _T_944) @[Cat.scala 29:58] + node _T_946 = mux(_T_939, _T_942, _T_945) @[lsu_dccm_ctl.scala 202:8] + node _T_947 = mux(_T_930, _T_938, _T_946) @[lsu_dccm_ctl.scala 199:28] + io.dccm.wr_data_lo <= _T_947 @[lsu_dccm_ctl.scala 199:22] + node _T_948 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[lsu_dccm_ctl.scala 205:57] + node _T_949 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[lsu_dccm_ctl.scala 206:36] + node _T_950 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[lsu_dccm_ctl.scala 206:71] + node _T_951 = bits(io.sec_data_hi_r_ff, 31, 0) @[lsu_dccm_ctl.scala 206:111] + node _T_952 = cat(_T_950, _T_951) @[Cat.scala 29:58] + node _T_953 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[lsu_dccm_ctl.scala 207:34] + node _T_954 = bits(io.sec_data_lo_r_ff, 31, 0) @[lsu_dccm_ctl.scala 207:74] + node _T_955 = cat(_T_953, _T_954) @[Cat.scala 29:58] + node _T_956 = mux(_T_949, _T_952, _T_955) @[lsu_dccm_ctl.scala 206:8] + node _T_957 = bits(io.dma_dccm_wen, 0, 0) @[lsu_dccm_ctl.scala 208:25] + node _T_958 = bits(io.dma_dccm_wdata_ecc_hi, 6, 0) @[lsu_dccm_ctl.scala 208:61] + node _T_959 = bits(io.dma_dccm_wdata_hi, 31, 0) @[lsu_dccm_ctl.scala 208:102] + node _T_960 = cat(_T_958, _T_959) @[Cat.scala 29:58] + node _T_961 = bits(io.stbuf_ecc_any, 6, 0) @[lsu_dccm_ctl.scala 209:27] + node _T_962 = bits(io.stbuf_data_any, 31, 0) @[lsu_dccm_ctl.scala 209:65] + node _T_963 = cat(_T_961, _T_962) @[Cat.scala 29:58] + node _T_964 = mux(_T_957, _T_960, _T_963) @[lsu_dccm_ctl.scala 208:8] + node _T_965 = mux(_T_948, _T_956, _T_964) @[lsu_dccm_ctl.scala 205:28] + io.dccm.wr_data_hi <= _T_965 @[lsu_dccm_ctl.scala 205:22] + node _T_966 = bits(io.lsu_pkt_m.bits.store, 0, 0) @[Bitwise.scala 72:15] + node _T_967 = mux(_T_966, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_968 = bits(io.lsu_pkt_m.bits.by, 0, 0) @[Bitwise.scala 72:15] + node _T_969 = mux(_T_968, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_970 = and(_T_969, UInt<4>("h01")) @[lsu_dccm_ctl.scala 212:94] + node _T_971 = bits(io.lsu_pkt_m.bits.half, 0, 0) @[Bitwise.scala 72:15] + node _T_972 = mux(_T_971, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_973 = and(_T_972, UInt<4>("h03")) @[lsu_dccm_ctl.scala 213:38] + node _T_974 = or(_T_970, _T_973) @[lsu_dccm_ctl.scala 212:107] + node _T_975 = bits(io.lsu_pkt_m.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_976 = mux(_T_975, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_977 = and(_T_976, UInt<4>("h0f")) @[lsu_dccm_ctl.scala 214:38] + node _T_978 = or(_T_974, _T_977) @[lsu_dccm_ctl.scala 213:51] + node store_byteen_m = and(_T_967, _T_978) @[lsu_dccm_ctl.scala 212:58] + node _T_979 = bits(io.lsu_pkt_r.bits.store, 0, 0) @[Bitwise.scala 72:15] + node _T_980 = mux(_T_979, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_981 = bits(io.lsu_pkt_r.bits.by, 0, 0) @[Bitwise.scala 72:15] + node _T_982 = mux(_T_981, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_983 = and(_T_982, UInt<4>("h01")) @[lsu_dccm_ctl.scala 216:94] + node _T_984 = bits(io.lsu_pkt_r.bits.half, 0, 0) @[Bitwise.scala 72:15] + node _T_985 = mux(_T_984, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_986 = and(_T_985, UInt<4>("h03")) @[lsu_dccm_ctl.scala 217:38] + node _T_987 = or(_T_983, _T_986) @[lsu_dccm_ctl.scala 216:107] + node _T_988 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_989 = mux(_T_988, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_990 = and(_T_989, UInt<4>("h0f")) @[lsu_dccm_ctl.scala 218:38] + node _T_991 = or(_T_987, _T_990) @[lsu_dccm_ctl.scala 217:51] + node store_byteen_r = and(_T_980, _T_991) @[lsu_dccm_ctl.scala 216:58] + wire store_byteen_ext_m : UInt<8> + store_byteen_ext_m <= UInt<1>("h00") + node _T_992 = bits(store_byteen_m, 3, 0) @[lsu_dccm_ctl.scala 220:39] + node _T_993 = bits(io.lsu_addr_m, 1, 0) @[lsu_dccm_ctl.scala 220:61] + node _T_994 = dshl(_T_992, _T_993) @[lsu_dccm_ctl.scala 220:45] + store_byteen_ext_m <= _T_994 @[lsu_dccm_ctl.scala 220:22] + wire store_byteen_ext_r : UInt<8> + store_byteen_ext_r <= UInt<1>("h00") + node _T_995 = bits(store_byteen_r, 3, 0) @[lsu_dccm_ctl.scala 222:39] + node _T_996 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 222:61] + node _T_997 = dshl(_T_995, _T_996) @[lsu_dccm_ctl.scala 222:45] + store_byteen_ext_r <= _T_997 @[lsu_dccm_ctl.scala 222:22] + node _T_998 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 225:51] + node _T_999 = bits(io.lsu_addr_m, 15, 2) @[lsu_dccm_ctl.scala 225:84] + node _T_1000 = eq(_T_998, _T_999) @[lsu_dccm_ctl.scala 225:67] + node dccm_wr_bypass_d_m_lo = and(_T_1000, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 225:101] + node _T_1001 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 226:51] + node _T_1002 = bits(io.end_addr_m, 15, 2) @[lsu_dccm_ctl.scala 226:84] + node _T_1003 = eq(_T_1001, _T_1002) @[lsu_dccm_ctl.scala 226:67] + node dccm_wr_bypass_d_m_hi = and(_T_1003, io.addr_in_dccm_m) @[lsu_dccm_ctl.scala 226:101] + node _T_1004 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 228:51] + node _T_1005 = bits(io.lsu_addr_r, 15, 2) @[lsu_dccm_ctl.scala 228:84] + node _T_1006 = eq(_T_1004, _T_1005) @[lsu_dccm_ctl.scala 228:67] + node dccm_wr_bypass_d_r_lo = and(_T_1006, io.addr_in_dccm_r) @[lsu_dccm_ctl.scala 228:101] + node _T_1007 = bits(io.stbuf_addr_any, 15, 2) @[lsu_dccm_ctl.scala 229:51] + node _T_1008 = bits(io.end_addr_r, 15, 2) @[lsu_dccm_ctl.scala 229:84] + node _T_1009 = eq(_T_1007, _T_1008) @[lsu_dccm_ctl.scala 229:67] + node dccm_wr_bypass_d_r_hi = and(_T_1009, io.addr_in_dccm_r) @[lsu_dccm_ctl.scala 229:101] + wire dccm_wr_bypass_d_m_hi_Q : UInt<1> + dccm_wr_bypass_d_m_hi_Q <= UInt<1>("h00") + wire dccm_wr_bypass_d_m_lo_Q : UInt<1> + dccm_wr_bypass_d_m_lo_Q <= UInt<1>("h00") + wire dccm_wren_Q : UInt<1> + dccm_wren_Q <= UInt<1>("h00") + wire dccm_wr_data_Q : UInt<32> + dccm_wr_data_Q <= UInt<32>("h00") + wire store_data_pre_r : UInt<64> + store_data_pre_r <= UInt<64>("h00") + wire store_data_pre_hi_r : UInt<32> + store_data_pre_hi_r <= UInt<32>("h00") + wire store_data_pre_lo_r : UInt<32> + store_data_pre_lo_r <= UInt<32>("h00") + wire store_data_pre_m : UInt<64> + store_data_pre_m <= UInt<64>("h00") + wire store_data_hi_m : UInt<32> + store_data_hi_m <= UInt<32>("h00") + wire store_data_lo_m : UInt<32> + store_data_lo_m <= UInt<32>("h00") + node _T_1010 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_1011 = bits(io.store_data_r, 31, 0) @[lsu_dccm_ctl.scala 243:64] + node _T_1012 = cat(_T_1010, _T_1011) @[Cat.scala 29:58] + node _T_1013 = bits(io.lsu_addr_r, 1, 0) @[lsu_dccm_ctl.scala 243:92] + node _T_1014 = mul(UInt<4>("h08"), _T_1013) @[lsu_dccm_ctl.scala 243:78] + node _T_1015 = dshl(_T_1012, _T_1014) @[lsu_dccm_ctl.scala 243:72] + store_data_pre_r <= _T_1015 @[lsu_dccm_ctl.scala 243:29] + node _T_1016 = bits(store_data_pre_r, 63, 32) @[lsu_dccm_ctl.scala 244:48] + store_data_pre_hi_r <= _T_1016 @[lsu_dccm_ctl.scala 244:29] + node _T_1017 = bits(store_data_pre_r, 31, 0) @[lsu_dccm_ctl.scala 245:48] + store_data_pre_lo_r <= _T_1017 @[lsu_dccm_ctl.scala 245:29] + node _T_1018 = bits(store_byteen_ext_r, 0, 0) @[lsu_dccm_ctl.scala 246:98] + node _T_1019 = bits(_T_1018, 0, 0) @[lsu_dccm_ctl.scala 246:102] + node _T_1020 = bits(store_data_pre_lo_r, 7, 0) @[lsu_dccm_ctl.scala 246:130] + node _T_1021 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 246:162] + node _T_1022 = bits(_T_1021, 0, 0) @[lsu_dccm_ctl.scala 246:189] + node _T_1023 = bits(dccm_wr_data_Q, 7, 0) @[lsu_dccm_ctl.scala 246:211] + node _T_1024 = bits(io.sec_data_lo_r, 7, 0) @[lsu_dccm_ctl.scala 246:241] + node _T_1025 = mux(_T_1022, _T_1023, _T_1024) @[lsu_dccm_ctl.scala 246:148] + node _T_1026 = mux(_T_1019, _T_1020, _T_1025) @[lsu_dccm_ctl.scala 246:79] + node _T_1027 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1028 = xor(UInt<8>("h0ff"), _T_1027) @[Bitwise.scala 102:21] + node _T_1029 = shr(_T_1026, 4) @[Bitwise.scala 103:21] + node _T_1030 = and(_T_1029, _T_1028) @[Bitwise.scala 103:31] + node _T_1031 = bits(_T_1026, 3, 0) @[Bitwise.scala 103:46] + node _T_1032 = shl(_T_1031, 4) @[Bitwise.scala 103:65] + node _T_1033 = not(_T_1028) @[Bitwise.scala 103:77] + node _T_1034 = and(_T_1032, _T_1033) @[Bitwise.scala 103:75] + node _T_1035 = or(_T_1030, _T_1034) @[Bitwise.scala 103:39] + node _T_1036 = bits(_T_1028, 5, 0) @[Bitwise.scala 102:28] + node _T_1037 = shl(_T_1036, 2) @[Bitwise.scala 102:47] + node _T_1038 = xor(_T_1028, _T_1037) @[Bitwise.scala 102:21] + node _T_1039 = shr(_T_1035, 2) @[Bitwise.scala 103:21] + node _T_1040 = and(_T_1039, _T_1038) @[Bitwise.scala 103:31] + node _T_1041 = bits(_T_1035, 5, 0) @[Bitwise.scala 103:46] + node _T_1042 = shl(_T_1041, 2) @[Bitwise.scala 103:65] + node _T_1043 = not(_T_1038) @[Bitwise.scala 103:77] + node _T_1044 = and(_T_1042, _T_1043) @[Bitwise.scala 103:75] + node _T_1045 = or(_T_1040, _T_1044) @[Bitwise.scala 103:39] + node _T_1046 = bits(_T_1038, 6, 0) @[Bitwise.scala 102:28] + node _T_1047 = shl(_T_1046, 1) @[Bitwise.scala 102:47] + node _T_1048 = xor(_T_1038, _T_1047) @[Bitwise.scala 102:21] + node _T_1049 = shr(_T_1045, 1) @[Bitwise.scala 103:21] + node _T_1050 = and(_T_1049, _T_1048) @[Bitwise.scala 103:31] + node _T_1051 = bits(_T_1045, 6, 0) @[Bitwise.scala 103:46] + node _T_1052 = shl(_T_1051, 1) @[Bitwise.scala 103:65] + node _T_1053 = not(_T_1048) @[Bitwise.scala 103:77] + node _T_1054 = and(_T_1052, _T_1053) @[Bitwise.scala 103:75] + node _T_1055 = or(_T_1050, _T_1054) @[Bitwise.scala 103:39] + node _T_1056 = bits(store_byteen_ext_r, 1, 1) @[lsu_dccm_ctl.scala 246:98] + node _T_1057 = bits(_T_1056, 0, 0) @[lsu_dccm_ctl.scala 246:102] + node _T_1058 = bits(store_data_pre_lo_r, 15, 8) @[lsu_dccm_ctl.scala 246:130] + node _T_1059 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 246:162] + node _T_1060 = bits(_T_1059, 0, 0) @[lsu_dccm_ctl.scala 246:189] + node _T_1061 = bits(dccm_wr_data_Q, 15, 8) @[lsu_dccm_ctl.scala 246:211] + node _T_1062 = bits(io.sec_data_lo_r, 15, 8) @[lsu_dccm_ctl.scala 246:241] + node _T_1063 = mux(_T_1060, _T_1061, _T_1062) @[lsu_dccm_ctl.scala 246:148] + node _T_1064 = mux(_T_1057, _T_1058, _T_1063) @[lsu_dccm_ctl.scala 246:79] + node _T_1065 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1066 = xor(UInt<8>("h0ff"), _T_1065) @[Bitwise.scala 102:21] + node _T_1067 = shr(_T_1064, 4) @[Bitwise.scala 103:21] + node _T_1068 = and(_T_1067, _T_1066) @[Bitwise.scala 103:31] + node _T_1069 = bits(_T_1064, 3, 0) @[Bitwise.scala 103:46] + node _T_1070 = shl(_T_1069, 4) @[Bitwise.scala 103:65] + node _T_1071 = not(_T_1066) @[Bitwise.scala 103:77] + node _T_1072 = and(_T_1070, _T_1071) @[Bitwise.scala 103:75] + node _T_1073 = or(_T_1068, _T_1072) @[Bitwise.scala 103:39] + node _T_1074 = bits(_T_1066, 5, 0) @[Bitwise.scala 102:28] + node _T_1075 = shl(_T_1074, 2) @[Bitwise.scala 102:47] + node _T_1076 = xor(_T_1066, _T_1075) @[Bitwise.scala 102:21] + node _T_1077 = shr(_T_1073, 2) @[Bitwise.scala 103:21] + node _T_1078 = and(_T_1077, _T_1076) @[Bitwise.scala 103:31] + node _T_1079 = bits(_T_1073, 5, 0) @[Bitwise.scala 103:46] + node _T_1080 = shl(_T_1079, 2) @[Bitwise.scala 103:65] + node _T_1081 = not(_T_1076) @[Bitwise.scala 103:77] + node _T_1082 = and(_T_1080, _T_1081) @[Bitwise.scala 103:75] + node _T_1083 = or(_T_1078, _T_1082) @[Bitwise.scala 103:39] + node _T_1084 = bits(_T_1076, 6, 0) @[Bitwise.scala 102:28] + node _T_1085 = shl(_T_1084, 1) @[Bitwise.scala 102:47] + node _T_1086 = xor(_T_1076, _T_1085) @[Bitwise.scala 102:21] + node _T_1087 = shr(_T_1083, 1) @[Bitwise.scala 103:21] + node _T_1088 = and(_T_1087, _T_1086) @[Bitwise.scala 103:31] + node _T_1089 = bits(_T_1083, 6, 0) @[Bitwise.scala 103:46] + node _T_1090 = shl(_T_1089, 1) @[Bitwise.scala 103:65] + node _T_1091 = not(_T_1086) @[Bitwise.scala 103:77] + node _T_1092 = and(_T_1090, _T_1091) @[Bitwise.scala 103:75] + node _T_1093 = or(_T_1088, _T_1092) @[Bitwise.scala 103:39] + node _T_1094 = bits(store_byteen_ext_r, 2, 2) @[lsu_dccm_ctl.scala 246:98] + node _T_1095 = bits(_T_1094, 0, 0) @[lsu_dccm_ctl.scala 246:102] + node _T_1096 = bits(store_data_pre_lo_r, 23, 16) @[lsu_dccm_ctl.scala 246:130] + node _T_1097 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 246:162] + node _T_1098 = bits(_T_1097, 0, 0) @[lsu_dccm_ctl.scala 246:189] + node _T_1099 = bits(dccm_wr_data_Q, 23, 16) @[lsu_dccm_ctl.scala 246:211] + node _T_1100 = bits(io.sec_data_lo_r, 23, 16) @[lsu_dccm_ctl.scala 246:241] + node _T_1101 = mux(_T_1098, _T_1099, _T_1100) @[lsu_dccm_ctl.scala 246:148] + node _T_1102 = mux(_T_1095, _T_1096, _T_1101) @[lsu_dccm_ctl.scala 246:79] + node _T_1103 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1104 = xor(UInt<8>("h0ff"), _T_1103) @[Bitwise.scala 102:21] + node _T_1105 = shr(_T_1102, 4) @[Bitwise.scala 103:21] + node _T_1106 = and(_T_1105, _T_1104) @[Bitwise.scala 103:31] + node _T_1107 = bits(_T_1102, 3, 0) @[Bitwise.scala 103:46] + node _T_1108 = shl(_T_1107, 4) @[Bitwise.scala 103:65] + node _T_1109 = not(_T_1104) @[Bitwise.scala 103:77] + node _T_1110 = and(_T_1108, _T_1109) @[Bitwise.scala 103:75] + node _T_1111 = or(_T_1106, _T_1110) @[Bitwise.scala 103:39] + node _T_1112 = bits(_T_1104, 5, 0) @[Bitwise.scala 102:28] + node _T_1113 = shl(_T_1112, 2) @[Bitwise.scala 102:47] + node _T_1114 = xor(_T_1104, _T_1113) @[Bitwise.scala 102:21] + node _T_1115 = shr(_T_1111, 2) @[Bitwise.scala 103:21] + node _T_1116 = and(_T_1115, _T_1114) @[Bitwise.scala 103:31] + node _T_1117 = bits(_T_1111, 5, 0) @[Bitwise.scala 103:46] + node _T_1118 = shl(_T_1117, 2) @[Bitwise.scala 103:65] + node _T_1119 = not(_T_1114) @[Bitwise.scala 103:77] + node _T_1120 = and(_T_1118, _T_1119) @[Bitwise.scala 103:75] + node _T_1121 = or(_T_1116, _T_1120) @[Bitwise.scala 103:39] + node _T_1122 = bits(_T_1114, 6, 0) @[Bitwise.scala 102:28] + node _T_1123 = shl(_T_1122, 1) @[Bitwise.scala 102:47] + node _T_1124 = xor(_T_1114, _T_1123) @[Bitwise.scala 102:21] + node _T_1125 = shr(_T_1121, 1) @[Bitwise.scala 103:21] + node _T_1126 = and(_T_1125, _T_1124) @[Bitwise.scala 103:31] + node _T_1127 = bits(_T_1121, 6, 0) @[Bitwise.scala 103:46] + node _T_1128 = shl(_T_1127, 1) @[Bitwise.scala 103:65] + node _T_1129 = not(_T_1124) @[Bitwise.scala 103:77] + node _T_1130 = and(_T_1128, _T_1129) @[Bitwise.scala 103:75] + node _T_1131 = or(_T_1126, _T_1130) @[Bitwise.scala 103:39] + node _T_1132 = bits(store_byteen_ext_r, 3, 3) @[lsu_dccm_ctl.scala 246:98] + node _T_1133 = bits(_T_1132, 0, 0) @[lsu_dccm_ctl.scala 246:102] + node _T_1134 = bits(store_data_pre_lo_r, 31, 24) @[lsu_dccm_ctl.scala 246:130] + node _T_1135 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 246:162] + node _T_1136 = bits(_T_1135, 0, 0) @[lsu_dccm_ctl.scala 246:189] + node _T_1137 = bits(dccm_wr_data_Q, 31, 24) @[lsu_dccm_ctl.scala 246:211] + node _T_1138 = bits(io.sec_data_lo_r, 31, 24) @[lsu_dccm_ctl.scala 246:241] + node _T_1139 = mux(_T_1136, _T_1137, _T_1138) @[lsu_dccm_ctl.scala 246:148] + node _T_1140 = mux(_T_1133, _T_1134, _T_1139) @[lsu_dccm_ctl.scala 246:79] + node _T_1141 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1142 = xor(UInt<8>("h0ff"), _T_1141) @[Bitwise.scala 102:21] + node _T_1143 = shr(_T_1140, 4) @[Bitwise.scala 103:21] + node _T_1144 = and(_T_1143, _T_1142) @[Bitwise.scala 103:31] + node _T_1145 = bits(_T_1140, 3, 0) @[Bitwise.scala 103:46] + node _T_1146 = shl(_T_1145, 4) @[Bitwise.scala 103:65] + node _T_1147 = not(_T_1142) @[Bitwise.scala 103:77] + node _T_1148 = and(_T_1146, _T_1147) @[Bitwise.scala 103:75] + node _T_1149 = or(_T_1144, _T_1148) @[Bitwise.scala 103:39] + node _T_1150 = bits(_T_1142, 5, 0) @[Bitwise.scala 102:28] + node _T_1151 = shl(_T_1150, 2) @[Bitwise.scala 102:47] + node _T_1152 = xor(_T_1142, _T_1151) @[Bitwise.scala 102:21] + node _T_1153 = shr(_T_1149, 2) @[Bitwise.scala 103:21] + node _T_1154 = and(_T_1153, _T_1152) @[Bitwise.scala 103:31] + node _T_1155 = bits(_T_1149, 5, 0) @[Bitwise.scala 103:46] + node _T_1156 = shl(_T_1155, 2) @[Bitwise.scala 103:65] + node _T_1157 = not(_T_1152) @[Bitwise.scala 103:77] + node _T_1158 = and(_T_1156, _T_1157) @[Bitwise.scala 103:75] + node _T_1159 = or(_T_1154, _T_1158) @[Bitwise.scala 103:39] + node _T_1160 = bits(_T_1152, 6, 0) @[Bitwise.scala 102:28] + node _T_1161 = shl(_T_1160, 1) @[Bitwise.scala 102:47] + node _T_1162 = xor(_T_1152, _T_1161) @[Bitwise.scala 102:21] + node _T_1163 = shr(_T_1159, 1) @[Bitwise.scala 103:21] + node _T_1164 = and(_T_1163, _T_1162) @[Bitwise.scala 103:31] + node _T_1165 = bits(_T_1159, 6, 0) @[Bitwise.scala 103:46] + node _T_1166 = shl(_T_1165, 1) @[Bitwise.scala 103:65] + node _T_1167 = not(_T_1162) @[Bitwise.scala 103:77] + node _T_1168 = and(_T_1166, _T_1167) @[Bitwise.scala 103:75] + node _T_1169 = or(_T_1164, _T_1168) @[Bitwise.scala 103:39] + wire _T_1170 : UInt<8>[4] @[lsu_dccm_ctl.scala 246:63] + _T_1170[0] <= _T_1055 @[lsu_dccm_ctl.scala 246:63] + _T_1170[1] <= _T_1093 @[lsu_dccm_ctl.scala 246:63] + _T_1170[2] <= _T_1131 @[lsu_dccm_ctl.scala 246:63] + _T_1170[3] <= _T_1169 @[lsu_dccm_ctl.scala 246:63] + node _T_1171 = cat(_T_1170[2], _T_1170[3]) @[Cat.scala 29:58] + node _T_1172 = cat(_T_1170[0], _T_1170[1]) @[Cat.scala 29:58] + node _T_1173 = cat(_T_1172, _T_1171) @[Cat.scala 29:58] + node _T_1174 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] + node _T_1175 = xor(UInt<32>("h0ffffffff"), _T_1174) @[Bitwise.scala 102:21] + node _T_1176 = shr(_T_1173, 16) @[Bitwise.scala 103:21] + node _T_1177 = and(_T_1176, _T_1175) @[Bitwise.scala 103:31] + node _T_1178 = bits(_T_1173, 15, 0) @[Bitwise.scala 103:46] + node _T_1179 = shl(_T_1178, 16) @[Bitwise.scala 103:65] + node _T_1180 = not(_T_1175) @[Bitwise.scala 103:77] + node _T_1181 = and(_T_1179, _T_1180) @[Bitwise.scala 103:75] + node _T_1182 = or(_T_1177, _T_1181) @[Bitwise.scala 103:39] + node _T_1183 = bits(_T_1175, 23, 0) @[Bitwise.scala 102:28] + node _T_1184 = shl(_T_1183, 8) @[Bitwise.scala 102:47] + node _T_1185 = xor(_T_1175, _T_1184) @[Bitwise.scala 102:21] + node _T_1186 = shr(_T_1182, 8) @[Bitwise.scala 103:21] + node _T_1187 = and(_T_1186, _T_1185) @[Bitwise.scala 103:31] + node _T_1188 = bits(_T_1182, 23, 0) @[Bitwise.scala 103:46] + node _T_1189 = shl(_T_1188, 8) @[Bitwise.scala 103:65] + node _T_1190 = not(_T_1185) @[Bitwise.scala 103:77] + node _T_1191 = and(_T_1189, _T_1190) @[Bitwise.scala 103:75] + node _T_1192 = or(_T_1187, _T_1191) @[Bitwise.scala 103:39] + node _T_1193 = bits(_T_1185, 27, 0) @[Bitwise.scala 102:28] + node _T_1194 = shl(_T_1193, 4) @[Bitwise.scala 102:47] + node _T_1195 = xor(_T_1185, _T_1194) @[Bitwise.scala 102:21] + node _T_1196 = shr(_T_1192, 4) @[Bitwise.scala 103:21] + node _T_1197 = and(_T_1196, _T_1195) @[Bitwise.scala 103:31] + node _T_1198 = bits(_T_1192, 27, 0) @[Bitwise.scala 103:46] + node _T_1199 = shl(_T_1198, 4) @[Bitwise.scala 103:65] + node _T_1200 = not(_T_1195) @[Bitwise.scala 103:77] + node _T_1201 = and(_T_1199, _T_1200) @[Bitwise.scala 103:75] + node _T_1202 = or(_T_1197, _T_1201) @[Bitwise.scala 103:39] + node _T_1203 = bits(_T_1195, 29, 0) @[Bitwise.scala 102:28] + node _T_1204 = shl(_T_1203, 2) @[Bitwise.scala 102:47] + node _T_1205 = xor(_T_1195, _T_1204) @[Bitwise.scala 102:21] + node _T_1206 = shr(_T_1202, 2) @[Bitwise.scala 103:21] + node _T_1207 = and(_T_1206, _T_1205) @[Bitwise.scala 103:31] + node _T_1208 = bits(_T_1202, 29, 0) @[Bitwise.scala 103:46] + node _T_1209 = shl(_T_1208, 2) @[Bitwise.scala 103:65] + node _T_1210 = not(_T_1205) @[Bitwise.scala 103:77] + node _T_1211 = and(_T_1209, _T_1210) @[Bitwise.scala 103:75] + node _T_1212 = or(_T_1207, _T_1211) @[Bitwise.scala 103:39] + node _T_1213 = bits(_T_1205, 30, 0) @[Bitwise.scala 102:28] + node _T_1214 = shl(_T_1213, 1) @[Bitwise.scala 102:47] + node _T_1215 = xor(_T_1205, _T_1214) @[Bitwise.scala 102:21] + node _T_1216 = shr(_T_1212, 1) @[Bitwise.scala 103:21] + node _T_1217 = and(_T_1216, _T_1215) @[Bitwise.scala 103:31] + node _T_1218 = bits(_T_1212, 30, 0) @[Bitwise.scala 103:46] + node _T_1219 = shl(_T_1218, 1) @[Bitwise.scala 103:65] + node _T_1220 = not(_T_1215) @[Bitwise.scala 103:77] + node _T_1221 = and(_T_1219, _T_1220) @[Bitwise.scala 103:75] + node _T_1222 = or(_T_1217, _T_1221) @[Bitwise.scala 103:39] + io.store_data_lo_r <= _T_1222 @[lsu_dccm_ctl.scala 246:29] + node _T_1223 = bits(store_byteen_ext_r, 4, 4) @[lsu_dccm_ctl.scala 247:98] + node _T_1224 = bits(_T_1223, 0, 0) @[lsu_dccm_ctl.scala 247:104] + node _T_1225 = bits(store_data_pre_hi_r, 7, 0) @[lsu_dccm_ctl.scala 247:130] + node _T_1226 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 247:162] + node _T_1227 = bits(_T_1226, 0, 0) @[lsu_dccm_ctl.scala 247:189] + node _T_1228 = bits(dccm_wr_data_Q, 7, 0) @[lsu_dccm_ctl.scala 247:211] + node _T_1229 = bits(io.sec_data_hi_r, 7, 0) @[lsu_dccm_ctl.scala 247:241] + node _T_1230 = mux(_T_1227, _T_1228, _T_1229) @[lsu_dccm_ctl.scala 247:148] + node _T_1231 = mux(_T_1224, _T_1225, _T_1230) @[lsu_dccm_ctl.scala 247:79] + node _T_1232 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1233 = xor(UInt<8>("h0ff"), _T_1232) @[Bitwise.scala 102:21] + node _T_1234 = shr(_T_1231, 4) @[Bitwise.scala 103:21] + node _T_1235 = and(_T_1234, _T_1233) @[Bitwise.scala 103:31] + node _T_1236 = bits(_T_1231, 3, 0) @[Bitwise.scala 103:46] + node _T_1237 = shl(_T_1236, 4) @[Bitwise.scala 103:65] + node _T_1238 = not(_T_1233) @[Bitwise.scala 103:77] + node _T_1239 = and(_T_1237, _T_1238) @[Bitwise.scala 103:75] + node _T_1240 = or(_T_1235, _T_1239) @[Bitwise.scala 103:39] + node _T_1241 = bits(_T_1233, 5, 0) @[Bitwise.scala 102:28] + node _T_1242 = shl(_T_1241, 2) @[Bitwise.scala 102:47] + node _T_1243 = xor(_T_1233, _T_1242) @[Bitwise.scala 102:21] + node _T_1244 = shr(_T_1240, 2) @[Bitwise.scala 103:21] + node _T_1245 = and(_T_1244, _T_1243) @[Bitwise.scala 103:31] + node _T_1246 = bits(_T_1240, 5, 0) @[Bitwise.scala 103:46] + node _T_1247 = shl(_T_1246, 2) @[Bitwise.scala 103:65] + node _T_1248 = not(_T_1243) @[Bitwise.scala 103:77] + node _T_1249 = and(_T_1247, _T_1248) @[Bitwise.scala 103:75] + node _T_1250 = or(_T_1245, _T_1249) @[Bitwise.scala 103:39] + node _T_1251 = bits(_T_1243, 6, 0) @[Bitwise.scala 102:28] + node _T_1252 = shl(_T_1251, 1) @[Bitwise.scala 102:47] + node _T_1253 = xor(_T_1243, _T_1252) @[Bitwise.scala 102:21] + node _T_1254 = shr(_T_1250, 1) @[Bitwise.scala 103:21] + node _T_1255 = and(_T_1254, _T_1253) @[Bitwise.scala 103:31] + node _T_1256 = bits(_T_1250, 6, 0) @[Bitwise.scala 103:46] + node _T_1257 = shl(_T_1256, 1) @[Bitwise.scala 103:65] + node _T_1258 = not(_T_1253) @[Bitwise.scala 103:77] + node _T_1259 = and(_T_1257, _T_1258) @[Bitwise.scala 103:75] + node _T_1260 = or(_T_1255, _T_1259) @[Bitwise.scala 103:39] + node _T_1261 = bits(store_byteen_ext_r, 5, 5) @[lsu_dccm_ctl.scala 247:98] + node _T_1262 = bits(_T_1261, 0, 0) @[lsu_dccm_ctl.scala 247:104] + node _T_1263 = bits(store_data_pre_hi_r, 15, 8) @[lsu_dccm_ctl.scala 247:130] + node _T_1264 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 247:162] + node _T_1265 = bits(_T_1264, 0, 0) @[lsu_dccm_ctl.scala 247:189] + node _T_1266 = bits(dccm_wr_data_Q, 15, 8) @[lsu_dccm_ctl.scala 247:211] + node _T_1267 = bits(io.sec_data_hi_r, 15, 8) @[lsu_dccm_ctl.scala 247:241] + node _T_1268 = mux(_T_1265, _T_1266, _T_1267) @[lsu_dccm_ctl.scala 247:148] + node _T_1269 = mux(_T_1262, _T_1263, _T_1268) @[lsu_dccm_ctl.scala 247:79] + node _T_1270 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1271 = xor(UInt<8>("h0ff"), _T_1270) @[Bitwise.scala 102:21] + node _T_1272 = shr(_T_1269, 4) @[Bitwise.scala 103:21] + node _T_1273 = and(_T_1272, _T_1271) @[Bitwise.scala 103:31] + node _T_1274 = bits(_T_1269, 3, 0) @[Bitwise.scala 103:46] + node _T_1275 = shl(_T_1274, 4) @[Bitwise.scala 103:65] + node _T_1276 = not(_T_1271) @[Bitwise.scala 103:77] + node _T_1277 = and(_T_1275, _T_1276) @[Bitwise.scala 103:75] + node _T_1278 = or(_T_1273, _T_1277) @[Bitwise.scala 103:39] + node _T_1279 = bits(_T_1271, 5, 0) @[Bitwise.scala 102:28] + node _T_1280 = shl(_T_1279, 2) @[Bitwise.scala 102:47] + node _T_1281 = xor(_T_1271, _T_1280) @[Bitwise.scala 102:21] + node _T_1282 = shr(_T_1278, 2) @[Bitwise.scala 103:21] + node _T_1283 = and(_T_1282, _T_1281) @[Bitwise.scala 103:31] + node _T_1284 = bits(_T_1278, 5, 0) @[Bitwise.scala 103:46] + node _T_1285 = shl(_T_1284, 2) @[Bitwise.scala 103:65] + node _T_1286 = not(_T_1281) @[Bitwise.scala 103:77] + node _T_1287 = and(_T_1285, _T_1286) @[Bitwise.scala 103:75] + node _T_1288 = or(_T_1283, _T_1287) @[Bitwise.scala 103:39] + node _T_1289 = bits(_T_1281, 6, 0) @[Bitwise.scala 102:28] + node _T_1290 = shl(_T_1289, 1) @[Bitwise.scala 102:47] + node _T_1291 = xor(_T_1281, _T_1290) @[Bitwise.scala 102:21] + node _T_1292 = shr(_T_1288, 1) @[Bitwise.scala 103:21] + node _T_1293 = and(_T_1292, _T_1291) @[Bitwise.scala 103:31] + node _T_1294 = bits(_T_1288, 6, 0) @[Bitwise.scala 103:46] + node _T_1295 = shl(_T_1294, 1) @[Bitwise.scala 103:65] + node _T_1296 = not(_T_1291) @[Bitwise.scala 103:77] + node _T_1297 = and(_T_1295, _T_1296) @[Bitwise.scala 103:75] + node _T_1298 = or(_T_1293, _T_1297) @[Bitwise.scala 103:39] + node _T_1299 = bits(store_byteen_ext_r, 6, 6) @[lsu_dccm_ctl.scala 247:98] + node _T_1300 = bits(_T_1299, 0, 0) @[lsu_dccm_ctl.scala 247:104] + node _T_1301 = bits(store_data_pre_hi_r, 23, 16) @[lsu_dccm_ctl.scala 247:130] + node _T_1302 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 247:162] + node _T_1303 = bits(_T_1302, 0, 0) @[lsu_dccm_ctl.scala 247:189] + node _T_1304 = bits(dccm_wr_data_Q, 23, 16) @[lsu_dccm_ctl.scala 247:211] + node _T_1305 = bits(io.sec_data_hi_r, 23, 16) @[lsu_dccm_ctl.scala 247:241] + node _T_1306 = mux(_T_1303, _T_1304, _T_1305) @[lsu_dccm_ctl.scala 247:148] + node _T_1307 = mux(_T_1300, _T_1301, _T_1306) @[lsu_dccm_ctl.scala 247:79] + node _T_1308 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1309 = xor(UInt<8>("h0ff"), _T_1308) @[Bitwise.scala 102:21] + node _T_1310 = shr(_T_1307, 4) @[Bitwise.scala 103:21] + node _T_1311 = and(_T_1310, _T_1309) @[Bitwise.scala 103:31] + node _T_1312 = bits(_T_1307, 3, 0) @[Bitwise.scala 103:46] + node _T_1313 = shl(_T_1312, 4) @[Bitwise.scala 103:65] + node _T_1314 = not(_T_1309) @[Bitwise.scala 103:77] + node _T_1315 = and(_T_1313, _T_1314) @[Bitwise.scala 103:75] + node _T_1316 = or(_T_1311, _T_1315) @[Bitwise.scala 103:39] + node _T_1317 = bits(_T_1309, 5, 0) @[Bitwise.scala 102:28] + node _T_1318 = shl(_T_1317, 2) @[Bitwise.scala 102:47] + node _T_1319 = xor(_T_1309, _T_1318) @[Bitwise.scala 102:21] + node _T_1320 = shr(_T_1316, 2) @[Bitwise.scala 103:21] + node _T_1321 = and(_T_1320, _T_1319) @[Bitwise.scala 103:31] + node _T_1322 = bits(_T_1316, 5, 0) @[Bitwise.scala 103:46] + node _T_1323 = shl(_T_1322, 2) @[Bitwise.scala 103:65] + node _T_1324 = not(_T_1319) @[Bitwise.scala 103:77] + node _T_1325 = and(_T_1323, _T_1324) @[Bitwise.scala 103:75] + node _T_1326 = or(_T_1321, _T_1325) @[Bitwise.scala 103:39] + node _T_1327 = bits(_T_1319, 6, 0) @[Bitwise.scala 102:28] + node _T_1328 = shl(_T_1327, 1) @[Bitwise.scala 102:47] + node _T_1329 = xor(_T_1319, _T_1328) @[Bitwise.scala 102:21] + node _T_1330 = shr(_T_1326, 1) @[Bitwise.scala 103:21] + node _T_1331 = and(_T_1330, _T_1329) @[Bitwise.scala 103:31] + node _T_1332 = bits(_T_1326, 6, 0) @[Bitwise.scala 103:46] + node _T_1333 = shl(_T_1332, 1) @[Bitwise.scala 103:65] + node _T_1334 = not(_T_1329) @[Bitwise.scala 103:77] + node _T_1335 = and(_T_1333, _T_1334) @[Bitwise.scala 103:75] + node _T_1336 = or(_T_1331, _T_1335) @[Bitwise.scala 103:39] + node _T_1337 = bits(store_byteen_ext_r, 7, 7) @[lsu_dccm_ctl.scala 247:98] + node _T_1338 = bits(_T_1337, 0, 0) @[lsu_dccm_ctl.scala 247:104] + node _T_1339 = bits(store_data_pre_hi_r, 31, 24) @[lsu_dccm_ctl.scala 247:130] + node _T_1340 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 247:162] + node _T_1341 = bits(_T_1340, 0, 0) @[lsu_dccm_ctl.scala 247:189] + node _T_1342 = bits(dccm_wr_data_Q, 31, 24) @[lsu_dccm_ctl.scala 247:211] + node _T_1343 = bits(io.sec_data_hi_r, 31, 24) @[lsu_dccm_ctl.scala 247:241] + node _T_1344 = mux(_T_1341, _T_1342, _T_1343) @[lsu_dccm_ctl.scala 247:148] + node _T_1345 = mux(_T_1338, _T_1339, _T_1344) @[lsu_dccm_ctl.scala 247:79] + node _T_1346 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1347 = xor(UInt<8>("h0ff"), _T_1346) @[Bitwise.scala 102:21] + node _T_1348 = shr(_T_1345, 4) @[Bitwise.scala 103:21] + node _T_1349 = and(_T_1348, _T_1347) @[Bitwise.scala 103:31] + node _T_1350 = bits(_T_1345, 3, 0) @[Bitwise.scala 103:46] + node _T_1351 = shl(_T_1350, 4) @[Bitwise.scala 103:65] + node _T_1352 = not(_T_1347) @[Bitwise.scala 103:77] + node _T_1353 = and(_T_1351, _T_1352) @[Bitwise.scala 103:75] + node _T_1354 = or(_T_1349, _T_1353) @[Bitwise.scala 103:39] + node _T_1355 = bits(_T_1347, 5, 0) @[Bitwise.scala 102:28] + node _T_1356 = shl(_T_1355, 2) @[Bitwise.scala 102:47] + node _T_1357 = xor(_T_1347, _T_1356) @[Bitwise.scala 102:21] + node _T_1358 = shr(_T_1354, 2) @[Bitwise.scala 103:21] + node _T_1359 = and(_T_1358, _T_1357) @[Bitwise.scala 103:31] + node _T_1360 = bits(_T_1354, 5, 0) @[Bitwise.scala 103:46] + node _T_1361 = shl(_T_1360, 2) @[Bitwise.scala 103:65] + node _T_1362 = not(_T_1357) @[Bitwise.scala 103:77] + node _T_1363 = and(_T_1361, _T_1362) @[Bitwise.scala 103:75] + node _T_1364 = or(_T_1359, _T_1363) @[Bitwise.scala 103:39] + node _T_1365 = bits(_T_1357, 6, 0) @[Bitwise.scala 102:28] + node _T_1366 = shl(_T_1365, 1) @[Bitwise.scala 102:47] + node _T_1367 = xor(_T_1357, _T_1366) @[Bitwise.scala 102:21] + node _T_1368 = shr(_T_1364, 1) @[Bitwise.scala 103:21] + node _T_1369 = and(_T_1368, _T_1367) @[Bitwise.scala 103:31] + node _T_1370 = bits(_T_1364, 6, 0) @[Bitwise.scala 103:46] + node _T_1371 = shl(_T_1370, 1) @[Bitwise.scala 103:65] + node _T_1372 = not(_T_1367) @[Bitwise.scala 103:77] + node _T_1373 = and(_T_1371, _T_1372) @[Bitwise.scala 103:75] + node _T_1374 = or(_T_1369, _T_1373) @[Bitwise.scala 103:39] + wire _T_1375 : UInt<8>[4] @[lsu_dccm_ctl.scala 247:63] + _T_1375[0] <= _T_1260 @[lsu_dccm_ctl.scala 247:63] + _T_1375[1] <= _T_1298 @[lsu_dccm_ctl.scala 247:63] + _T_1375[2] <= _T_1336 @[lsu_dccm_ctl.scala 247:63] + _T_1375[3] <= _T_1374 @[lsu_dccm_ctl.scala 247:63] + node _T_1376 = cat(_T_1375[2], _T_1375[3]) @[Cat.scala 29:58] + node _T_1377 = cat(_T_1375[0], _T_1375[1]) @[Cat.scala 29:58] + node _T_1378 = cat(_T_1377, _T_1376) @[Cat.scala 29:58] + node _T_1379 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] + node _T_1380 = xor(UInt<32>("h0ffffffff"), _T_1379) @[Bitwise.scala 102:21] + node _T_1381 = shr(_T_1378, 16) @[Bitwise.scala 103:21] + node _T_1382 = and(_T_1381, _T_1380) @[Bitwise.scala 103:31] + node _T_1383 = bits(_T_1378, 15, 0) @[Bitwise.scala 103:46] + node _T_1384 = shl(_T_1383, 16) @[Bitwise.scala 103:65] + node _T_1385 = not(_T_1380) @[Bitwise.scala 103:77] + node _T_1386 = and(_T_1384, _T_1385) @[Bitwise.scala 103:75] + node _T_1387 = or(_T_1382, _T_1386) @[Bitwise.scala 103:39] + node _T_1388 = bits(_T_1380, 23, 0) @[Bitwise.scala 102:28] + node _T_1389 = shl(_T_1388, 8) @[Bitwise.scala 102:47] + node _T_1390 = xor(_T_1380, _T_1389) @[Bitwise.scala 102:21] + node _T_1391 = shr(_T_1387, 8) @[Bitwise.scala 103:21] + node _T_1392 = and(_T_1391, _T_1390) @[Bitwise.scala 103:31] + node _T_1393 = bits(_T_1387, 23, 0) @[Bitwise.scala 103:46] + node _T_1394 = shl(_T_1393, 8) @[Bitwise.scala 103:65] + node _T_1395 = not(_T_1390) @[Bitwise.scala 103:77] + node _T_1396 = and(_T_1394, _T_1395) @[Bitwise.scala 103:75] + node _T_1397 = or(_T_1392, _T_1396) @[Bitwise.scala 103:39] + node _T_1398 = bits(_T_1390, 27, 0) @[Bitwise.scala 102:28] + node _T_1399 = shl(_T_1398, 4) @[Bitwise.scala 102:47] + node _T_1400 = xor(_T_1390, _T_1399) @[Bitwise.scala 102:21] + node _T_1401 = shr(_T_1397, 4) @[Bitwise.scala 103:21] + node _T_1402 = and(_T_1401, _T_1400) @[Bitwise.scala 103:31] + node _T_1403 = bits(_T_1397, 27, 0) @[Bitwise.scala 103:46] + node _T_1404 = shl(_T_1403, 4) @[Bitwise.scala 103:65] + node _T_1405 = not(_T_1400) @[Bitwise.scala 103:77] + node _T_1406 = and(_T_1404, _T_1405) @[Bitwise.scala 103:75] + node _T_1407 = or(_T_1402, _T_1406) @[Bitwise.scala 103:39] + node _T_1408 = bits(_T_1400, 29, 0) @[Bitwise.scala 102:28] + node _T_1409 = shl(_T_1408, 2) @[Bitwise.scala 102:47] + node _T_1410 = xor(_T_1400, _T_1409) @[Bitwise.scala 102:21] + node _T_1411 = shr(_T_1407, 2) @[Bitwise.scala 103:21] + node _T_1412 = and(_T_1411, _T_1410) @[Bitwise.scala 103:31] + node _T_1413 = bits(_T_1407, 29, 0) @[Bitwise.scala 103:46] + node _T_1414 = shl(_T_1413, 2) @[Bitwise.scala 103:65] + node _T_1415 = not(_T_1410) @[Bitwise.scala 103:77] + node _T_1416 = and(_T_1414, _T_1415) @[Bitwise.scala 103:75] + node _T_1417 = or(_T_1412, _T_1416) @[Bitwise.scala 103:39] + node _T_1418 = bits(_T_1410, 30, 0) @[Bitwise.scala 102:28] + node _T_1419 = shl(_T_1418, 1) @[Bitwise.scala 102:47] + node _T_1420 = xor(_T_1410, _T_1419) @[Bitwise.scala 102:21] + node _T_1421 = shr(_T_1417, 1) @[Bitwise.scala 103:21] + node _T_1422 = and(_T_1421, _T_1420) @[Bitwise.scala 103:31] + node _T_1423 = bits(_T_1417, 30, 0) @[Bitwise.scala 103:46] + node _T_1424 = shl(_T_1423, 1) @[Bitwise.scala 103:65] + node _T_1425 = not(_T_1420) @[Bitwise.scala 103:77] + node _T_1426 = and(_T_1424, _T_1425) @[Bitwise.scala 103:75] + node _T_1427 = or(_T_1422, _T_1426) @[Bitwise.scala 103:39] + io.store_data_hi_r <= _T_1427 @[lsu_dccm_ctl.scala 247:29] + node _T_1428 = bits(store_byteen_ext_r, 0, 0) @[lsu_dccm_ctl.scala 248:98] + node _T_1429 = bits(_T_1428, 0, 0) @[lsu_dccm_ctl.scala 248:102] + node _T_1430 = bits(store_data_pre_lo_r, 7, 0) @[lsu_dccm_ctl.scala 248:130] + node _T_1431 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 248:174] + node _T_1432 = bits(_T_1431, 0, 0) @[lsu_dccm_ctl.scala 248:199] + node _T_1433 = bits(io.stbuf_data_any, 7, 0) @[lsu_dccm_ctl.scala 248:223] + node _T_1434 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 248:256] + node _T_1435 = bits(_T_1434, 0, 0) @[lsu_dccm_ctl.scala 248:283] + node _T_1436 = bits(dccm_wr_data_Q, 7, 0) @[lsu_dccm_ctl.scala 248:305] + node _T_1437 = bits(io.sec_data_lo_r, 7, 0) @[lsu_dccm_ctl.scala 248:335] + node _T_1438 = mux(_T_1435, _T_1436, _T_1437) @[lsu_dccm_ctl.scala 248:242] + node _T_1439 = mux(_T_1432, _T_1433, _T_1438) @[lsu_dccm_ctl.scala 248:148] + node _T_1440 = mux(_T_1429, _T_1430, _T_1439) @[lsu_dccm_ctl.scala 248:79] + node _T_1441 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1442 = xor(UInt<8>("h0ff"), _T_1441) @[Bitwise.scala 102:21] + node _T_1443 = shr(_T_1440, 4) @[Bitwise.scala 103:21] + node _T_1444 = and(_T_1443, _T_1442) @[Bitwise.scala 103:31] + node _T_1445 = bits(_T_1440, 3, 0) @[Bitwise.scala 103:46] + node _T_1446 = shl(_T_1445, 4) @[Bitwise.scala 103:65] + node _T_1447 = not(_T_1442) @[Bitwise.scala 103:77] + node _T_1448 = and(_T_1446, _T_1447) @[Bitwise.scala 103:75] + node _T_1449 = or(_T_1444, _T_1448) @[Bitwise.scala 103:39] + node _T_1450 = bits(_T_1442, 5, 0) @[Bitwise.scala 102:28] + node _T_1451 = shl(_T_1450, 2) @[Bitwise.scala 102:47] + node _T_1452 = xor(_T_1442, _T_1451) @[Bitwise.scala 102:21] + node _T_1453 = shr(_T_1449, 2) @[Bitwise.scala 103:21] + node _T_1454 = and(_T_1453, _T_1452) @[Bitwise.scala 103:31] + node _T_1455 = bits(_T_1449, 5, 0) @[Bitwise.scala 103:46] + node _T_1456 = shl(_T_1455, 2) @[Bitwise.scala 103:65] + node _T_1457 = not(_T_1452) @[Bitwise.scala 103:77] + node _T_1458 = and(_T_1456, _T_1457) @[Bitwise.scala 103:75] + node _T_1459 = or(_T_1454, _T_1458) @[Bitwise.scala 103:39] + node _T_1460 = bits(_T_1452, 6, 0) @[Bitwise.scala 102:28] + node _T_1461 = shl(_T_1460, 1) @[Bitwise.scala 102:47] + node _T_1462 = xor(_T_1452, _T_1461) @[Bitwise.scala 102:21] + node _T_1463 = shr(_T_1459, 1) @[Bitwise.scala 103:21] + node _T_1464 = and(_T_1463, _T_1462) @[Bitwise.scala 103:31] + node _T_1465 = bits(_T_1459, 6, 0) @[Bitwise.scala 103:46] + node _T_1466 = shl(_T_1465, 1) @[Bitwise.scala 103:65] + node _T_1467 = not(_T_1462) @[Bitwise.scala 103:77] + node _T_1468 = and(_T_1466, _T_1467) @[Bitwise.scala 103:75] + node _T_1469 = or(_T_1464, _T_1468) @[Bitwise.scala 103:39] + node _T_1470 = bits(store_byteen_ext_r, 1, 1) @[lsu_dccm_ctl.scala 248:98] + node _T_1471 = bits(_T_1470, 0, 0) @[lsu_dccm_ctl.scala 248:102] + node _T_1472 = bits(store_data_pre_lo_r, 15, 8) @[lsu_dccm_ctl.scala 248:130] + node _T_1473 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 248:174] + node _T_1474 = bits(_T_1473, 0, 0) @[lsu_dccm_ctl.scala 248:199] + node _T_1475 = bits(io.stbuf_data_any, 15, 8) @[lsu_dccm_ctl.scala 248:223] + node _T_1476 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 248:256] + node _T_1477 = bits(_T_1476, 0, 0) @[lsu_dccm_ctl.scala 248:283] + node _T_1478 = bits(dccm_wr_data_Q, 15, 8) @[lsu_dccm_ctl.scala 248:305] + node _T_1479 = bits(io.sec_data_lo_r, 15, 8) @[lsu_dccm_ctl.scala 248:335] + node _T_1480 = mux(_T_1477, _T_1478, _T_1479) @[lsu_dccm_ctl.scala 248:242] + node _T_1481 = mux(_T_1474, _T_1475, _T_1480) @[lsu_dccm_ctl.scala 248:148] + node _T_1482 = mux(_T_1471, _T_1472, _T_1481) @[lsu_dccm_ctl.scala 248:79] + node _T_1483 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1484 = xor(UInt<8>("h0ff"), _T_1483) @[Bitwise.scala 102:21] + node _T_1485 = shr(_T_1482, 4) @[Bitwise.scala 103:21] + node _T_1486 = and(_T_1485, _T_1484) @[Bitwise.scala 103:31] + node _T_1487 = bits(_T_1482, 3, 0) @[Bitwise.scala 103:46] + node _T_1488 = shl(_T_1487, 4) @[Bitwise.scala 103:65] + node _T_1489 = not(_T_1484) @[Bitwise.scala 103:77] + node _T_1490 = and(_T_1488, _T_1489) @[Bitwise.scala 103:75] + node _T_1491 = or(_T_1486, _T_1490) @[Bitwise.scala 103:39] + node _T_1492 = bits(_T_1484, 5, 0) @[Bitwise.scala 102:28] + node _T_1493 = shl(_T_1492, 2) @[Bitwise.scala 102:47] + node _T_1494 = xor(_T_1484, _T_1493) @[Bitwise.scala 102:21] + node _T_1495 = shr(_T_1491, 2) @[Bitwise.scala 103:21] + node _T_1496 = and(_T_1495, _T_1494) @[Bitwise.scala 103:31] + node _T_1497 = bits(_T_1491, 5, 0) @[Bitwise.scala 103:46] + node _T_1498 = shl(_T_1497, 2) @[Bitwise.scala 103:65] + node _T_1499 = not(_T_1494) @[Bitwise.scala 103:77] + node _T_1500 = and(_T_1498, _T_1499) @[Bitwise.scala 103:75] + node _T_1501 = or(_T_1496, _T_1500) @[Bitwise.scala 103:39] + node _T_1502 = bits(_T_1494, 6, 0) @[Bitwise.scala 102:28] + node _T_1503 = shl(_T_1502, 1) @[Bitwise.scala 102:47] + node _T_1504 = xor(_T_1494, _T_1503) @[Bitwise.scala 102:21] + node _T_1505 = shr(_T_1501, 1) @[Bitwise.scala 103:21] + node _T_1506 = and(_T_1505, _T_1504) @[Bitwise.scala 103:31] + node _T_1507 = bits(_T_1501, 6, 0) @[Bitwise.scala 103:46] + node _T_1508 = shl(_T_1507, 1) @[Bitwise.scala 103:65] + node _T_1509 = not(_T_1504) @[Bitwise.scala 103:77] + node _T_1510 = and(_T_1508, _T_1509) @[Bitwise.scala 103:75] + node _T_1511 = or(_T_1506, _T_1510) @[Bitwise.scala 103:39] + node _T_1512 = bits(store_byteen_ext_r, 2, 2) @[lsu_dccm_ctl.scala 248:98] + node _T_1513 = bits(_T_1512, 0, 0) @[lsu_dccm_ctl.scala 248:102] + node _T_1514 = bits(store_data_pre_lo_r, 23, 16) @[lsu_dccm_ctl.scala 248:130] + node _T_1515 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 248:174] + node _T_1516 = bits(_T_1515, 0, 0) @[lsu_dccm_ctl.scala 248:199] + node _T_1517 = bits(io.stbuf_data_any, 23, 16) @[lsu_dccm_ctl.scala 248:223] + node _T_1518 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 248:256] + node _T_1519 = bits(_T_1518, 0, 0) @[lsu_dccm_ctl.scala 248:283] + node _T_1520 = bits(dccm_wr_data_Q, 23, 16) @[lsu_dccm_ctl.scala 248:305] + node _T_1521 = bits(io.sec_data_lo_r, 23, 16) @[lsu_dccm_ctl.scala 248:335] + node _T_1522 = mux(_T_1519, _T_1520, _T_1521) @[lsu_dccm_ctl.scala 248:242] + node _T_1523 = mux(_T_1516, _T_1517, _T_1522) @[lsu_dccm_ctl.scala 248:148] + node _T_1524 = mux(_T_1513, _T_1514, _T_1523) @[lsu_dccm_ctl.scala 248:79] + node _T_1525 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1526 = xor(UInt<8>("h0ff"), _T_1525) @[Bitwise.scala 102:21] + node _T_1527 = shr(_T_1524, 4) @[Bitwise.scala 103:21] + node _T_1528 = and(_T_1527, _T_1526) @[Bitwise.scala 103:31] + node _T_1529 = bits(_T_1524, 3, 0) @[Bitwise.scala 103:46] + node _T_1530 = shl(_T_1529, 4) @[Bitwise.scala 103:65] + node _T_1531 = not(_T_1526) @[Bitwise.scala 103:77] + node _T_1532 = and(_T_1530, _T_1531) @[Bitwise.scala 103:75] + node _T_1533 = or(_T_1528, _T_1532) @[Bitwise.scala 103:39] + node _T_1534 = bits(_T_1526, 5, 0) @[Bitwise.scala 102:28] + node _T_1535 = shl(_T_1534, 2) @[Bitwise.scala 102:47] + node _T_1536 = xor(_T_1526, _T_1535) @[Bitwise.scala 102:21] + node _T_1537 = shr(_T_1533, 2) @[Bitwise.scala 103:21] + node _T_1538 = and(_T_1537, _T_1536) @[Bitwise.scala 103:31] + node _T_1539 = bits(_T_1533, 5, 0) @[Bitwise.scala 103:46] + node _T_1540 = shl(_T_1539, 2) @[Bitwise.scala 103:65] + node _T_1541 = not(_T_1536) @[Bitwise.scala 103:77] + node _T_1542 = and(_T_1540, _T_1541) @[Bitwise.scala 103:75] + node _T_1543 = or(_T_1538, _T_1542) @[Bitwise.scala 103:39] + node _T_1544 = bits(_T_1536, 6, 0) @[Bitwise.scala 102:28] + node _T_1545 = shl(_T_1544, 1) @[Bitwise.scala 102:47] + node _T_1546 = xor(_T_1536, _T_1545) @[Bitwise.scala 102:21] + node _T_1547 = shr(_T_1543, 1) @[Bitwise.scala 103:21] + node _T_1548 = and(_T_1547, _T_1546) @[Bitwise.scala 103:31] + node _T_1549 = bits(_T_1543, 6, 0) @[Bitwise.scala 103:46] + node _T_1550 = shl(_T_1549, 1) @[Bitwise.scala 103:65] + node _T_1551 = not(_T_1546) @[Bitwise.scala 103:77] + node _T_1552 = and(_T_1550, _T_1551) @[Bitwise.scala 103:75] + node _T_1553 = or(_T_1548, _T_1552) @[Bitwise.scala 103:39] + node _T_1554 = bits(store_byteen_ext_r, 3, 3) @[lsu_dccm_ctl.scala 248:98] + node _T_1555 = bits(_T_1554, 0, 0) @[lsu_dccm_ctl.scala 248:102] + node _T_1556 = bits(store_data_pre_lo_r, 31, 24) @[lsu_dccm_ctl.scala 248:130] + node _T_1557 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 248:174] + node _T_1558 = bits(_T_1557, 0, 0) @[lsu_dccm_ctl.scala 248:199] + node _T_1559 = bits(io.stbuf_data_any, 31, 24) @[lsu_dccm_ctl.scala 248:223] + node _T_1560 = and(dccm_wren_Q, dccm_wr_bypass_d_m_lo_Q) @[lsu_dccm_ctl.scala 248:256] + node _T_1561 = bits(_T_1560, 0, 0) @[lsu_dccm_ctl.scala 248:283] + node _T_1562 = bits(dccm_wr_data_Q, 31, 24) @[lsu_dccm_ctl.scala 248:305] + node _T_1563 = bits(io.sec_data_lo_r, 31, 24) @[lsu_dccm_ctl.scala 248:335] + node _T_1564 = mux(_T_1561, _T_1562, _T_1563) @[lsu_dccm_ctl.scala 248:242] + node _T_1565 = mux(_T_1558, _T_1559, _T_1564) @[lsu_dccm_ctl.scala 248:148] + node _T_1566 = mux(_T_1555, _T_1556, _T_1565) @[lsu_dccm_ctl.scala 248:79] + node _T_1567 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1568 = xor(UInt<8>("h0ff"), _T_1567) @[Bitwise.scala 102:21] + node _T_1569 = shr(_T_1566, 4) @[Bitwise.scala 103:21] + node _T_1570 = and(_T_1569, _T_1568) @[Bitwise.scala 103:31] + node _T_1571 = bits(_T_1566, 3, 0) @[Bitwise.scala 103:46] + node _T_1572 = shl(_T_1571, 4) @[Bitwise.scala 103:65] + node _T_1573 = not(_T_1568) @[Bitwise.scala 103:77] + node _T_1574 = and(_T_1572, _T_1573) @[Bitwise.scala 103:75] + node _T_1575 = or(_T_1570, _T_1574) @[Bitwise.scala 103:39] + node _T_1576 = bits(_T_1568, 5, 0) @[Bitwise.scala 102:28] + node _T_1577 = shl(_T_1576, 2) @[Bitwise.scala 102:47] + node _T_1578 = xor(_T_1568, _T_1577) @[Bitwise.scala 102:21] + node _T_1579 = shr(_T_1575, 2) @[Bitwise.scala 103:21] + node _T_1580 = and(_T_1579, _T_1578) @[Bitwise.scala 103:31] + node _T_1581 = bits(_T_1575, 5, 0) @[Bitwise.scala 103:46] + node _T_1582 = shl(_T_1581, 2) @[Bitwise.scala 103:65] + node _T_1583 = not(_T_1578) @[Bitwise.scala 103:77] + node _T_1584 = and(_T_1582, _T_1583) @[Bitwise.scala 103:75] + node _T_1585 = or(_T_1580, _T_1584) @[Bitwise.scala 103:39] + node _T_1586 = bits(_T_1578, 6, 0) @[Bitwise.scala 102:28] + node _T_1587 = shl(_T_1586, 1) @[Bitwise.scala 102:47] + node _T_1588 = xor(_T_1578, _T_1587) @[Bitwise.scala 102:21] + node _T_1589 = shr(_T_1585, 1) @[Bitwise.scala 103:21] + node _T_1590 = and(_T_1589, _T_1588) @[Bitwise.scala 103:31] + node _T_1591 = bits(_T_1585, 6, 0) @[Bitwise.scala 103:46] + node _T_1592 = shl(_T_1591, 1) @[Bitwise.scala 103:65] + node _T_1593 = not(_T_1588) @[Bitwise.scala 103:77] + node _T_1594 = and(_T_1592, _T_1593) @[Bitwise.scala 103:75] + node _T_1595 = or(_T_1590, _T_1594) @[Bitwise.scala 103:39] + wire _T_1596 : UInt<8>[4] @[lsu_dccm_ctl.scala 248:63] + _T_1596[0] <= _T_1469 @[lsu_dccm_ctl.scala 248:63] + _T_1596[1] <= _T_1511 @[lsu_dccm_ctl.scala 248:63] + _T_1596[2] <= _T_1553 @[lsu_dccm_ctl.scala 248:63] + _T_1596[3] <= _T_1595 @[lsu_dccm_ctl.scala 248:63] + node _T_1597 = cat(_T_1596[2], _T_1596[3]) @[Cat.scala 29:58] + node _T_1598 = cat(_T_1596[0], _T_1596[1]) @[Cat.scala 29:58] + node _T_1599 = cat(_T_1598, _T_1597) @[Cat.scala 29:58] + node _T_1600 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] + node _T_1601 = xor(UInt<32>("h0ffffffff"), _T_1600) @[Bitwise.scala 102:21] + node _T_1602 = shr(_T_1599, 16) @[Bitwise.scala 103:21] + node _T_1603 = and(_T_1602, _T_1601) @[Bitwise.scala 103:31] + node _T_1604 = bits(_T_1599, 15, 0) @[Bitwise.scala 103:46] + node _T_1605 = shl(_T_1604, 16) @[Bitwise.scala 103:65] + node _T_1606 = not(_T_1601) @[Bitwise.scala 103:77] + node _T_1607 = and(_T_1605, _T_1606) @[Bitwise.scala 103:75] + node _T_1608 = or(_T_1603, _T_1607) @[Bitwise.scala 103:39] + node _T_1609 = bits(_T_1601, 23, 0) @[Bitwise.scala 102:28] + node _T_1610 = shl(_T_1609, 8) @[Bitwise.scala 102:47] + node _T_1611 = xor(_T_1601, _T_1610) @[Bitwise.scala 102:21] + node _T_1612 = shr(_T_1608, 8) @[Bitwise.scala 103:21] + node _T_1613 = and(_T_1612, _T_1611) @[Bitwise.scala 103:31] + node _T_1614 = bits(_T_1608, 23, 0) @[Bitwise.scala 103:46] + node _T_1615 = shl(_T_1614, 8) @[Bitwise.scala 103:65] + node _T_1616 = not(_T_1611) @[Bitwise.scala 103:77] + node _T_1617 = and(_T_1615, _T_1616) @[Bitwise.scala 103:75] + node _T_1618 = or(_T_1613, _T_1617) @[Bitwise.scala 103:39] + node _T_1619 = bits(_T_1611, 27, 0) @[Bitwise.scala 102:28] + node _T_1620 = shl(_T_1619, 4) @[Bitwise.scala 102:47] + node _T_1621 = xor(_T_1611, _T_1620) @[Bitwise.scala 102:21] + node _T_1622 = shr(_T_1618, 4) @[Bitwise.scala 103:21] + node _T_1623 = and(_T_1622, _T_1621) @[Bitwise.scala 103:31] + node _T_1624 = bits(_T_1618, 27, 0) @[Bitwise.scala 103:46] + node _T_1625 = shl(_T_1624, 4) @[Bitwise.scala 103:65] + node _T_1626 = not(_T_1621) @[Bitwise.scala 103:77] + node _T_1627 = and(_T_1625, _T_1626) @[Bitwise.scala 103:75] + node _T_1628 = or(_T_1623, _T_1627) @[Bitwise.scala 103:39] + node _T_1629 = bits(_T_1621, 29, 0) @[Bitwise.scala 102:28] + node _T_1630 = shl(_T_1629, 2) @[Bitwise.scala 102:47] + node _T_1631 = xor(_T_1621, _T_1630) @[Bitwise.scala 102:21] + node _T_1632 = shr(_T_1628, 2) @[Bitwise.scala 103:21] + node _T_1633 = and(_T_1632, _T_1631) @[Bitwise.scala 103:31] + node _T_1634 = bits(_T_1628, 29, 0) @[Bitwise.scala 103:46] + node _T_1635 = shl(_T_1634, 2) @[Bitwise.scala 103:65] + node _T_1636 = not(_T_1631) @[Bitwise.scala 103:77] + node _T_1637 = and(_T_1635, _T_1636) @[Bitwise.scala 103:75] + node _T_1638 = or(_T_1633, _T_1637) @[Bitwise.scala 103:39] + node _T_1639 = bits(_T_1631, 30, 0) @[Bitwise.scala 102:28] + node _T_1640 = shl(_T_1639, 1) @[Bitwise.scala 102:47] + node _T_1641 = xor(_T_1631, _T_1640) @[Bitwise.scala 102:21] + node _T_1642 = shr(_T_1638, 1) @[Bitwise.scala 103:21] + node _T_1643 = and(_T_1642, _T_1641) @[Bitwise.scala 103:31] + node _T_1644 = bits(_T_1638, 30, 0) @[Bitwise.scala 103:46] + node _T_1645 = shl(_T_1644, 1) @[Bitwise.scala 103:65] + node _T_1646 = not(_T_1641) @[Bitwise.scala 103:77] + node _T_1647 = and(_T_1645, _T_1646) @[Bitwise.scala 103:75] + node _T_1648 = or(_T_1643, _T_1647) @[Bitwise.scala 103:39] + io.store_datafn_lo_r <= _T_1648 @[lsu_dccm_ctl.scala 248:29] + node _T_1649 = bits(store_byteen_ext_r, 4, 4) @[lsu_dccm_ctl.scala 249:98] + node _T_1650 = bits(_T_1649, 0, 0) @[lsu_dccm_ctl.scala 249:104] + node _T_1651 = bits(store_data_pre_hi_r, 7, 0) @[lsu_dccm_ctl.scala 249:130] + node _T_1652 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 249:174] + node _T_1653 = bits(_T_1652, 0, 0) @[lsu_dccm_ctl.scala 249:199] + node _T_1654 = bits(io.stbuf_data_any, 7, 0) @[lsu_dccm_ctl.scala 249:223] + node _T_1655 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 249:256] + node _T_1656 = bits(_T_1655, 0, 0) @[lsu_dccm_ctl.scala 249:283] + node _T_1657 = bits(dccm_wr_data_Q, 7, 0) @[lsu_dccm_ctl.scala 249:305] + node _T_1658 = bits(io.sec_data_hi_r, 7, 0) @[lsu_dccm_ctl.scala 249:335] + node _T_1659 = mux(_T_1656, _T_1657, _T_1658) @[lsu_dccm_ctl.scala 249:242] + node _T_1660 = mux(_T_1653, _T_1654, _T_1659) @[lsu_dccm_ctl.scala 249:148] + node _T_1661 = mux(_T_1650, _T_1651, _T_1660) @[lsu_dccm_ctl.scala 249:79] + node _T_1662 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1663 = xor(UInt<8>("h0ff"), _T_1662) @[Bitwise.scala 102:21] + node _T_1664 = shr(_T_1661, 4) @[Bitwise.scala 103:21] + node _T_1665 = and(_T_1664, _T_1663) @[Bitwise.scala 103:31] + node _T_1666 = bits(_T_1661, 3, 0) @[Bitwise.scala 103:46] + node _T_1667 = shl(_T_1666, 4) @[Bitwise.scala 103:65] + node _T_1668 = not(_T_1663) @[Bitwise.scala 103:77] + node _T_1669 = and(_T_1667, _T_1668) @[Bitwise.scala 103:75] + node _T_1670 = or(_T_1665, _T_1669) @[Bitwise.scala 103:39] + node _T_1671 = bits(_T_1663, 5, 0) @[Bitwise.scala 102:28] + node _T_1672 = shl(_T_1671, 2) @[Bitwise.scala 102:47] + node _T_1673 = xor(_T_1663, _T_1672) @[Bitwise.scala 102:21] + node _T_1674 = shr(_T_1670, 2) @[Bitwise.scala 103:21] + node _T_1675 = and(_T_1674, _T_1673) @[Bitwise.scala 103:31] + node _T_1676 = bits(_T_1670, 5, 0) @[Bitwise.scala 103:46] + node _T_1677 = shl(_T_1676, 2) @[Bitwise.scala 103:65] + node _T_1678 = not(_T_1673) @[Bitwise.scala 103:77] + node _T_1679 = and(_T_1677, _T_1678) @[Bitwise.scala 103:75] + node _T_1680 = or(_T_1675, _T_1679) @[Bitwise.scala 103:39] + node _T_1681 = bits(_T_1673, 6, 0) @[Bitwise.scala 102:28] + node _T_1682 = shl(_T_1681, 1) @[Bitwise.scala 102:47] + node _T_1683 = xor(_T_1673, _T_1682) @[Bitwise.scala 102:21] + node _T_1684 = shr(_T_1680, 1) @[Bitwise.scala 103:21] + node _T_1685 = and(_T_1684, _T_1683) @[Bitwise.scala 103:31] + node _T_1686 = bits(_T_1680, 6, 0) @[Bitwise.scala 103:46] + node _T_1687 = shl(_T_1686, 1) @[Bitwise.scala 103:65] + node _T_1688 = not(_T_1683) @[Bitwise.scala 103:77] + node _T_1689 = and(_T_1687, _T_1688) @[Bitwise.scala 103:75] + node _T_1690 = or(_T_1685, _T_1689) @[Bitwise.scala 103:39] + node _T_1691 = bits(store_byteen_ext_r, 5, 5) @[lsu_dccm_ctl.scala 249:98] + node _T_1692 = bits(_T_1691, 0, 0) @[lsu_dccm_ctl.scala 249:104] + node _T_1693 = bits(store_data_pre_hi_r, 15, 8) @[lsu_dccm_ctl.scala 249:130] + node _T_1694 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 249:174] + node _T_1695 = bits(_T_1694, 0, 0) @[lsu_dccm_ctl.scala 249:199] + node _T_1696 = bits(io.stbuf_data_any, 15, 8) @[lsu_dccm_ctl.scala 249:223] + node _T_1697 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 249:256] + node _T_1698 = bits(_T_1697, 0, 0) @[lsu_dccm_ctl.scala 249:283] + node _T_1699 = bits(dccm_wr_data_Q, 15, 8) @[lsu_dccm_ctl.scala 249:305] + node _T_1700 = bits(io.sec_data_hi_r, 15, 8) @[lsu_dccm_ctl.scala 249:335] + node _T_1701 = mux(_T_1698, _T_1699, _T_1700) @[lsu_dccm_ctl.scala 249:242] + node _T_1702 = mux(_T_1695, _T_1696, _T_1701) @[lsu_dccm_ctl.scala 249:148] + node _T_1703 = mux(_T_1692, _T_1693, _T_1702) @[lsu_dccm_ctl.scala 249:79] + node _T_1704 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1705 = xor(UInt<8>("h0ff"), _T_1704) @[Bitwise.scala 102:21] + node _T_1706 = shr(_T_1703, 4) @[Bitwise.scala 103:21] + node _T_1707 = and(_T_1706, _T_1705) @[Bitwise.scala 103:31] + node _T_1708 = bits(_T_1703, 3, 0) @[Bitwise.scala 103:46] + node _T_1709 = shl(_T_1708, 4) @[Bitwise.scala 103:65] + node _T_1710 = not(_T_1705) @[Bitwise.scala 103:77] + node _T_1711 = and(_T_1709, _T_1710) @[Bitwise.scala 103:75] + node _T_1712 = or(_T_1707, _T_1711) @[Bitwise.scala 103:39] + node _T_1713 = bits(_T_1705, 5, 0) @[Bitwise.scala 102:28] + node _T_1714 = shl(_T_1713, 2) @[Bitwise.scala 102:47] + node _T_1715 = xor(_T_1705, _T_1714) @[Bitwise.scala 102:21] + node _T_1716 = shr(_T_1712, 2) @[Bitwise.scala 103:21] + node _T_1717 = and(_T_1716, _T_1715) @[Bitwise.scala 103:31] + node _T_1718 = bits(_T_1712, 5, 0) @[Bitwise.scala 103:46] + node _T_1719 = shl(_T_1718, 2) @[Bitwise.scala 103:65] + node _T_1720 = not(_T_1715) @[Bitwise.scala 103:77] + node _T_1721 = and(_T_1719, _T_1720) @[Bitwise.scala 103:75] + node _T_1722 = or(_T_1717, _T_1721) @[Bitwise.scala 103:39] + node _T_1723 = bits(_T_1715, 6, 0) @[Bitwise.scala 102:28] + node _T_1724 = shl(_T_1723, 1) @[Bitwise.scala 102:47] + node _T_1725 = xor(_T_1715, _T_1724) @[Bitwise.scala 102:21] + node _T_1726 = shr(_T_1722, 1) @[Bitwise.scala 103:21] + node _T_1727 = and(_T_1726, _T_1725) @[Bitwise.scala 103:31] + node _T_1728 = bits(_T_1722, 6, 0) @[Bitwise.scala 103:46] + node _T_1729 = shl(_T_1728, 1) @[Bitwise.scala 103:65] + node _T_1730 = not(_T_1725) @[Bitwise.scala 103:77] + node _T_1731 = and(_T_1729, _T_1730) @[Bitwise.scala 103:75] + node _T_1732 = or(_T_1727, _T_1731) @[Bitwise.scala 103:39] + node _T_1733 = bits(store_byteen_ext_r, 6, 6) @[lsu_dccm_ctl.scala 249:98] + node _T_1734 = bits(_T_1733, 0, 0) @[lsu_dccm_ctl.scala 249:104] + node _T_1735 = bits(store_data_pre_hi_r, 23, 16) @[lsu_dccm_ctl.scala 249:130] + node _T_1736 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 249:174] + node _T_1737 = bits(_T_1736, 0, 0) @[lsu_dccm_ctl.scala 249:199] + node _T_1738 = bits(io.stbuf_data_any, 23, 16) @[lsu_dccm_ctl.scala 249:223] + node _T_1739 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 249:256] + node _T_1740 = bits(_T_1739, 0, 0) @[lsu_dccm_ctl.scala 249:283] + node _T_1741 = bits(dccm_wr_data_Q, 23, 16) @[lsu_dccm_ctl.scala 249:305] + node _T_1742 = bits(io.sec_data_hi_r, 23, 16) @[lsu_dccm_ctl.scala 249:335] + node _T_1743 = mux(_T_1740, _T_1741, _T_1742) @[lsu_dccm_ctl.scala 249:242] + node _T_1744 = mux(_T_1737, _T_1738, _T_1743) @[lsu_dccm_ctl.scala 249:148] + node _T_1745 = mux(_T_1734, _T_1735, _T_1744) @[lsu_dccm_ctl.scala 249:79] + node _T_1746 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1747 = xor(UInt<8>("h0ff"), _T_1746) @[Bitwise.scala 102:21] + node _T_1748 = shr(_T_1745, 4) @[Bitwise.scala 103:21] + node _T_1749 = and(_T_1748, _T_1747) @[Bitwise.scala 103:31] + node _T_1750 = bits(_T_1745, 3, 0) @[Bitwise.scala 103:46] + node _T_1751 = shl(_T_1750, 4) @[Bitwise.scala 103:65] + node _T_1752 = not(_T_1747) @[Bitwise.scala 103:77] + node _T_1753 = and(_T_1751, _T_1752) @[Bitwise.scala 103:75] + node _T_1754 = or(_T_1749, _T_1753) @[Bitwise.scala 103:39] + node _T_1755 = bits(_T_1747, 5, 0) @[Bitwise.scala 102:28] + node _T_1756 = shl(_T_1755, 2) @[Bitwise.scala 102:47] + node _T_1757 = xor(_T_1747, _T_1756) @[Bitwise.scala 102:21] + node _T_1758 = shr(_T_1754, 2) @[Bitwise.scala 103:21] + node _T_1759 = and(_T_1758, _T_1757) @[Bitwise.scala 103:31] + node _T_1760 = bits(_T_1754, 5, 0) @[Bitwise.scala 103:46] + node _T_1761 = shl(_T_1760, 2) @[Bitwise.scala 103:65] + node _T_1762 = not(_T_1757) @[Bitwise.scala 103:77] + node _T_1763 = and(_T_1761, _T_1762) @[Bitwise.scala 103:75] + node _T_1764 = or(_T_1759, _T_1763) @[Bitwise.scala 103:39] + node _T_1765 = bits(_T_1757, 6, 0) @[Bitwise.scala 102:28] + node _T_1766 = shl(_T_1765, 1) @[Bitwise.scala 102:47] + node _T_1767 = xor(_T_1757, _T_1766) @[Bitwise.scala 102:21] + node _T_1768 = shr(_T_1764, 1) @[Bitwise.scala 103:21] + node _T_1769 = and(_T_1768, _T_1767) @[Bitwise.scala 103:31] + node _T_1770 = bits(_T_1764, 6, 0) @[Bitwise.scala 103:46] + node _T_1771 = shl(_T_1770, 1) @[Bitwise.scala 103:65] + node _T_1772 = not(_T_1767) @[Bitwise.scala 103:77] + node _T_1773 = and(_T_1771, _T_1772) @[Bitwise.scala 103:75] + node _T_1774 = or(_T_1769, _T_1773) @[Bitwise.scala 103:39] + node _T_1775 = bits(store_byteen_ext_r, 7, 7) @[lsu_dccm_ctl.scala 249:98] + node _T_1776 = bits(_T_1775, 0, 0) @[lsu_dccm_ctl.scala 249:104] + node _T_1777 = bits(store_data_pre_hi_r, 31, 24) @[lsu_dccm_ctl.scala 249:130] + node _T_1778 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[lsu_dccm_ctl.scala 249:174] + node _T_1779 = bits(_T_1778, 0, 0) @[lsu_dccm_ctl.scala 249:199] + node _T_1780 = bits(io.stbuf_data_any, 31, 24) @[lsu_dccm_ctl.scala 249:223] + node _T_1781 = and(dccm_wren_Q, dccm_wr_bypass_d_m_hi_Q) @[lsu_dccm_ctl.scala 249:256] + node _T_1782 = bits(_T_1781, 0, 0) @[lsu_dccm_ctl.scala 249:283] + node _T_1783 = bits(dccm_wr_data_Q, 31, 24) @[lsu_dccm_ctl.scala 249:305] + node _T_1784 = bits(io.sec_data_hi_r, 31, 24) @[lsu_dccm_ctl.scala 249:335] + node _T_1785 = mux(_T_1782, _T_1783, _T_1784) @[lsu_dccm_ctl.scala 249:242] + node _T_1786 = mux(_T_1779, _T_1780, _T_1785) @[lsu_dccm_ctl.scala 249:148] + node _T_1787 = mux(_T_1776, _T_1777, _T_1786) @[lsu_dccm_ctl.scala 249:79] + node _T_1788 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] + node _T_1789 = xor(UInt<8>("h0ff"), _T_1788) @[Bitwise.scala 102:21] + node _T_1790 = shr(_T_1787, 4) @[Bitwise.scala 103:21] + node _T_1791 = and(_T_1790, _T_1789) @[Bitwise.scala 103:31] + node _T_1792 = bits(_T_1787, 3, 0) @[Bitwise.scala 103:46] + node _T_1793 = shl(_T_1792, 4) @[Bitwise.scala 103:65] + node _T_1794 = not(_T_1789) @[Bitwise.scala 103:77] + node _T_1795 = and(_T_1793, _T_1794) @[Bitwise.scala 103:75] + node _T_1796 = or(_T_1791, _T_1795) @[Bitwise.scala 103:39] + node _T_1797 = bits(_T_1789, 5, 0) @[Bitwise.scala 102:28] + node _T_1798 = shl(_T_1797, 2) @[Bitwise.scala 102:47] + node _T_1799 = xor(_T_1789, _T_1798) @[Bitwise.scala 102:21] + node _T_1800 = shr(_T_1796, 2) @[Bitwise.scala 103:21] + node _T_1801 = and(_T_1800, _T_1799) @[Bitwise.scala 103:31] + node _T_1802 = bits(_T_1796, 5, 0) @[Bitwise.scala 103:46] + node _T_1803 = shl(_T_1802, 2) @[Bitwise.scala 103:65] + node _T_1804 = not(_T_1799) @[Bitwise.scala 103:77] + node _T_1805 = and(_T_1803, _T_1804) @[Bitwise.scala 103:75] + node _T_1806 = or(_T_1801, _T_1805) @[Bitwise.scala 103:39] + node _T_1807 = bits(_T_1799, 6, 0) @[Bitwise.scala 102:28] + node _T_1808 = shl(_T_1807, 1) @[Bitwise.scala 102:47] + node _T_1809 = xor(_T_1799, _T_1808) @[Bitwise.scala 102:21] + node _T_1810 = shr(_T_1806, 1) @[Bitwise.scala 103:21] + node _T_1811 = and(_T_1810, _T_1809) @[Bitwise.scala 103:31] + node _T_1812 = bits(_T_1806, 6, 0) @[Bitwise.scala 103:46] + node _T_1813 = shl(_T_1812, 1) @[Bitwise.scala 103:65] + node _T_1814 = not(_T_1809) @[Bitwise.scala 103:77] + node _T_1815 = and(_T_1813, _T_1814) @[Bitwise.scala 103:75] + node _T_1816 = or(_T_1811, _T_1815) @[Bitwise.scala 103:39] + wire _T_1817 : UInt<8>[4] @[lsu_dccm_ctl.scala 249:63] + _T_1817[0] <= _T_1690 @[lsu_dccm_ctl.scala 249:63] + _T_1817[1] <= _T_1732 @[lsu_dccm_ctl.scala 249:63] + _T_1817[2] <= _T_1774 @[lsu_dccm_ctl.scala 249:63] + _T_1817[3] <= _T_1816 @[lsu_dccm_ctl.scala 249:63] + node _T_1818 = cat(_T_1817[2], _T_1817[3]) @[Cat.scala 29:58] + node _T_1819 = cat(_T_1817[0], _T_1817[1]) @[Cat.scala 29:58] + node _T_1820 = cat(_T_1819, _T_1818) @[Cat.scala 29:58] + node _T_1821 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47] + node _T_1822 = xor(UInt<32>("h0ffffffff"), _T_1821) @[Bitwise.scala 102:21] + node _T_1823 = shr(_T_1820, 16) @[Bitwise.scala 103:21] + node _T_1824 = and(_T_1823, _T_1822) @[Bitwise.scala 103:31] + node _T_1825 = bits(_T_1820, 15, 0) @[Bitwise.scala 103:46] + node _T_1826 = shl(_T_1825, 16) @[Bitwise.scala 103:65] + node _T_1827 = not(_T_1822) @[Bitwise.scala 103:77] + node _T_1828 = and(_T_1826, _T_1827) @[Bitwise.scala 103:75] + node _T_1829 = or(_T_1824, _T_1828) @[Bitwise.scala 103:39] + node _T_1830 = bits(_T_1822, 23, 0) @[Bitwise.scala 102:28] + node _T_1831 = shl(_T_1830, 8) @[Bitwise.scala 102:47] + node _T_1832 = xor(_T_1822, _T_1831) @[Bitwise.scala 102:21] + node _T_1833 = shr(_T_1829, 8) @[Bitwise.scala 103:21] + node _T_1834 = and(_T_1833, _T_1832) @[Bitwise.scala 103:31] + node _T_1835 = bits(_T_1829, 23, 0) @[Bitwise.scala 103:46] + node _T_1836 = shl(_T_1835, 8) @[Bitwise.scala 103:65] + node _T_1837 = not(_T_1832) @[Bitwise.scala 103:77] + node _T_1838 = and(_T_1836, _T_1837) @[Bitwise.scala 103:75] + node _T_1839 = or(_T_1834, _T_1838) @[Bitwise.scala 103:39] + node _T_1840 = bits(_T_1832, 27, 0) @[Bitwise.scala 102:28] + node _T_1841 = shl(_T_1840, 4) @[Bitwise.scala 102:47] + node _T_1842 = xor(_T_1832, _T_1841) @[Bitwise.scala 102:21] + node _T_1843 = shr(_T_1839, 4) @[Bitwise.scala 103:21] + node _T_1844 = and(_T_1843, _T_1842) @[Bitwise.scala 103:31] + node _T_1845 = bits(_T_1839, 27, 0) @[Bitwise.scala 103:46] + node _T_1846 = shl(_T_1845, 4) @[Bitwise.scala 103:65] + node _T_1847 = not(_T_1842) @[Bitwise.scala 103:77] + node _T_1848 = and(_T_1846, _T_1847) @[Bitwise.scala 103:75] + node _T_1849 = or(_T_1844, _T_1848) @[Bitwise.scala 103:39] + node _T_1850 = bits(_T_1842, 29, 0) @[Bitwise.scala 102:28] + node _T_1851 = shl(_T_1850, 2) @[Bitwise.scala 102:47] + node _T_1852 = xor(_T_1842, _T_1851) @[Bitwise.scala 102:21] + node _T_1853 = shr(_T_1849, 2) @[Bitwise.scala 103:21] + node _T_1854 = and(_T_1853, _T_1852) @[Bitwise.scala 103:31] + node _T_1855 = bits(_T_1849, 29, 0) @[Bitwise.scala 103:46] + node _T_1856 = shl(_T_1855, 2) @[Bitwise.scala 103:65] + node _T_1857 = not(_T_1852) @[Bitwise.scala 103:77] + node _T_1858 = and(_T_1856, _T_1857) @[Bitwise.scala 103:75] + node _T_1859 = or(_T_1854, _T_1858) @[Bitwise.scala 103:39] + node _T_1860 = bits(_T_1852, 30, 0) @[Bitwise.scala 102:28] + node _T_1861 = shl(_T_1860, 1) @[Bitwise.scala 102:47] + node _T_1862 = xor(_T_1852, _T_1861) @[Bitwise.scala 102:21] + node _T_1863 = shr(_T_1859, 1) @[Bitwise.scala 103:21] + node _T_1864 = and(_T_1863, _T_1862) @[Bitwise.scala 103:31] + node _T_1865 = bits(_T_1859, 30, 0) @[Bitwise.scala 103:46] + node _T_1866 = shl(_T_1865, 1) @[Bitwise.scala 103:65] + node _T_1867 = not(_T_1862) @[Bitwise.scala 103:77] + node _T_1868 = and(_T_1866, _T_1867) @[Bitwise.scala 103:75] + node _T_1869 = or(_T_1864, _T_1868) @[Bitwise.scala 103:39] + io.store_datafn_hi_r <= _T_1869 @[lsu_dccm_ctl.scala 249:29] + reg _T_1870 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 250:69] + _T_1870 <= io.lsu_stbuf_commit_any @[lsu_dccm_ctl.scala 250:69] + dccm_wren_Q <= _T_1870 @[lsu_dccm_ctl.scala 250:29] + node _T_1871 = or(io.lsu_stbuf_commit_any, io.clk_override) @[lsu_dccm_ctl.scala 251:82] + node _T_1872 = bits(_T_1871, 0, 0) @[lsu_dccm_ctl.scala 251:101] + node _T_1873 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 251:127] + inst rvclkhdr_7 of rvclkhdr_7 @[lib.scala 390:23] + rvclkhdr_7.clock <= clock + rvclkhdr_7.reset <= reset + rvclkhdr_7.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_7.io.en <= _T_1872 @[lib.scala 393:17] + rvclkhdr_7.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1874 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1872 : @[Reg.scala 28:19] + _T_1874 <= io.stbuf_data_any @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + dccm_wr_data_Q <= _T_1874 @[lsu_dccm_ctl.scala 251:29] + reg _T_1875 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 252:69] + _T_1875 <= dccm_wr_bypass_d_m_lo @[lsu_dccm_ctl.scala 252:69] + dccm_wr_bypass_d_m_lo_Q <= _T_1875 @[lsu_dccm_ctl.scala 252:29] + reg _T_1876 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 253:69] + _T_1876 <= dccm_wr_bypass_d_m_hi @[lsu_dccm_ctl.scala 253:69] + dccm_wr_bypass_d_m_hi_Q <= _T_1876 @[lsu_dccm_ctl.scala 253:29] + reg _T_1877 : UInt, io.lsu_store_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 254:72] + _T_1877 <= io.store_data_m @[lsu_dccm_ctl.scala 254:72] + io.store_data_r <= _T_1877 @[lsu_dccm_ctl.scala 254:29] + node _T_1878 = bits(io.dccm.rd_data_lo, 31, 0) @[lsu_dccm_ctl.scala 267:48] + io.dccm_rdata_lo_m <= _T_1878 @[lsu_dccm_ctl.scala 267:27] + node _T_1879 = bits(io.dccm.rd_data_hi, 31, 0) @[lsu_dccm_ctl.scala 268:48] + io.dccm_rdata_hi_m <= _T_1879 @[lsu_dccm_ctl.scala 268:27] + node _T_1880 = bits(io.dccm.rd_data_lo, 38, 32) @[lsu_dccm_ctl.scala 269:48] + io.dccm_data_ecc_lo_m <= _T_1880 @[lsu_dccm_ctl.scala 269:27] + node _T_1881 = bits(io.dccm.rd_data_hi, 38, 32) @[lsu_dccm_ctl.scala 270:48] + io.dccm_data_ecc_hi_m <= _T_1881 @[lsu_dccm_ctl.scala 270:27] + node _T_1882 = and(io.lsu_pkt_r.valid, io.lsu_pkt_r.bits.store) @[lsu_dccm_ctl.scala 272:58] + node _T_1883 = and(_T_1882, io.addr_in_pic_r) @[lsu_dccm_ctl.scala 272:84] + node _T_1884 = and(_T_1883, io.lsu_commit_r) @[lsu_dccm_ctl.scala 272:103] + node _T_1885 = or(_T_1884, io.dma_pic_wen) @[lsu_dccm_ctl.scala 272:122] + io.lsu_pic.picm_wren <= _T_1885 @[lsu_dccm_ctl.scala 272:35] + node _T_1886 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.load) @[lsu_dccm_ctl.scala 273:58] + node _T_1887 = and(_T_1886, io.addr_in_pic_d) @[lsu_dccm_ctl.scala 273:84] + io.lsu_pic.picm_rden <= _T_1887 @[lsu_dccm_ctl.scala 273:35] + node _T_1888 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.store) @[lsu_dccm_ctl.scala 274:58] + node _T_1889 = and(_T_1888, io.addr_in_pic_d) @[lsu_dccm_ctl.scala 274:84] + io.lsu_pic.picm_mken <= _T_1889 @[lsu_dccm_ctl.scala 274:35] + node _T_1890 = mux(UInt<1>("h00"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] + node _T_1891 = bits(io.lsu_addr_d, 14, 0) @[lsu_dccm_ctl.scala 275:103] + node _T_1892 = cat(_T_1890, _T_1891) @[Cat.scala 29:58] + node _T_1893 = or(UInt<32>("h0f00c0000"), _T_1892) @[lsu_dccm_ctl.scala 275:62] + io.lsu_pic.picm_rdaddr <= _T_1893 @[lsu_dccm_ctl.scala 275:35] + node _T_1894 = mux(UInt<1>("h00"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] + node _T_1895 = bits(io.dma_pic_wen, 0, 0) @[lsu_dccm_ctl.scala 276:109] + node _T_1896 = bits(io.dma_dccm_ctl.dma_mem_addr, 14, 0) @[lsu_dccm_ctl.scala 276:144] + node _T_1897 = bits(io.lsu_addr_r, 14, 0) @[lsu_dccm_ctl.scala 276:172] + node _T_1898 = mux(_T_1895, _T_1896, _T_1897) @[lsu_dccm_ctl.scala 276:93] + node _T_1899 = cat(_T_1894, _T_1898) @[Cat.scala 29:58] + node _T_1900 = or(UInt<32>("h0f00c0000"), _T_1899) @[lsu_dccm_ctl.scala 276:62] + io.lsu_pic.picm_wraddr <= _T_1900 @[lsu_dccm_ctl.scala 276:35] + node _T_1901 = bits(picm_rd_data_m, 31, 0) @[lsu_dccm_ctl.scala 277:44] + io.picm_mask_data_m <= _T_1901 @[lsu_dccm_ctl.scala 277:27] + node _T_1902 = bits(io.dma_pic_wen, 0, 0) @[lsu_dccm_ctl.scala 278:57] + node _T_1903 = bits(io.dma_dccm_ctl.dma_mem_wdata, 31, 0) @[lsu_dccm_ctl.scala 278:93] + node _T_1904 = bits(io.store_datafn_lo_r, 31, 0) @[lsu_dccm_ctl.scala 278:120] + node _T_1905 = mux(_T_1902, _T_1903, _T_1904) @[lsu_dccm_ctl.scala 278:41] + io.lsu_pic.picm_wr_data <= _T_1905 @[lsu_dccm_ctl.scala 278:35] + reg _T_1906 : UInt, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 280:61] + _T_1906 <= lsu_dccm_rden_d @[lsu_dccm_ctl.scala 280:61] + io.lsu_dccm_rden_m <= _T_1906 @[lsu_dccm_ctl.scala 280:24] + reg _T_1907 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 281:61] + _T_1907 <= io.lsu_dccm_rden_m @[lsu_dccm_ctl.scala 281:61] + io.lsu_dccm_rden_r <= _T_1907 @[lsu_dccm_ctl.scala 281:24] + reg _T_1908 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 282:73] + _T_1908 <= io.lsu_double_ecc_error_r @[lsu_dccm_ctl.scala 282:73] + lsu_double_ecc_error_r_ff <= _T_1908 @[lsu_dccm_ctl.scala 282:33] + reg _T_1909 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 283:73] + _T_1909 <= ld_single_ecc_error_hi_r_ns @[lsu_dccm_ctl.scala 283:73] + ld_single_ecc_error_hi_r_ff <= _T_1909 @[lsu_dccm_ctl.scala 283:33] + reg _T_1910 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_dccm_ctl.scala 284:73] + _T_1910 <= ld_single_ecc_error_lo_r_ns @[lsu_dccm_ctl.scala 284:73] + ld_single_ecc_error_lo_r_ff <= _T_1910 @[lsu_dccm_ctl.scala 284:33] + node _T_1911 = bits(io.end_addr_r, 15, 0) @[lsu_dccm_ctl.scala 285:48] + node _T_1912 = or(io.ld_single_ecc_error_r, io.clk_override) @[lsu_dccm_ctl.scala 285:90] + node _T_1913 = bits(_T_1912, 0, 0) @[lib.scala 8:44] + node _T_1914 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 285:128] + inst rvclkhdr_8 of rvclkhdr_8 @[lib.scala 390:23] + rvclkhdr_8.clock <= clock + rvclkhdr_8.reset <= reset + rvclkhdr_8.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_8.io.en <= _T_1913 @[lib.scala 393:17] + rvclkhdr_8.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1915 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1913 : @[Reg.scala 28:19] + _T_1915 <= _T_1911 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ld_sec_addr_hi_r_ff <= _T_1915 @[lsu_dccm_ctl.scala 285:25] + node _T_1916 = bits(io.lsu_addr_r, 15, 0) @[lsu_dccm_ctl.scala 286:48] + node _T_1917 = or(io.ld_single_ecc_error_r, io.clk_override) @[lsu_dccm_ctl.scala 286:90] + node _T_1918 = bits(_T_1917, 0, 0) @[lib.scala 8:44] + node _T_1919 = bits(io.scan_mode, 0, 0) @[lsu_dccm_ctl.scala 286:128] + inst rvclkhdr_9 of rvclkhdr_9 @[lib.scala 390:23] + rvclkhdr_9.clock <= clock + rvclkhdr_9.reset <= reset + rvclkhdr_9.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_9.io.en <= _T_1918 @[lib.scala 393:17] + rvclkhdr_9.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_1920 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1918 : @[Reg.scala 28:19] + _T_1920 <= _T_1916 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ld_sec_addr_lo_r_ff <= _T_1920 @[lsu_dccm_ctl.scala 286:25] + diff --git a/lsu_dccm_ctl.v b/lsu_dccm_ctl.v new file mode 100644 index 00000000..cd985e6d --- /dev/null +++ b/lsu_dccm_ctl.v @@ -0,0 +1,1436 @@ +module rvclkhdr( + input io_clk, + input io_en +); + wire clkhdr_Q; // @[lib.scala 334:26] + wire clkhdr_CK; // @[lib.scala 334:26] + wire clkhdr_EN; // @[lib.scala 334:26] + wire clkhdr_SE; // @[lib.scala 334:26] + gated_latch clkhdr ( // @[lib.scala 334:26] + .Q(clkhdr_Q), + .CK(clkhdr_CK), + .EN(clkhdr_EN), + .SE(clkhdr_SE) + ); + assign clkhdr_CK = io_clk; // @[lib.scala 336:18] + assign clkhdr_EN = io_en; // @[lib.scala 337:18] + assign clkhdr_SE = 1'h0; // @[lib.scala 338:18] +endmodule +module lsu_dccm_ctl( + input clock, + input reset, + input io_clk_override, + input io_lsu_c2_m_clk, + input io_lsu_c2_r_clk, + input io_lsu_free_c2_clk, + input io_lsu_c1_r_clk, + input io_lsu_store_c1_r_clk, + input io_lsu_pkt_d_valid, + input io_lsu_pkt_d_bits_fast_int, + input io_lsu_pkt_d_bits_stack, + input io_lsu_pkt_d_bits_by, + input io_lsu_pkt_d_bits_half, + input io_lsu_pkt_d_bits_word, + input io_lsu_pkt_d_bits_dword, + input io_lsu_pkt_d_bits_load, + input io_lsu_pkt_d_bits_store, + input io_lsu_pkt_d_bits_unsign, + input io_lsu_pkt_d_bits_dma, + input io_lsu_pkt_d_bits_store_data_bypass_d, + input io_lsu_pkt_d_bits_load_ldst_bypass_d, + input io_lsu_pkt_d_bits_store_data_bypass_m, + input io_lsu_pkt_m_valid, + input io_lsu_pkt_m_bits_fast_int, + input io_lsu_pkt_m_bits_stack, + input io_lsu_pkt_m_bits_by, + input io_lsu_pkt_m_bits_half, + input io_lsu_pkt_m_bits_word, + input io_lsu_pkt_m_bits_dword, + input io_lsu_pkt_m_bits_load, + input io_lsu_pkt_m_bits_store, + input io_lsu_pkt_m_bits_unsign, + input io_lsu_pkt_m_bits_dma, + input io_lsu_pkt_m_bits_store_data_bypass_d, + input io_lsu_pkt_m_bits_load_ldst_bypass_d, + input io_lsu_pkt_m_bits_store_data_bypass_m, + input io_lsu_pkt_r_valid, + input io_lsu_pkt_r_bits_fast_int, + input io_lsu_pkt_r_bits_stack, + input io_lsu_pkt_r_bits_by, + input io_lsu_pkt_r_bits_half, + input io_lsu_pkt_r_bits_word, + input io_lsu_pkt_r_bits_dword, + input io_lsu_pkt_r_bits_load, + input io_lsu_pkt_r_bits_store, + input io_lsu_pkt_r_bits_unsign, + input io_lsu_pkt_r_bits_dma, + input io_lsu_pkt_r_bits_store_data_bypass_d, + input io_lsu_pkt_r_bits_load_ldst_bypass_d, + input io_lsu_pkt_r_bits_store_data_bypass_m, + input io_addr_in_dccm_d, + input io_addr_in_dccm_m, + input io_addr_in_dccm_r, + input io_addr_in_pic_d, + input io_addr_in_pic_m, + input io_addr_in_pic_r, + input io_lsu_raw_fwd_lo_r, + input io_lsu_raw_fwd_hi_r, + input io_lsu_commit_r, + input io_ldst_dual_m, + input io_ldst_dual_r, + input [31:0] io_lsu_addr_d, + input [15:0] io_lsu_addr_m, + input [31:0] io_lsu_addr_r, + input [15:0] io_end_addr_d, + input [15:0] io_end_addr_m, + input [15:0] io_end_addr_r, + input io_stbuf_reqvld_any, + input [15:0] io_stbuf_addr_any, + input [31:0] io_stbuf_data_any, + input [6:0] io_stbuf_ecc_any, + input [31:0] io_stbuf_fwddata_hi_m, + input [31:0] io_stbuf_fwddata_lo_m, + input [3:0] io_stbuf_fwdbyteen_lo_m, + input [3:0] io_stbuf_fwdbyteen_hi_m, + output [31:0] io_dccm_rdata_hi_r, + output [31:0] io_dccm_rdata_lo_r, + output [6:0] io_dccm_data_ecc_hi_r, + output [6:0] io_dccm_data_ecc_lo_r, + output [31:0] io_lsu_ld_data_r, + output [31:0] io_lsu_ld_data_corr_r, + input io_lsu_double_ecc_error_r, + input io_single_ecc_error_hi_r, + input io_single_ecc_error_lo_r, + input [31:0] io_sec_data_hi_r, + input [31:0] io_sec_data_lo_r, + input [31:0] io_sec_data_hi_r_ff, + input [31:0] io_sec_data_lo_r_ff, + input [6:0] io_sec_data_ecc_hi_r_ff, + input [6:0] io_sec_data_ecc_lo_r_ff, + output [31:0] io_dccm_rdata_hi_m, + output [31:0] io_dccm_rdata_lo_m, + output [6:0] io_dccm_data_ecc_hi_m, + output [6:0] io_dccm_data_ecc_lo_m, + output [31:0] io_lsu_ld_data_m, + input io_lsu_double_ecc_error_m, + input [31:0] io_sec_data_hi_m, + input [31:0] io_sec_data_lo_m, + input [31:0] io_store_data_m, + input io_dma_dccm_wen, + input io_dma_pic_wen, + input [2:0] io_dma_mem_tag_m, + input [31:0] io_dma_dccm_wdata_lo, + input [31:0] io_dma_dccm_wdata_hi, + input [6:0] io_dma_dccm_wdata_ecc_hi, + input [6:0] io_dma_dccm_wdata_ecc_lo, + output [31:0] io_store_data_hi_r, + output [31:0] io_store_data_lo_r, + output [31:0] io_store_datafn_hi_r, + output [31:0] io_store_datafn_lo_r, + output [31:0] io_store_data_r, + output io_ld_single_ecc_error_r, + output io_ld_single_ecc_error_r_ff, + output [31:0] io_picm_mask_data_m, + output io_lsu_stbuf_commit_any, + output io_lsu_dccm_rden_m, + output io_lsu_dccm_rden_r, + input [31:0] io_dma_dccm_ctl_dma_mem_addr, + input [63:0] io_dma_dccm_ctl_dma_mem_wdata, + output io_dma_dccm_ctl_dccm_dma_rvalid, + output io_dma_dccm_ctl_dccm_dma_ecc_error, + output [2:0] io_dma_dccm_ctl_dccm_dma_rtag, + output [63:0] io_dma_dccm_ctl_dccm_dma_rdata, + output io_dccm_wren, + output io_dccm_rden, + output [15:0] io_dccm_wr_addr_lo, + output [15:0] io_dccm_wr_addr_hi, + output [15:0] io_dccm_rd_addr_lo, + output [15:0] io_dccm_rd_addr_hi, + output [38:0] io_dccm_wr_data_lo, + output [38:0] io_dccm_wr_data_hi, + input [38:0] io_dccm_rd_data_lo, + input [38:0] io_dccm_rd_data_hi, + output io_lsu_pic_picm_wren, + output io_lsu_pic_picm_rden, + output io_lsu_pic_picm_mken, + output [31:0] io_lsu_pic_picm_rdaddr, + output [31:0] io_lsu_pic_picm_wraddr, + output [31:0] io_lsu_pic_picm_wr_data, + input [31:0] io_lsu_pic_picm_rd_data, + input io_scan_mode +); +`ifdef RANDOMIZE_REG_INIT + reg [31:0] _RAND_0; + reg [31:0] _RAND_1; + reg [31:0] _RAND_2; + reg [31:0] _RAND_3; + reg [31:0] _RAND_4; + reg [31:0] _RAND_5; + reg [31:0] _RAND_6; + reg [31:0] _RAND_7; + reg [31:0] _RAND_8; + reg [31:0] _RAND_9; + reg [31:0] _RAND_10; + reg [31:0] _RAND_11; + reg [31:0] _RAND_12; + reg [31:0] _RAND_13; + reg [31:0] _RAND_14; + reg [31:0] _RAND_15; + reg [31:0] _RAND_16; + reg [31:0] _RAND_17; + reg [31:0] _RAND_18; + reg [31:0] _RAND_19; + reg [31:0] _RAND_20; +`endif // RANDOMIZE_REG_INIT + wire rvclkhdr_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_io_en; // @[lib.scala 390:23] + wire rvclkhdr_1_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_en; // @[lib.scala 390:23] + wire rvclkhdr_2_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_en; // @[lib.scala 390:23] + wire rvclkhdr_3_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_3_io_en; // @[lib.scala 390:23] + wire rvclkhdr_4_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_4_io_en; // @[lib.scala 390:23] + wire rvclkhdr_5_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_5_io_en; // @[lib.scala 390:23] + wire rvclkhdr_6_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_6_io_en; // @[lib.scala 390:23] + wire rvclkhdr_7_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_7_io_en; // @[lib.scala 390:23] + wire rvclkhdr_8_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_8_io_en; // @[lib.scala 390:23] + wire rvclkhdr_9_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_9_io_en; // @[lib.scala 390:23] + wire [63:0] picm_rd_data_m = {io_lsu_pic_picm_rd_data,io_lsu_pic_picm_rd_data}; // @[Cat.scala 29:58] + wire [63:0] dccm_rdata_corr_r = {io_sec_data_hi_r,io_sec_data_lo_r}; // @[Cat.scala 29:58] + wire [63:0] dccm_rdata_r = {io_dccm_rdata_hi_r,io_dccm_rdata_lo_r}; // @[Cat.scala 29:58] + wire _T = io_lsu_pkt_r_valid & io_lsu_pkt_r_bits_load; // @[lsu_dccm_ctl.scala 124:62] + reg [7:0] _T_28; // @[lsu_dccm_ctl.scala 133:64] + wire [63:0] stbuf_fwdbyteen_r = {{56'd0}, _T_28}; // @[lsu_dccm_ctl.scala 133:27] + reg [31:0] _T_31; // @[Reg.scala 27:20] + reg [31:0] _T_34; // @[Reg.scala 27:20] + wire [63:0] stbuf_fwddata_r = {_T_31,_T_34}; // @[Cat.scala 29:58] + reg [31:0] picm_rd_data_r_32; // @[Reg.scala 27:20] + wire [63:0] picm_rd_data_r = {picm_rd_data_r_32,picm_rd_data_r_32}; // @[Cat.scala 29:58] + wire [7:0] _T_49 = io_addr_in_dccm_r ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_51 = _T_49 & dccm_rdata_corr_r[7:0]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_52 = io_addr_in_pic_r ? picm_rd_data_r[7:0] : _T_51; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_53 = stbuf_fwdbyteen_r[0] ? stbuf_fwddata_r[7:0] : _T_52; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_57 = {{4'd0}, _T_53[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_59 = {_T_53[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_61 = _T_59 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_62 = _T_57 | _T_61; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_10 = {{2'd0}, _T_62[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_67 = _GEN_10 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_69 = {_T_62[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_71 = _T_69 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_72 = _T_67 | _T_71; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_11 = {{1'd0}, _T_72[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_77 = _GEN_11 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_79 = {_T_72[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_81 = _T_79 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_82 = _T_77 | _T_81; // @[Bitwise.scala 103:39] + wire [7:0] _T_91 = _T_49 & dccm_rdata_corr_r[15:8]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_92 = io_addr_in_pic_r ? picm_rd_data_r[15:8] : _T_91; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_93 = stbuf_fwdbyteen_r[1] ? stbuf_fwddata_r[15:8] : _T_92; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_97 = {{4'd0}, _T_93[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_99 = {_T_93[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_101 = _T_99 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_102 = _T_97 | _T_101; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_12 = {{2'd0}, _T_102[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_107 = _GEN_12 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_109 = {_T_102[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_111 = _T_109 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_112 = _T_107 | _T_111; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_13 = {{1'd0}, _T_112[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_117 = _GEN_13 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_119 = {_T_112[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_121 = _T_119 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_122 = _T_117 | _T_121; // @[Bitwise.scala 103:39] + wire [7:0] _T_131 = _T_49 & dccm_rdata_corr_r[23:16]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_132 = io_addr_in_pic_r ? picm_rd_data_r[23:16] : _T_131; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_133 = stbuf_fwdbyteen_r[2] ? stbuf_fwddata_r[23:16] : _T_132; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_137 = {{4'd0}, _T_133[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_139 = {_T_133[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_141 = _T_139 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_142 = _T_137 | _T_141; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_14 = {{2'd0}, _T_142[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_147 = _GEN_14 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_149 = {_T_142[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_151 = _T_149 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_152 = _T_147 | _T_151; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_15 = {{1'd0}, _T_152[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_157 = _GEN_15 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_159 = {_T_152[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_161 = _T_159 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_162 = _T_157 | _T_161; // @[Bitwise.scala 103:39] + wire [7:0] _T_171 = _T_49 & dccm_rdata_corr_r[31:24]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_172 = io_addr_in_pic_r ? picm_rd_data_r[31:24] : _T_171; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_173 = stbuf_fwdbyteen_r[3] ? stbuf_fwddata_r[31:24] : _T_172; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_177 = {{4'd0}, _T_173[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_179 = {_T_173[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_181 = _T_179 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_182 = _T_177 | _T_181; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_16 = {{2'd0}, _T_182[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_187 = _GEN_16 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_189 = {_T_182[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_191 = _T_189 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_192 = _T_187 | _T_191; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_17 = {{1'd0}, _T_192[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_197 = _GEN_17 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_199 = {_T_192[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_201 = _T_199 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_202 = _T_197 | _T_201; // @[Bitwise.scala 103:39] + wire [7:0] _T_211 = _T_49 & dccm_rdata_corr_r[39:32]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_212 = io_addr_in_pic_r ? picm_rd_data_r[39:32] : _T_211; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_213 = stbuf_fwdbyteen_r[4] ? stbuf_fwddata_r[39:32] : _T_212; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_217 = {{4'd0}, _T_213[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_219 = {_T_213[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_221 = _T_219 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_222 = _T_217 | _T_221; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_18 = {{2'd0}, _T_222[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_227 = _GEN_18 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_229 = {_T_222[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_231 = _T_229 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_232 = _T_227 | _T_231; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_19 = {{1'd0}, _T_232[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_237 = _GEN_19 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_239 = {_T_232[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_241 = _T_239 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_242 = _T_237 | _T_241; // @[Bitwise.scala 103:39] + wire [7:0] _T_251 = _T_49 & dccm_rdata_corr_r[47:40]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_252 = io_addr_in_pic_r ? picm_rd_data_r[47:40] : _T_251; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_253 = stbuf_fwdbyteen_r[5] ? stbuf_fwddata_r[47:40] : _T_252; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_257 = {{4'd0}, _T_253[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_259 = {_T_253[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_261 = _T_259 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_262 = _T_257 | _T_261; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_20 = {{2'd0}, _T_262[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_267 = _GEN_20 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_269 = {_T_262[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_271 = _T_269 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_272 = _T_267 | _T_271; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_21 = {{1'd0}, _T_272[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_277 = _GEN_21 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_279 = {_T_272[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_281 = _T_279 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_282 = _T_277 | _T_281; // @[Bitwise.scala 103:39] + wire [7:0] _T_291 = _T_49 & dccm_rdata_corr_r[55:48]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_292 = io_addr_in_pic_r ? picm_rd_data_r[55:48] : _T_291; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_293 = stbuf_fwdbyteen_r[6] ? stbuf_fwddata_r[55:48] : _T_292; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_297 = {{4'd0}, _T_293[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_299 = {_T_293[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_301 = _T_299 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_302 = _T_297 | _T_301; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_22 = {{2'd0}, _T_302[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_307 = _GEN_22 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_309 = {_T_302[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_311 = _T_309 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_312 = _T_307 | _T_311; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_23 = {{1'd0}, _T_312[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_317 = _GEN_23 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_319 = {_T_312[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_321 = _T_319 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_322 = _T_317 | _T_321; // @[Bitwise.scala 103:39] + wire [7:0] _T_331 = _T_49 & dccm_rdata_corr_r[63:56]; // @[lsu_dccm_ctl.scala 138:219] + wire [7:0] _T_332 = io_addr_in_pic_r ? picm_rd_data_r[63:56] : _T_331; // @[lsu_dccm_ctl.scala 138:139] + wire [7:0] _T_333 = stbuf_fwdbyteen_r[7] ? stbuf_fwddata_r[63:56] : _T_332; // @[lsu_dccm_ctl.scala 138:77] + wire [7:0] _T_337 = {{4'd0}, _T_333[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_339 = {_T_333[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_341 = _T_339 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_342 = _T_337 | _T_341; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_24 = {{2'd0}, _T_342[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_347 = _GEN_24 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_349 = {_T_342[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_351 = _T_349 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_352 = _T_347 | _T_351; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_25 = {{1'd0}, _T_352[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_357 = _GEN_25 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_359 = {_T_352[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_361 = _T_359 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_362 = _T_357 | _T_361; // @[Bitwise.scala 103:39] + wire [63:0] _T_370 = {_T_82,_T_122,_T_162,_T_202,_T_242,_T_282,_T_322,_T_362}; // @[Cat.scala 29:58] + wire [63:0] _T_374 = {{32'd0}, _T_370[63:32]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_376 = {_T_370[31:0], 32'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_378 = _T_376 & 64'hffffffff00000000; // @[Bitwise.scala 103:75] + wire [63:0] _T_379 = _T_374 | _T_378; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_26 = {{16'd0}, _T_379[63:16]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_384 = _GEN_26 & 64'hffff0000ffff; // @[Bitwise.scala 103:31] + wire [63:0] _T_386 = {_T_379[47:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_388 = _T_386 & 64'hffff0000ffff0000; // @[Bitwise.scala 103:75] + wire [63:0] _T_389 = _T_384 | _T_388; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_27 = {{8'd0}, _T_389[63:8]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_394 = _GEN_27 & 64'hff00ff00ff00ff; // @[Bitwise.scala 103:31] + wire [63:0] _T_396 = {_T_389[55:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_398 = _T_396 & 64'hff00ff00ff00ff00; // @[Bitwise.scala 103:75] + wire [63:0] _T_399 = _T_394 | _T_398; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_28 = {{4'd0}, _T_399[63:4]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_404 = _GEN_28 & 64'hf0f0f0f0f0f0f0f; // @[Bitwise.scala 103:31] + wire [63:0] _T_406 = {_T_399[59:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_408 = _T_406 & 64'hf0f0f0f0f0f0f0f0; // @[Bitwise.scala 103:75] + wire [63:0] _T_409 = _T_404 | _T_408; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_29 = {{2'd0}, _T_409[63:2]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_414 = _GEN_29 & 64'h3333333333333333; // @[Bitwise.scala 103:31] + wire [63:0] _T_416 = {_T_409[61:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_418 = _T_416 & 64'hcccccccccccccccc; // @[Bitwise.scala 103:75] + wire [63:0] _T_419 = _T_414 | _T_418; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_30 = {{1'd0}, _T_419[63:1]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_424 = _GEN_30 & 64'h5555555555555555; // @[Bitwise.scala 103:31] + wire [63:0] _T_426 = {_T_419[62:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_428 = _T_426 & 64'haaaaaaaaaaaaaaaa; // @[Bitwise.scala 103:75] + wire [63:0] lsu_rdata_corr_r = _T_424 | _T_428; // @[Bitwise.scala 103:39] + wire [63:0] _T_4 = {lsu_rdata_corr_r[31:0],lsu_rdata_corr_r[31:0]}; // @[Cat.scala 29:58] + wire _T_6 = |io_stbuf_fwdbyteen_hi_m; // @[lsu_dccm_ctl.scala 127:49] + wire _T_7 = |io_stbuf_fwdbyteen_lo_m; // @[lsu_dccm_ctl.scala 127:79] + wire _T_8 = _T_6 | _T_7; // @[lsu_dccm_ctl.scala 127:53] + wire stbuf_fwddata_en = _T_8 | io_clk_override; // @[lsu_dccm_ctl.scala 127:83] + wire _T_10 = io_lsu_dccm_rden_m & io_ldst_dual_m; // @[lsu_dccm_ctl.scala 129:77] + wire _T_11 = _T_10 | io_clk_override; // @[lsu_dccm_ctl.scala 129:95] + reg [31:0] _T_14; // @[Reg.scala 27:20] + wire _T_15 = io_lsu_dccm_rden_m | io_clk_override; // @[lsu_dccm_ctl.scala 130:75] + reg [31:0] _T_18; // @[Reg.scala 27:20] + reg [6:0] _T_22; // @[Reg.scala 27:20] + reg [6:0] _T_26; // @[Reg.scala 27:20] + wire _T_37 = io_addr_in_pic_m | io_clk_override; // @[lsu_dccm_ctl.scala 135:76] + reg [2:0] _T_42; // @[lsu_dccm_ctl.scala 137:77] + wire [7:0] _T_438 = _T_49 & dccm_rdata_r[7:0]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_439 = io_addr_in_pic_r ? picm_rd_data_r[7:0] : _T_438; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_440 = stbuf_fwdbyteen_r[0] ? stbuf_fwddata_r[7:0] : _T_439; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_444 = {{4'd0}, _T_440[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_446 = {_T_440[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_448 = _T_446 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_449 = _T_444 | _T_448; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_31 = {{2'd0}, _T_449[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_454 = _GEN_31 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_456 = {_T_449[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_458 = _T_456 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_459 = _T_454 | _T_458; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_32 = {{1'd0}, _T_459[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_464 = _GEN_32 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_466 = {_T_459[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_468 = _T_466 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_469 = _T_464 | _T_468; // @[Bitwise.scala 103:39] + wire [7:0] _T_478 = _T_49 & dccm_rdata_r[15:8]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_479 = io_addr_in_pic_r ? picm_rd_data_r[15:8] : _T_478; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_480 = stbuf_fwdbyteen_r[1] ? stbuf_fwddata_r[15:8] : _T_479; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_484 = {{4'd0}, _T_480[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_486 = {_T_480[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_488 = _T_486 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_489 = _T_484 | _T_488; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_33 = {{2'd0}, _T_489[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_494 = _GEN_33 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_496 = {_T_489[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_498 = _T_496 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_499 = _T_494 | _T_498; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_34 = {{1'd0}, _T_499[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_504 = _GEN_34 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_506 = {_T_499[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_508 = _T_506 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_509 = _T_504 | _T_508; // @[Bitwise.scala 103:39] + wire [7:0] _T_518 = _T_49 & dccm_rdata_r[23:16]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_519 = io_addr_in_pic_r ? picm_rd_data_r[23:16] : _T_518; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_520 = stbuf_fwdbyteen_r[2] ? stbuf_fwddata_r[23:16] : _T_519; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_524 = {{4'd0}, _T_520[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_526 = {_T_520[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_528 = _T_526 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_529 = _T_524 | _T_528; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_35 = {{2'd0}, _T_529[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_534 = _GEN_35 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_536 = {_T_529[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_538 = _T_536 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_539 = _T_534 | _T_538; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_36 = {{1'd0}, _T_539[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_544 = _GEN_36 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_546 = {_T_539[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_548 = _T_546 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_549 = _T_544 | _T_548; // @[Bitwise.scala 103:39] + wire [7:0] _T_558 = _T_49 & dccm_rdata_r[31:24]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_559 = io_addr_in_pic_r ? picm_rd_data_r[31:24] : _T_558; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_560 = stbuf_fwdbyteen_r[3] ? stbuf_fwddata_r[31:24] : _T_559; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_564 = {{4'd0}, _T_560[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_566 = {_T_560[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_568 = _T_566 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_569 = _T_564 | _T_568; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_37 = {{2'd0}, _T_569[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_574 = _GEN_37 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_576 = {_T_569[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_578 = _T_576 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_579 = _T_574 | _T_578; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_38 = {{1'd0}, _T_579[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_584 = _GEN_38 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_586 = {_T_579[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_588 = _T_586 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_589 = _T_584 | _T_588; // @[Bitwise.scala 103:39] + wire [7:0] _T_598 = _T_49 & dccm_rdata_r[39:32]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_599 = io_addr_in_pic_r ? picm_rd_data_r[39:32] : _T_598; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_600 = stbuf_fwdbyteen_r[4] ? stbuf_fwddata_r[39:32] : _T_599; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_604 = {{4'd0}, _T_600[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_606 = {_T_600[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_608 = _T_606 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_609 = _T_604 | _T_608; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_39 = {{2'd0}, _T_609[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_614 = _GEN_39 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_616 = {_T_609[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_618 = _T_616 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_619 = _T_614 | _T_618; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_40 = {{1'd0}, _T_619[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_624 = _GEN_40 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_626 = {_T_619[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_628 = _T_626 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_629 = _T_624 | _T_628; // @[Bitwise.scala 103:39] + wire [7:0] _T_638 = _T_49 & dccm_rdata_r[47:40]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_639 = io_addr_in_pic_r ? picm_rd_data_r[47:40] : _T_638; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_640 = stbuf_fwdbyteen_r[5] ? stbuf_fwddata_r[47:40] : _T_639; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_644 = {{4'd0}, _T_640[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_646 = {_T_640[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_648 = _T_646 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_649 = _T_644 | _T_648; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_41 = {{2'd0}, _T_649[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_654 = _GEN_41 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_656 = {_T_649[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_658 = _T_656 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_659 = _T_654 | _T_658; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_42 = {{1'd0}, _T_659[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_664 = _GEN_42 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_666 = {_T_659[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_668 = _T_666 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_669 = _T_664 | _T_668; // @[Bitwise.scala 103:39] + wire [7:0] _T_678 = _T_49 & dccm_rdata_r[55:48]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_679 = io_addr_in_pic_r ? picm_rd_data_r[55:48] : _T_678; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_680 = stbuf_fwdbyteen_r[6] ? stbuf_fwddata_r[55:48] : _T_679; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_684 = {{4'd0}, _T_680[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_686 = {_T_680[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_688 = _T_686 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_689 = _T_684 | _T_688; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_43 = {{2'd0}, _T_689[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_694 = _GEN_43 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_696 = {_T_689[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_698 = _T_696 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_699 = _T_694 | _T_698; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_44 = {{1'd0}, _T_699[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_704 = _GEN_44 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_706 = {_T_699[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_708 = _T_706 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_709 = _T_704 | _T_708; // @[Bitwise.scala 103:39] + wire [7:0] _T_718 = _T_49 & dccm_rdata_r[63:56]; // @[lsu_dccm_ctl.scala 139:219] + wire [7:0] _T_719 = io_addr_in_pic_r ? picm_rd_data_r[63:56] : _T_718; // @[lsu_dccm_ctl.scala 139:139] + wire [7:0] _T_720 = stbuf_fwdbyteen_r[7] ? stbuf_fwddata_r[63:56] : _T_719; // @[lsu_dccm_ctl.scala 139:77] + wire [7:0] _T_724 = {{4'd0}, _T_720[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_726 = {_T_720[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_728 = _T_726 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_729 = _T_724 | _T_728; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_45 = {{2'd0}, _T_729[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_734 = _GEN_45 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_736 = {_T_729[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_738 = _T_736 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_739 = _T_734 | _T_738; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_46 = {{1'd0}, _T_739[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_744 = _GEN_46 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_746 = {_T_739[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_748 = _T_746 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_749 = _T_744 | _T_748; // @[Bitwise.scala 103:39] + wire [63:0] _T_757 = {_T_469,_T_509,_T_549,_T_589,_T_629,_T_669,_T_709,_T_749}; // @[Cat.scala 29:58] + wire [63:0] _T_761 = {{32'd0}, _T_757[63:32]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_763 = {_T_757[31:0], 32'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_765 = _T_763 & 64'hffffffff00000000; // @[Bitwise.scala 103:75] + wire [63:0] _T_766 = _T_761 | _T_765; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_47 = {{16'd0}, _T_766[63:16]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_771 = _GEN_47 & 64'hffff0000ffff; // @[Bitwise.scala 103:31] + wire [63:0] _T_773 = {_T_766[47:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_775 = _T_773 & 64'hffff0000ffff0000; // @[Bitwise.scala 103:75] + wire [63:0] _T_776 = _T_771 | _T_775; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_48 = {{8'd0}, _T_776[63:8]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_781 = _GEN_48 & 64'hff00ff00ff00ff; // @[Bitwise.scala 103:31] + wire [63:0] _T_783 = {_T_776[55:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_785 = _T_783 & 64'hff00ff00ff00ff00; // @[Bitwise.scala 103:75] + wire [63:0] _T_786 = _T_781 | _T_785; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_49 = {{4'd0}, _T_786[63:4]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_791 = _GEN_49 & 64'hf0f0f0f0f0f0f0f; // @[Bitwise.scala 103:31] + wire [63:0] _T_793 = {_T_786[59:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_795 = _T_793 & 64'hf0f0f0f0f0f0f0f0; // @[Bitwise.scala 103:75] + wire [63:0] _T_796 = _T_791 | _T_795; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_50 = {{2'd0}, _T_796[63:2]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_801 = _GEN_50 & 64'h3333333333333333; // @[Bitwise.scala 103:31] + wire [63:0] _T_803 = {_T_796[61:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_805 = _T_803 & 64'hcccccccccccccccc; // @[Bitwise.scala 103:75] + wire [63:0] _T_806 = _T_801 | _T_805; // @[Bitwise.scala 103:39] + wire [63:0] _GEN_51 = {{1'd0}, _T_806[63:1]}; // @[Bitwise.scala 103:31] + wire [63:0] _T_811 = _GEN_51 & 64'h5555555555555555; // @[Bitwise.scala 103:31] + wire [63:0] _T_813 = {_T_806[62:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [63:0] _T_815 = _T_813 & 64'haaaaaaaaaaaaaaaa; // @[Bitwise.scala 103:75] + wire [63:0] lsu_rdata_r = _T_811 | _T_815; // @[Bitwise.scala 103:39] + wire [3:0] _GEN_52 = {{2'd0}, io_lsu_addr_r[1:0]}; // @[lsu_dccm_ctl.scala 140:47] + wire [5:0] _T_818 = 4'h8 * _GEN_52; // @[lsu_dccm_ctl.scala 140:47] + wire [63:0] _T_819 = lsu_rdata_r >> _T_818; // @[lsu_dccm_ctl.scala 140:41] + wire [63:0] _T_822 = lsu_rdata_corr_r >> _T_818; // @[lsu_dccm_ctl.scala 141:47] + wire _T_825 = io_lsu_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 163:60] + wire _T_828 = io_end_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 163:133] + wire _T_829 = _T_825 | _T_828; // @[lsu_dccm_ctl.scala 163:101] + wire _T_830 = _T_829 & io_lsu_pkt_d_valid; // @[lsu_dccm_ctl.scala 163:175] + wire _T_831 = _T_830 & io_lsu_pkt_d_bits_store; // @[lsu_dccm_ctl.scala 163:196] + wire _T_832 = _T_831 & io_lsu_pkt_d_bits_dma; // @[lsu_dccm_ctl.scala 163:222] + wire _T_833 = _T_832 & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 163:246] + wire _T_836 = io_lsu_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 164:37] + wire _T_839 = io_end_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 164:110] + wire _T_840 = _T_836 | _T_839; // @[lsu_dccm_ctl.scala 164:78] + wire _T_841 = _T_840 & io_lsu_pkt_m_valid; // @[lsu_dccm_ctl.scala 164:152] + wire _T_842 = _T_841 & io_lsu_pkt_m_bits_store; // @[lsu_dccm_ctl.scala 164:173] + wire _T_843 = _T_842 & io_lsu_pkt_m_bits_dma; // @[lsu_dccm_ctl.scala 164:199] + wire _T_844 = _T_843 & io_addr_in_dccm_m; // @[lsu_dccm_ctl.scala 164:223] + wire kill_ecc_corr_lo_r = _T_833 | _T_844; // @[lsu_dccm_ctl.scala 163:267] + wire _T_847 = io_lsu_addr_d[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 166:60] + wire _T_850 = io_end_addr_d[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 166:133] + wire _T_851 = _T_847 | _T_850; // @[lsu_dccm_ctl.scala 166:101] + wire _T_852 = _T_851 & io_lsu_pkt_d_valid; // @[lsu_dccm_ctl.scala 166:175] + wire _T_853 = _T_852 & io_lsu_pkt_d_bits_store; // @[lsu_dccm_ctl.scala 166:196] + wire _T_854 = _T_853 & io_lsu_pkt_d_bits_dma; // @[lsu_dccm_ctl.scala 166:222] + wire _T_855 = _T_854 & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 166:246] + wire _T_858 = io_lsu_addr_m[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 167:37] + wire _T_861 = io_end_addr_m[15:2] == io_end_addr_r[15:2]; // @[lsu_dccm_ctl.scala 167:110] + wire _T_862 = _T_858 | _T_861; // @[lsu_dccm_ctl.scala 167:78] + wire _T_863 = _T_862 & io_lsu_pkt_m_valid; // @[lsu_dccm_ctl.scala 167:152] + wire _T_864 = _T_863 & io_lsu_pkt_m_bits_store; // @[lsu_dccm_ctl.scala 167:173] + wire _T_865 = _T_864 & io_lsu_pkt_m_bits_dma; // @[lsu_dccm_ctl.scala 167:199] + wire _T_866 = _T_865 & io_addr_in_dccm_m; // @[lsu_dccm_ctl.scala 167:223] + wire kill_ecc_corr_hi_r = _T_855 | _T_866; // @[lsu_dccm_ctl.scala 166:267] + wire _T_867 = io_lsu_pkt_r_bits_load & io_single_ecc_error_lo_r; // @[lsu_dccm_ctl.scala 169:60] + wire _T_868 = ~io_lsu_raw_fwd_lo_r; // @[lsu_dccm_ctl.scala 169:89] + wire ld_single_ecc_error_lo_r = _T_867 & _T_868; // @[lsu_dccm_ctl.scala 169:87] + wire _T_869 = io_lsu_pkt_r_bits_load & io_single_ecc_error_hi_r; // @[lsu_dccm_ctl.scala 170:60] + wire _T_870 = ~io_lsu_raw_fwd_hi_r; // @[lsu_dccm_ctl.scala 170:89] + wire ld_single_ecc_error_hi_r = _T_869 & _T_870; // @[lsu_dccm_ctl.scala 170:87] + wire _T_871 = ld_single_ecc_error_lo_r | ld_single_ecc_error_hi_r; // @[lsu_dccm_ctl.scala 171:63] + wire _T_872 = ~io_lsu_double_ecc_error_r; // @[lsu_dccm_ctl.scala 171:93] + wire _T_874 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[lsu_dccm_ctl.scala 172:81] + wire _T_875 = ld_single_ecc_error_lo_r & _T_874; // @[lsu_dccm_ctl.scala 172:62] + wire _T_876 = ~kill_ecc_corr_lo_r; // @[lsu_dccm_ctl.scala 172:108] + wire _T_878 = ld_single_ecc_error_hi_r & _T_874; // @[lsu_dccm_ctl.scala 173:62] + wire _T_879 = ~kill_ecc_corr_hi_r; // @[lsu_dccm_ctl.scala 173:108] + wire _T_880 = io_lsu_pkt_d_bits_word | io_lsu_pkt_d_bits_dword; // @[lsu_dccm_ctl.scala 175:125] + wire _T_881 = ~_T_880; // @[lsu_dccm_ctl.scala 175:100] + wire _T_883 = io_lsu_addr_d[1:0] != 2'h0; // @[lsu_dccm_ctl.scala 175:174] + wire _T_884 = _T_881 | _T_883; // @[lsu_dccm_ctl.scala 175:152] + wire _T_885 = io_lsu_pkt_d_bits_store & _T_884; // @[lsu_dccm_ctl.scala 175:97] + wire _T_886 = io_lsu_pkt_d_bits_load | _T_885; // @[lsu_dccm_ctl.scala 175:70] + wire _T_887 = io_lsu_pkt_d_valid & _T_886; // @[lsu_dccm_ctl.scala 175:44] + wire lsu_dccm_rden_d = _T_887 & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 175:191] + reg ld_single_ecc_error_lo_r_ff; // @[lsu_dccm_ctl.scala 284:73] + reg ld_single_ecc_error_hi_r_ff; // @[lsu_dccm_ctl.scala 283:73] + wire _T_888 = ld_single_ecc_error_lo_r_ff | ld_single_ecc_error_hi_r_ff; // @[lsu_dccm_ctl.scala 178:63] + reg lsu_double_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 282:73] + wire _T_889 = ~lsu_double_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 178:96] + wire _T_891 = lsu_dccm_rden_d | io_dma_dccm_wen; // @[lsu_dccm_ctl.scala 179:75] + wire _T_892 = _T_891 | io_ld_single_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 179:93] + wire _T_893 = ~_T_892; // @[lsu_dccm_ctl.scala 179:57] + wire _T_896 = io_stbuf_addr_any[3:2] == io_lsu_addr_d[3:2]; // @[lsu_dccm_ctl.scala 180:95] + wire _T_899 = io_stbuf_addr_any[3:2] == io_end_addr_d[3:2]; // @[lsu_dccm_ctl.scala 181:76] + wire _T_900 = _T_896 | _T_899; // @[lsu_dccm_ctl.scala 180:171] + wire _T_901 = ~_T_900; // @[lsu_dccm_ctl.scala 180:24] + wire _T_902 = lsu_dccm_rden_d & _T_901; // @[lsu_dccm_ctl.scala 180:22] + wire _T_903 = _T_893 | _T_902; // @[lsu_dccm_ctl.scala 179:124] + wire _T_905 = io_dma_dccm_wen | io_lsu_stbuf_commit_any; // @[lsu_dccm_ctl.scala 185:41] + reg [15:0] ld_sec_addr_lo_r_ff; // @[Reg.scala 27:20] + reg [15:0] ld_sec_addr_hi_r_ff; // @[Reg.scala 27:20] + wire [15:0] _T_912 = ld_single_ecc_error_lo_r_ff ? ld_sec_addr_lo_r_ff : ld_sec_addr_hi_r_ff; // @[lsu_dccm_ctl.scala 189:8] + wire [15:0] _T_916 = io_dma_dccm_wen ? io_lsu_addr_d[15:0] : io_stbuf_addr_any; // @[lsu_dccm_ctl.scala 190:8] + wire [15:0] _T_922 = ld_single_ecc_error_hi_r_ff ? ld_sec_addr_hi_r_ff : ld_sec_addr_lo_r_ff; // @[lsu_dccm_ctl.scala 193:8] + wire [15:0] _T_926 = io_dma_dccm_wen ? io_end_addr_d : io_stbuf_addr_any; // @[lsu_dccm_ctl.scala 194:8] + wire [38:0] _T_934 = {io_sec_data_ecc_lo_r_ff,io_sec_data_lo_r_ff}; // @[Cat.scala 29:58] + wire [38:0] _T_937 = {io_sec_data_ecc_hi_r_ff,io_sec_data_hi_r_ff}; // @[Cat.scala 29:58] + wire [38:0] _T_938 = ld_single_ecc_error_lo_r_ff ? _T_934 : _T_937; // @[lsu_dccm_ctl.scala 200:8] + wire [38:0] _T_942 = {io_dma_dccm_wdata_ecc_lo,io_dma_dccm_wdata_lo}; // @[Cat.scala 29:58] + wire [38:0] _T_945 = {io_stbuf_ecc_any,io_stbuf_data_any}; // @[Cat.scala 29:58] + wire [38:0] _T_946 = io_dma_dccm_wen ? _T_942 : _T_945; // @[lsu_dccm_ctl.scala 202:8] + wire [38:0] _T_956 = ld_single_ecc_error_hi_r_ff ? _T_937 : _T_934; // @[lsu_dccm_ctl.scala 206:8] + wire [38:0] _T_960 = {io_dma_dccm_wdata_ecc_hi,io_dma_dccm_wdata_hi}; // @[Cat.scala 29:58] + wire [38:0] _T_964 = io_dma_dccm_wen ? _T_960 : _T_945; // @[lsu_dccm_ctl.scala 208:8] + wire [3:0] _T_980 = io_lsu_pkt_r_bits_store ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_982 = io_lsu_pkt_r_bits_by ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_983 = _T_982 & 4'h1; // @[lsu_dccm_ctl.scala 216:94] + wire [3:0] _T_985 = io_lsu_pkt_r_bits_half ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_986 = _T_985 & 4'h3; // @[lsu_dccm_ctl.scala 217:38] + wire [3:0] _T_987 = _T_983 | _T_986; // @[lsu_dccm_ctl.scala 216:107] + wire [3:0] _T_989 = io_lsu_pkt_r_bits_word ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_991 = _T_987 | _T_989; // @[lsu_dccm_ctl.scala 217:51] + wire [3:0] store_byteen_r = _T_980 & _T_991; // @[lsu_dccm_ctl.scala 216:58] + wire [6:0] _GEN_55 = {{3'd0}, store_byteen_r}; // @[lsu_dccm_ctl.scala 222:45] + wire [6:0] _T_997 = _GEN_55 << io_lsu_addr_r[1:0]; // @[lsu_dccm_ctl.scala 222:45] + wire _T_1000 = io_stbuf_addr_any[15:2] == io_lsu_addr_m[15:2]; // @[lsu_dccm_ctl.scala 225:67] + wire _T_1003 = io_stbuf_addr_any[15:2] == io_end_addr_m[15:2]; // @[lsu_dccm_ctl.scala 226:67] + wire _T_1006 = io_stbuf_addr_any[15:2] == io_lsu_addr_r[15:2]; // @[lsu_dccm_ctl.scala 228:67] + wire dccm_wr_bypass_d_r_lo = _T_1006 & io_addr_in_dccm_r; // @[lsu_dccm_ctl.scala 228:101] + wire [63:0] _T_1012 = {32'h0,io_store_data_r}; // @[Cat.scala 29:58] + wire [126:0] _GEN_57 = {{63'd0}, _T_1012}; // @[lsu_dccm_ctl.scala 243:72] + wire [126:0] _T_1015 = _GEN_57 << _T_818; // @[lsu_dccm_ctl.scala 243:72] + wire [63:0] store_data_pre_r = _T_1015[63:0]; // @[lsu_dccm_ctl.scala 243:29] + wire [31:0] store_data_pre_hi_r = store_data_pre_r[63:32]; // @[lsu_dccm_ctl.scala 244:48] + wire [31:0] store_data_pre_lo_r = store_data_pre_r[31:0]; // @[lsu_dccm_ctl.scala 245:48] + wire [7:0] store_byteen_ext_r = {{1'd0}, _T_997}; // @[lsu_dccm_ctl.scala 222:22] + reg dccm_wren_Q; // @[lsu_dccm_ctl.scala 250:69] + reg dccm_wr_bypass_d_m_lo_Q; // @[lsu_dccm_ctl.scala 252:69] + wire _T_1021 = dccm_wren_Q & dccm_wr_bypass_d_m_lo_Q; // @[lsu_dccm_ctl.scala 246:162] + reg [31:0] dccm_wr_data_Q; // @[Reg.scala 27:20] + wire [7:0] _T_1025 = _T_1021 ? dccm_wr_data_Q[7:0] : io_sec_data_lo_r[7:0]; // @[lsu_dccm_ctl.scala 246:148] + wire [7:0] _T_1026 = store_byteen_ext_r[0] ? store_data_pre_lo_r[7:0] : _T_1025; // @[lsu_dccm_ctl.scala 246:79] + wire [7:0] _T_1030 = {{4'd0}, _T_1026[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1032 = {_T_1026[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1034 = _T_1032 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1035 = _T_1030 | _T_1034; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_58 = {{2'd0}, _T_1035[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1040 = _GEN_58 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1042 = {_T_1035[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1044 = _T_1042 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1045 = _T_1040 | _T_1044; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_59 = {{1'd0}, _T_1045[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1050 = _GEN_59 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1052 = {_T_1045[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1054 = _T_1052 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1055 = _T_1050 | _T_1054; // @[Bitwise.scala 103:39] + wire [7:0] _T_1063 = _T_1021 ? dccm_wr_data_Q[15:8] : io_sec_data_lo_r[15:8]; // @[lsu_dccm_ctl.scala 246:148] + wire [7:0] _T_1064 = store_byteen_ext_r[1] ? store_data_pre_lo_r[15:8] : _T_1063; // @[lsu_dccm_ctl.scala 246:79] + wire [7:0] _T_1068 = {{4'd0}, _T_1064[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1070 = {_T_1064[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1072 = _T_1070 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1073 = _T_1068 | _T_1072; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_60 = {{2'd0}, _T_1073[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1078 = _GEN_60 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1080 = {_T_1073[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1082 = _T_1080 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1083 = _T_1078 | _T_1082; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_61 = {{1'd0}, _T_1083[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1088 = _GEN_61 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1090 = {_T_1083[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1092 = _T_1090 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1093 = _T_1088 | _T_1092; // @[Bitwise.scala 103:39] + wire [7:0] _T_1101 = _T_1021 ? dccm_wr_data_Q[23:16] : io_sec_data_lo_r[23:16]; // @[lsu_dccm_ctl.scala 246:148] + wire [7:0] _T_1102 = store_byteen_ext_r[2] ? store_data_pre_lo_r[23:16] : _T_1101; // @[lsu_dccm_ctl.scala 246:79] + wire [7:0] _T_1106 = {{4'd0}, _T_1102[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1108 = {_T_1102[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1110 = _T_1108 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1111 = _T_1106 | _T_1110; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_62 = {{2'd0}, _T_1111[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1116 = _GEN_62 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1118 = {_T_1111[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1120 = _T_1118 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1121 = _T_1116 | _T_1120; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_63 = {{1'd0}, _T_1121[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1126 = _GEN_63 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1128 = {_T_1121[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1130 = _T_1128 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1131 = _T_1126 | _T_1130; // @[Bitwise.scala 103:39] + wire [7:0] _T_1139 = _T_1021 ? dccm_wr_data_Q[31:24] : io_sec_data_lo_r[31:24]; // @[lsu_dccm_ctl.scala 246:148] + wire [7:0] _T_1140 = store_byteen_ext_r[3] ? store_data_pre_lo_r[31:24] : _T_1139; // @[lsu_dccm_ctl.scala 246:79] + wire [7:0] _T_1144 = {{4'd0}, _T_1140[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1146 = {_T_1140[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1148 = _T_1146 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1149 = _T_1144 | _T_1148; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_64 = {{2'd0}, _T_1149[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1154 = _GEN_64 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1156 = {_T_1149[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1158 = _T_1156 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1159 = _T_1154 | _T_1158; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_65 = {{1'd0}, _T_1159[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1164 = _GEN_65 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1166 = {_T_1159[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1168 = _T_1166 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1169 = _T_1164 | _T_1168; // @[Bitwise.scala 103:39] + wire [31:0] _T_1173 = {_T_1055,_T_1093,_T_1131,_T_1169}; // @[Cat.scala 29:58] + wire [31:0] _T_1177 = {{16'd0}, _T_1173[31:16]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1179 = {_T_1173[15:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1181 = _T_1179 & 32'hffff0000; // @[Bitwise.scala 103:75] + wire [31:0] _T_1182 = _T_1177 | _T_1181; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_66 = {{8'd0}, _T_1182[31:8]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1187 = _GEN_66 & 32'hff00ff; // @[Bitwise.scala 103:31] + wire [31:0] _T_1189 = {_T_1182[23:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1191 = _T_1189 & 32'hff00ff00; // @[Bitwise.scala 103:75] + wire [31:0] _T_1192 = _T_1187 | _T_1191; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_67 = {{4'd0}, _T_1192[31:4]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1197 = _GEN_67 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] + wire [31:0] _T_1199 = {_T_1192[27:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1201 = _T_1199 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] + wire [31:0] _T_1202 = _T_1197 | _T_1201; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_68 = {{2'd0}, _T_1202[31:2]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1207 = _GEN_68 & 32'h33333333; // @[Bitwise.scala 103:31] + wire [31:0] _T_1209 = {_T_1202[29:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1211 = _T_1209 & 32'hcccccccc; // @[Bitwise.scala 103:75] + wire [31:0] _T_1212 = _T_1207 | _T_1211; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_69 = {{1'd0}, _T_1212[31:1]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1217 = _GEN_69 & 32'h55555555; // @[Bitwise.scala 103:31] + wire [31:0] _T_1219 = {_T_1212[30:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1221 = _T_1219 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] + reg dccm_wr_bypass_d_m_hi_Q; // @[lsu_dccm_ctl.scala 253:69] + wire _T_1226 = dccm_wren_Q & dccm_wr_bypass_d_m_hi_Q; // @[lsu_dccm_ctl.scala 247:162] + wire [7:0] _T_1230 = _T_1226 ? dccm_wr_data_Q[7:0] : io_sec_data_hi_r[7:0]; // @[lsu_dccm_ctl.scala 247:148] + wire [7:0] _T_1231 = store_byteen_ext_r[4] ? store_data_pre_hi_r[7:0] : _T_1230; // @[lsu_dccm_ctl.scala 247:79] + wire [7:0] _T_1235 = {{4'd0}, _T_1231[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1237 = {_T_1231[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1239 = _T_1237 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1240 = _T_1235 | _T_1239; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_70 = {{2'd0}, _T_1240[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1245 = _GEN_70 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1247 = {_T_1240[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1249 = _T_1247 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1250 = _T_1245 | _T_1249; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_71 = {{1'd0}, _T_1250[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1255 = _GEN_71 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1257 = {_T_1250[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1259 = _T_1257 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1260 = _T_1255 | _T_1259; // @[Bitwise.scala 103:39] + wire [7:0] _T_1268 = _T_1226 ? dccm_wr_data_Q[15:8] : io_sec_data_hi_r[15:8]; // @[lsu_dccm_ctl.scala 247:148] + wire [7:0] _T_1269 = store_byteen_ext_r[5] ? store_data_pre_hi_r[15:8] : _T_1268; // @[lsu_dccm_ctl.scala 247:79] + wire [7:0] _T_1273 = {{4'd0}, _T_1269[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1275 = {_T_1269[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1277 = _T_1275 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1278 = _T_1273 | _T_1277; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_72 = {{2'd0}, _T_1278[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1283 = _GEN_72 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1285 = {_T_1278[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1287 = _T_1285 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1288 = _T_1283 | _T_1287; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_73 = {{1'd0}, _T_1288[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1293 = _GEN_73 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1295 = {_T_1288[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1297 = _T_1295 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1298 = _T_1293 | _T_1297; // @[Bitwise.scala 103:39] + wire [7:0] _T_1306 = _T_1226 ? dccm_wr_data_Q[23:16] : io_sec_data_hi_r[23:16]; // @[lsu_dccm_ctl.scala 247:148] + wire [7:0] _T_1307 = store_byteen_ext_r[6] ? store_data_pre_hi_r[23:16] : _T_1306; // @[lsu_dccm_ctl.scala 247:79] + wire [7:0] _T_1311 = {{4'd0}, _T_1307[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1313 = {_T_1307[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1315 = _T_1313 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1316 = _T_1311 | _T_1315; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_74 = {{2'd0}, _T_1316[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1321 = _GEN_74 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1323 = {_T_1316[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1325 = _T_1323 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1326 = _T_1321 | _T_1325; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_75 = {{1'd0}, _T_1326[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1331 = _GEN_75 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1333 = {_T_1326[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1335 = _T_1333 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1336 = _T_1331 | _T_1335; // @[Bitwise.scala 103:39] + wire [7:0] _T_1344 = _T_1226 ? dccm_wr_data_Q[31:24] : io_sec_data_hi_r[31:24]; // @[lsu_dccm_ctl.scala 247:148] + wire [7:0] _T_1345 = store_byteen_ext_r[7] ? store_data_pre_hi_r[31:24] : _T_1344; // @[lsu_dccm_ctl.scala 247:79] + wire [7:0] _T_1349 = {{4'd0}, _T_1345[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1351 = {_T_1345[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1353 = _T_1351 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1354 = _T_1349 | _T_1353; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_76 = {{2'd0}, _T_1354[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1359 = _GEN_76 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1361 = {_T_1354[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1363 = _T_1361 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1364 = _T_1359 | _T_1363; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_77 = {{1'd0}, _T_1364[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1369 = _GEN_77 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1371 = {_T_1364[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1373 = _T_1371 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1374 = _T_1369 | _T_1373; // @[Bitwise.scala 103:39] + wire [31:0] _T_1378 = {_T_1260,_T_1298,_T_1336,_T_1374}; // @[Cat.scala 29:58] + wire [31:0] _T_1382 = {{16'd0}, _T_1378[31:16]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1384 = {_T_1378[15:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1386 = _T_1384 & 32'hffff0000; // @[Bitwise.scala 103:75] + wire [31:0] _T_1387 = _T_1382 | _T_1386; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_78 = {{8'd0}, _T_1387[31:8]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1392 = _GEN_78 & 32'hff00ff; // @[Bitwise.scala 103:31] + wire [31:0] _T_1394 = {_T_1387[23:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1396 = _T_1394 & 32'hff00ff00; // @[Bitwise.scala 103:75] + wire [31:0] _T_1397 = _T_1392 | _T_1396; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_79 = {{4'd0}, _T_1397[31:4]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1402 = _GEN_79 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] + wire [31:0] _T_1404 = {_T_1397[27:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1406 = _T_1404 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] + wire [31:0] _T_1407 = _T_1402 | _T_1406; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_80 = {{2'd0}, _T_1407[31:2]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1412 = _GEN_80 & 32'h33333333; // @[Bitwise.scala 103:31] + wire [31:0] _T_1414 = {_T_1407[29:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1416 = _T_1414 & 32'hcccccccc; // @[Bitwise.scala 103:75] + wire [31:0] _T_1417 = _T_1412 | _T_1416; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_81 = {{1'd0}, _T_1417[31:1]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1422 = _GEN_81 & 32'h55555555; // @[Bitwise.scala 103:31] + wire [31:0] _T_1424 = {_T_1417[30:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1426 = _T_1424 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] + wire _T_1431 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_r_lo; // @[lsu_dccm_ctl.scala 248:174] + wire [7:0] _T_1439 = _T_1431 ? io_stbuf_data_any[7:0] : _T_1025; // @[lsu_dccm_ctl.scala 248:148] + wire [7:0] _T_1440 = store_byteen_ext_r[0] ? store_data_pre_lo_r[7:0] : _T_1439; // @[lsu_dccm_ctl.scala 248:79] + wire [7:0] _T_1444 = {{4'd0}, _T_1440[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1446 = {_T_1440[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1448 = _T_1446 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1449 = _T_1444 | _T_1448; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_82 = {{2'd0}, _T_1449[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1454 = _GEN_82 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1456 = {_T_1449[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1458 = _T_1456 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1459 = _T_1454 | _T_1458; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_83 = {{1'd0}, _T_1459[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1464 = _GEN_83 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1466 = {_T_1459[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1468 = _T_1466 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1469 = _T_1464 | _T_1468; // @[Bitwise.scala 103:39] + wire [7:0] _T_1481 = _T_1431 ? io_stbuf_data_any[15:8] : _T_1063; // @[lsu_dccm_ctl.scala 248:148] + wire [7:0] _T_1482 = store_byteen_ext_r[1] ? store_data_pre_lo_r[15:8] : _T_1481; // @[lsu_dccm_ctl.scala 248:79] + wire [7:0] _T_1486 = {{4'd0}, _T_1482[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1488 = {_T_1482[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1490 = _T_1488 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1491 = _T_1486 | _T_1490; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_84 = {{2'd0}, _T_1491[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1496 = _GEN_84 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1498 = {_T_1491[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1500 = _T_1498 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1501 = _T_1496 | _T_1500; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_85 = {{1'd0}, _T_1501[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1506 = _GEN_85 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1508 = {_T_1501[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1510 = _T_1508 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1511 = _T_1506 | _T_1510; // @[Bitwise.scala 103:39] + wire [7:0] _T_1523 = _T_1431 ? io_stbuf_data_any[23:16] : _T_1101; // @[lsu_dccm_ctl.scala 248:148] + wire [7:0] _T_1524 = store_byteen_ext_r[2] ? store_data_pre_lo_r[23:16] : _T_1523; // @[lsu_dccm_ctl.scala 248:79] + wire [7:0] _T_1528 = {{4'd0}, _T_1524[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1530 = {_T_1524[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1532 = _T_1530 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1533 = _T_1528 | _T_1532; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_86 = {{2'd0}, _T_1533[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1538 = _GEN_86 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1540 = {_T_1533[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1542 = _T_1540 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1543 = _T_1538 | _T_1542; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_87 = {{1'd0}, _T_1543[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1548 = _GEN_87 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1550 = {_T_1543[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1552 = _T_1550 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1553 = _T_1548 | _T_1552; // @[Bitwise.scala 103:39] + wire [7:0] _T_1565 = _T_1431 ? io_stbuf_data_any[31:24] : _T_1139; // @[lsu_dccm_ctl.scala 248:148] + wire [7:0] _T_1566 = store_byteen_ext_r[3] ? store_data_pre_lo_r[31:24] : _T_1565; // @[lsu_dccm_ctl.scala 248:79] + wire [7:0] _T_1570 = {{4'd0}, _T_1566[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1572 = {_T_1566[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1574 = _T_1572 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1575 = _T_1570 | _T_1574; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_88 = {{2'd0}, _T_1575[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1580 = _GEN_88 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1582 = {_T_1575[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1584 = _T_1582 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1585 = _T_1580 | _T_1584; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_89 = {{1'd0}, _T_1585[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1590 = _GEN_89 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1592 = {_T_1585[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1594 = _T_1592 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1595 = _T_1590 | _T_1594; // @[Bitwise.scala 103:39] + wire [31:0] _T_1599 = {_T_1469,_T_1511,_T_1553,_T_1595}; // @[Cat.scala 29:58] + wire [31:0] _T_1603 = {{16'd0}, _T_1599[31:16]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1605 = {_T_1599[15:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1607 = _T_1605 & 32'hffff0000; // @[Bitwise.scala 103:75] + wire [31:0] _T_1608 = _T_1603 | _T_1607; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_90 = {{8'd0}, _T_1608[31:8]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1613 = _GEN_90 & 32'hff00ff; // @[Bitwise.scala 103:31] + wire [31:0] _T_1615 = {_T_1608[23:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1617 = _T_1615 & 32'hff00ff00; // @[Bitwise.scala 103:75] + wire [31:0] _T_1618 = _T_1613 | _T_1617; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_91 = {{4'd0}, _T_1618[31:4]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1623 = _GEN_91 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] + wire [31:0] _T_1625 = {_T_1618[27:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1627 = _T_1625 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] + wire [31:0] _T_1628 = _T_1623 | _T_1627; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_92 = {{2'd0}, _T_1628[31:2]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1633 = _GEN_92 & 32'h33333333; // @[Bitwise.scala 103:31] + wire [31:0] _T_1635 = {_T_1628[29:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1637 = _T_1635 & 32'hcccccccc; // @[Bitwise.scala 103:75] + wire [31:0] _T_1638 = _T_1633 | _T_1637; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_93 = {{1'd0}, _T_1638[31:1]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1643 = _GEN_93 & 32'h55555555; // @[Bitwise.scala 103:31] + wire [31:0] _T_1645 = {_T_1638[30:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1647 = _T_1645 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1660 = _T_1431 ? io_stbuf_data_any[7:0] : _T_1230; // @[lsu_dccm_ctl.scala 249:148] + wire [7:0] _T_1661 = store_byteen_ext_r[4] ? store_data_pre_hi_r[7:0] : _T_1660; // @[lsu_dccm_ctl.scala 249:79] + wire [7:0] _T_1665 = {{4'd0}, _T_1661[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1667 = {_T_1661[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1669 = _T_1667 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1670 = _T_1665 | _T_1669; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_94 = {{2'd0}, _T_1670[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1675 = _GEN_94 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1677 = {_T_1670[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1679 = _T_1677 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1680 = _T_1675 | _T_1679; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_95 = {{1'd0}, _T_1680[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1685 = _GEN_95 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1687 = {_T_1680[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1689 = _T_1687 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1690 = _T_1685 | _T_1689; // @[Bitwise.scala 103:39] + wire [7:0] _T_1702 = _T_1431 ? io_stbuf_data_any[15:8] : _T_1268; // @[lsu_dccm_ctl.scala 249:148] + wire [7:0] _T_1703 = store_byteen_ext_r[5] ? store_data_pre_hi_r[15:8] : _T_1702; // @[lsu_dccm_ctl.scala 249:79] + wire [7:0] _T_1707 = {{4'd0}, _T_1703[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1709 = {_T_1703[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1711 = _T_1709 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1712 = _T_1707 | _T_1711; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_96 = {{2'd0}, _T_1712[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1717 = _GEN_96 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1719 = {_T_1712[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1721 = _T_1719 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1722 = _T_1717 | _T_1721; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_97 = {{1'd0}, _T_1722[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1727 = _GEN_97 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1729 = {_T_1722[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1731 = _T_1729 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1732 = _T_1727 | _T_1731; // @[Bitwise.scala 103:39] + wire [7:0] _T_1744 = _T_1431 ? io_stbuf_data_any[23:16] : _T_1306; // @[lsu_dccm_ctl.scala 249:148] + wire [7:0] _T_1745 = store_byteen_ext_r[6] ? store_data_pre_hi_r[23:16] : _T_1744; // @[lsu_dccm_ctl.scala 249:79] + wire [7:0] _T_1749 = {{4'd0}, _T_1745[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1751 = {_T_1745[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1753 = _T_1751 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1754 = _T_1749 | _T_1753; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_98 = {{2'd0}, _T_1754[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1759 = _GEN_98 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1761 = {_T_1754[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1763 = _T_1761 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1764 = _T_1759 | _T_1763; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_99 = {{1'd0}, _T_1764[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1769 = _GEN_99 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1771 = {_T_1764[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1773 = _T_1771 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1774 = _T_1769 | _T_1773; // @[Bitwise.scala 103:39] + wire [7:0] _T_1786 = _T_1431 ? io_stbuf_data_any[31:24] : _T_1344; // @[lsu_dccm_ctl.scala 249:148] + wire [7:0] _T_1787 = store_byteen_ext_r[7] ? store_data_pre_hi_r[31:24] : _T_1786; // @[lsu_dccm_ctl.scala 249:79] + wire [7:0] _T_1791 = {{4'd0}, _T_1787[7:4]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1793 = {_T_1787[3:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1795 = _T_1793 & 8'hf0; // @[Bitwise.scala 103:75] + wire [7:0] _T_1796 = _T_1791 | _T_1795; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_100 = {{2'd0}, _T_1796[7:2]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1801 = _GEN_100 & 8'h33; // @[Bitwise.scala 103:31] + wire [7:0] _T_1803 = {_T_1796[5:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1805 = _T_1803 & 8'hcc; // @[Bitwise.scala 103:75] + wire [7:0] _T_1806 = _T_1801 | _T_1805; // @[Bitwise.scala 103:39] + wire [7:0] _GEN_101 = {{1'd0}, _T_1806[7:1]}; // @[Bitwise.scala 103:31] + wire [7:0] _T_1811 = _GEN_101 & 8'h55; // @[Bitwise.scala 103:31] + wire [7:0] _T_1813 = {_T_1806[6:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [7:0] _T_1815 = _T_1813 & 8'haa; // @[Bitwise.scala 103:75] + wire [7:0] _T_1816 = _T_1811 | _T_1815; // @[Bitwise.scala 103:39] + wire [31:0] _T_1820 = {_T_1690,_T_1732,_T_1774,_T_1816}; // @[Cat.scala 29:58] + wire [31:0] _T_1824 = {{16'd0}, _T_1820[31:16]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1826 = {_T_1820[15:0], 16'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1828 = _T_1826 & 32'hffff0000; // @[Bitwise.scala 103:75] + wire [31:0] _T_1829 = _T_1824 | _T_1828; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_102 = {{8'd0}, _T_1829[31:8]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1834 = _GEN_102 & 32'hff00ff; // @[Bitwise.scala 103:31] + wire [31:0] _T_1836 = {_T_1829[23:0], 8'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1838 = _T_1836 & 32'hff00ff00; // @[Bitwise.scala 103:75] + wire [31:0] _T_1839 = _T_1834 | _T_1838; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_103 = {{4'd0}, _T_1839[31:4]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1844 = _GEN_103 & 32'hf0f0f0f; // @[Bitwise.scala 103:31] + wire [31:0] _T_1846 = {_T_1839[27:0], 4'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1848 = _T_1846 & 32'hf0f0f0f0; // @[Bitwise.scala 103:75] + wire [31:0] _T_1849 = _T_1844 | _T_1848; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_104 = {{2'd0}, _T_1849[31:2]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1854 = _GEN_104 & 32'h33333333; // @[Bitwise.scala 103:31] + wire [31:0] _T_1856 = {_T_1849[29:0], 2'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1858 = _T_1856 & 32'hcccccccc; // @[Bitwise.scala 103:75] + wire [31:0] _T_1859 = _T_1854 | _T_1858; // @[Bitwise.scala 103:39] + wire [31:0] _GEN_105 = {{1'd0}, _T_1859[31:1]}; // @[Bitwise.scala 103:31] + wire [31:0] _T_1864 = _GEN_105 & 32'h55555555; // @[Bitwise.scala 103:31] + wire [31:0] _T_1866 = {_T_1859[30:0], 1'h0}; // @[Bitwise.scala 103:65] + wire [31:0] _T_1868 = _T_1866 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] + wire _T_1871 = io_lsu_stbuf_commit_any | io_clk_override; // @[lsu_dccm_ctl.scala 251:82] + reg [31:0] _T_1877; // @[lsu_dccm_ctl.scala 254:72] + wire _T_1882 = io_lsu_pkt_r_valid & io_lsu_pkt_r_bits_store; // @[lsu_dccm_ctl.scala 272:58] + wire _T_1883 = _T_1882 & io_addr_in_pic_r; // @[lsu_dccm_ctl.scala 272:84] + wire _T_1884 = _T_1883 & io_lsu_commit_r; // @[lsu_dccm_ctl.scala 272:103] + wire _T_1886 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_load; // @[lsu_dccm_ctl.scala 273:58] + wire _T_1888 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_store; // @[lsu_dccm_ctl.scala 274:58] + wire [31:0] _T_1892 = {17'h0,io_lsu_addr_d[14:0]}; // @[Cat.scala 29:58] + wire [14:0] _T_1898 = io_dma_pic_wen ? io_dma_dccm_ctl_dma_mem_addr[14:0] : io_lsu_addr_r[14:0]; // @[lsu_dccm_ctl.scala 276:93] + wire [31:0] _T_1899 = {17'h0,_T_1898}; // @[Cat.scala 29:58] + reg _T_1906; // @[lsu_dccm_ctl.scala 280:61] + reg _T_1907; // @[lsu_dccm_ctl.scala 281:61] + wire _T_1912 = io_ld_single_ecc_error_r | io_clk_override; // @[lsu_dccm_ctl.scala 285:90] + rvclkhdr rvclkhdr ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_io_clk), + .io_en(rvclkhdr_io_en) + ); + rvclkhdr rvclkhdr_1 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_1_io_clk), + .io_en(rvclkhdr_1_io_en) + ); + rvclkhdr rvclkhdr_2 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_2_io_clk), + .io_en(rvclkhdr_2_io_en) + ); + rvclkhdr rvclkhdr_3 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_3_io_clk), + .io_en(rvclkhdr_3_io_en) + ); + rvclkhdr rvclkhdr_4 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_4_io_clk), + .io_en(rvclkhdr_4_io_en) + ); + rvclkhdr rvclkhdr_5 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_5_io_clk), + .io_en(rvclkhdr_5_io_en) + ); + rvclkhdr rvclkhdr_6 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_6_io_clk), + .io_en(rvclkhdr_6_io_en) + ); + rvclkhdr rvclkhdr_7 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_7_io_clk), + .io_en(rvclkhdr_7_io_en) + ); + rvclkhdr rvclkhdr_8 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_8_io_clk), + .io_en(rvclkhdr_8_io_en) + ); + rvclkhdr rvclkhdr_9 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_9_io_clk), + .io_en(rvclkhdr_9_io_en) + ); + assign io_dccm_rdata_hi_r = _T_14; // @[lsu_dccm_ctl.scala 129:27] + assign io_dccm_rdata_lo_r = _T_18; // @[lsu_dccm_ctl.scala 130:27] + assign io_dccm_data_ecc_hi_r = _T_22; // @[lsu_dccm_ctl.scala 131:27] + assign io_dccm_data_ecc_lo_r = _T_26; // @[lsu_dccm_ctl.scala 132:27] + assign io_lsu_ld_data_r = _T_819[31:0]; // @[lsu_dccm_ctl.scala 140:27] + assign io_lsu_ld_data_corr_r = _T_822[31:0]; // @[lsu_dccm_ctl.scala 141:27] + assign io_dccm_rdata_hi_m = io_dccm_rd_data_hi[31:0]; // @[lsu_dccm_ctl.scala 268:27] + assign io_dccm_rdata_lo_m = io_dccm_rd_data_lo[31:0]; // @[lsu_dccm_ctl.scala 267:27] + assign io_dccm_data_ecc_hi_m = io_dccm_rd_data_hi[38:32]; // @[lsu_dccm_ctl.scala 270:27] + assign io_dccm_data_ecc_lo_m = io_dccm_rd_data_lo[38:32]; // @[lsu_dccm_ctl.scala 269:27] + assign io_lsu_ld_data_m = 32'h0; // @[lsu_dccm_ctl.scala 121:20] + assign io_store_data_hi_r = _T_1422 | _T_1426; // @[lsu_dccm_ctl.scala 247:29] + assign io_store_data_lo_r = _T_1217 | _T_1221; // @[lsu_dccm_ctl.scala 246:29] + assign io_store_datafn_hi_r = _T_1864 | _T_1868; // @[lsu_dccm_ctl.scala 249:29] + assign io_store_datafn_lo_r = _T_1643 | _T_1647; // @[lsu_dccm_ctl.scala 248:29] + assign io_store_data_r = _T_1877; // @[lsu_dccm_ctl.scala 254:29] + assign io_ld_single_ecc_error_r = _T_871 & _T_872; // @[lsu_dccm_ctl.scala 171:34] + assign io_ld_single_ecc_error_r_ff = _T_888 & _T_889; // @[lsu_dccm_ctl.scala 178:31] + assign io_picm_mask_data_m = picm_rd_data_m[31:0]; // @[lsu_dccm_ctl.scala 277:27] + assign io_lsu_stbuf_commit_any = io_stbuf_reqvld_any & _T_903; // @[lsu_dccm_ctl.scala 179:31] + assign io_lsu_dccm_rden_m = _T_1906; // @[lsu_dccm_ctl.scala 280:24] + assign io_lsu_dccm_rden_r = _T_1907; // @[lsu_dccm_ctl.scala 281:24] + assign io_dma_dccm_ctl_dccm_dma_rvalid = _T & io_lsu_pkt_r_bits_dma; // @[lsu_dccm_ctl.scala 124:40] + assign io_dma_dccm_ctl_dccm_dma_ecc_error = io_lsu_double_ecc_error_r; // @[lsu_dccm_ctl.scala 125:40] + assign io_dma_dccm_ctl_dccm_dma_rtag = _T_42; // @[lsu_dccm_ctl.scala 137:40] + assign io_dma_dccm_ctl_dccm_dma_rdata = io_ldst_dual_r ? lsu_rdata_corr_r : _T_4; // @[lsu_dccm_ctl.scala 126:40] + assign io_dccm_wren = _T_905 | io_ld_single_ecc_error_r_ff; // @[lsu_dccm_ctl.scala 185:22] + assign io_dccm_rden = lsu_dccm_rden_d & io_addr_in_dccm_d; // @[lsu_dccm_ctl.scala 186:22] + assign io_dccm_wr_addr_lo = io_ld_single_ecc_error_r_ff ? _T_912 : _T_916; // @[lsu_dccm_ctl.scala 188:22] + assign io_dccm_wr_addr_hi = io_ld_single_ecc_error_r_ff ? _T_922 : _T_926; // @[lsu_dccm_ctl.scala 192:22] + assign io_dccm_rd_addr_lo = io_lsu_addr_d[15:0]; // @[lsu_dccm_ctl.scala 196:22] + assign io_dccm_rd_addr_hi = io_end_addr_d; // @[lsu_dccm_ctl.scala 197:22] + assign io_dccm_wr_data_lo = io_ld_single_ecc_error_r_ff ? _T_938 : _T_946; // @[lsu_dccm_ctl.scala 199:22] + assign io_dccm_wr_data_hi = io_ld_single_ecc_error_r_ff ? _T_956 : _T_964; // @[lsu_dccm_ctl.scala 205:22] + assign io_lsu_pic_picm_wren = _T_1884 | io_dma_pic_wen; // @[lsu_dccm_ctl.scala 272:35] + assign io_lsu_pic_picm_rden = _T_1886 & io_addr_in_pic_d; // @[lsu_dccm_ctl.scala 273:35] + assign io_lsu_pic_picm_mken = _T_1888 & io_addr_in_pic_d; // @[lsu_dccm_ctl.scala 274:35] + assign io_lsu_pic_picm_rdaddr = 32'hf00c0000 | _T_1892; // @[lsu_dccm_ctl.scala 275:35] + assign io_lsu_pic_picm_wraddr = 32'hf00c0000 | _T_1899; // @[lsu_dccm_ctl.scala 276:35] + assign io_lsu_pic_picm_wr_data = io_dma_pic_wen ? io_dma_dccm_ctl_dma_mem_wdata[31:0] : io_store_datafn_lo_r; // @[lsu_dccm_ctl.scala 278:35] + assign rvclkhdr_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_io_en = _T_10 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_1_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_1_io_en = io_lsu_dccm_rden_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_2_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_2_io_en = io_lsu_dccm_rden_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_3_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_3_io_en = io_lsu_dccm_rden_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_4_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_4_io_en = _T_8 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_5_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_5_io_en = _T_8 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_6_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_6_io_en = io_addr_in_pic_m | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_7_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_7_io_en = io_lsu_stbuf_commit_any | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_8_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_8_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_9_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_9_io_en = io_ld_single_ecc_error_r | io_clk_override; // @[lib.scala 393:17] +`ifdef RANDOMIZE_GARBAGE_ASSIGN +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_INVALID_ASSIGN +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_REG_INIT +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_MEM_INIT +`define RANDOMIZE +`endif +`ifndef RANDOM +`define RANDOM $random +`endif +`ifdef RANDOMIZE_MEM_INIT + integer initvar; +`endif +`ifndef SYNTHESIS +`ifdef FIRRTL_BEFORE_INITIAL +`FIRRTL_BEFORE_INITIAL +`endif +initial begin + `ifdef RANDOMIZE + `ifdef INIT_RANDOM + `INIT_RANDOM + `endif + `ifndef VERILATOR + `ifdef RANDOMIZE_DELAY + #`RANDOMIZE_DELAY begin end + `else + #0.002 begin end + `endif + `endif +`ifdef RANDOMIZE_REG_INIT + _RAND_0 = {1{`RANDOM}}; + _T_28 = _RAND_0[7:0]; + _RAND_1 = {1{`RANDOM}}; + _T_31 = _RAND_1[31:0]; + _RAND_2 = {1{`RANDOM}}; + _T_34 = _RAND_2[31:0]; + _RAND_3 = {1{`RANDOM}}; + picm_rd_data_r_32 = _RAND_3[31:0]; + _RAND_4 = {1{`RANDOM}}; + _T_14 = _RAND_4[31:0]; + _RAND_5 = {1{`RANDOM}}; + _T_18 = _RAND_5[31:0]; + _RAND_6 = {1{`RANDOM}}; + _T_22 = _RAND_6[6:0]; + _RAND_7 = {1{`RANDOM}}; + _T_26 = _RAND_7[6:0]; + _RAND_8 = {1{`RANDOM}}; + _T_42 = _RAND_8[2:0]; + _RAND_9 = {1{`RANDOM}}; + ld_single_ecc_error_lo_r_ff = _RAND_9[0:0]; + _RAND_10 = {1{`RANDOM}}; + ld_single_ecc_error_hi_r_ff = _RAND_10[0:0]; + _RAND_11 = {1{`RANDOM}}; + lsu_double_ecc_error_r_ff = _RAND_11[0:0]; + _RAND_12 = {1{`RANDOM}}; + ld_sec_addr_lo_r_ff = _RAND_12[15:0]; + _RAND_13 = {1{`RANDOM}}; + ld_sec_addr_hi_r_ff = _RAND_13[15:0]; + _RAND_14 = {1{`RANDOM}}; + dccm_wren_Q = _RAND_14[0:0]; + _RAND_15 = {1{`RANDOM}}; + dccm_wr_bypass_d_m_lo_Q = _RAND_15[0:0]; + _RAND_16 = {1{`RANDOM}}; + dccm_wr_data_Q = _RAND_16[31:0]; + _RAND_17 = {1{`RANDOM}}; + dccm_wr_bypass_d_m_hi_Q = _RAND_17[0:0]; + _RAND_18 = {1{`RANDOM}}; + _T_1877 = _RAND_18[31:0]; + _RAND_19 = {1{`RANDOM}}; + _T_1906 = _RAND_19[0:0]; + _RAND_20 = {1{`RANDOM}}; + _T_1907 = _RAND_20[0:0]; +`endif // RANDOMIZE_REG_INIT + if (reset) begin + _T_28 = 8'h0; + end + if (reset) begin + _T_31 = 32'h0; + end + if (reset) begin + _T_34 = 32'h0; + end + if (reset) begin + picm_rd_data_r_32 = 32'h0; + end + if (reset) begin + _T_14 = 32'h0; + end + if (reset) begin + _T_18 = 32'h0; + end + if (reset) begin + _T_22 = 7'h0; + end + if (reset) begin + _T_26 = 7'h0; + end + if (reset) begin + _T_42 = 3'h0; + end + if (reset) begin + ld_single_ecc_error_lo_r_ff = 1'h0; + end + if (reset) begin + ld_single_ecc_error_hi_r_ff = 1'h0; + end + if (reset) begin + lsu_double_ecc_error_r_ff = 1'h0; + end + if (reset) begin + ld_sec_addr_lo_r_ff = 16'h0; + end + if (reset) begin + ld_sec_addr_hi_r_ff = 16'h0; + end + if (reset) begin + dccm_wren_Q = 1'h0; + end + if (reset) begin + dccm_wr_bypass_d_m_lo_Q = 1'h0; + end + if (reset) begin + dccm_wr_data_Q = 32'h0; + end + if (reset) begin + dccm_wr_bypass_d_m_hi_Q = 1'h0; + end + if (reset) begin + _T_1877 = 32'h0; + end + if (reset) begin + _T_1906 = 1'h0; + end + if (reset) begin + _T_1907 = 1'h0; + end + `endif // RANDOMIZE +end // initial +`ifdef FIRRTL_AFTER_INITIAL +`FIRRTL_AFTER_INITIAL +`endif +`endif // SYNTHESIS + always @(posedge io_lsu_c2_r_clk or posedge reset) begin + if (reset) begin + _T_28 <= 8'h0; + end else begin + _T_28 <= {io_stbuf_fwdbyteen_hi_m,io_stbuf_fwdbyteen_lo_m}; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_31 <= 32'h0; + end else if (stbuf_fwddata_en) begin + _T_31 <= io_stbuf_fwddata_hi_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_34 <= 32'h0; + end else if (stbuf_fwddata_en) begin + _T_34 <= io_stbuf_fwddata_lo_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + picm_rd_data_r_32 <= 32'h0; + end else if (_T_37) begin + picm_rd_data_r_32 <= picm_rd_data_m[31:0]; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_14 <= 32'h0; + end else if (_T_11) begin + _T_14 <= io_dccm_rdata_hi_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_18 <= 32'h0; + end else if (_T_15) begin + _T_18 <= io_dccm_rdata_lo_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_22 <= 7'h0; + end else if (_T_15) begin + _T_22 <= io_dccm_data_ecc_hi_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_26 <= 7'h0; + end else if (_T_15) begin + _T_26 <= io_dccm_data_ecc_lo_m; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_42 <= 3'h0; + end else begin + _T_42 <= io_dma_mem_tag_m; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + ld_single_ecc_error_lo_r_ff <= 1'h0; + end else begin + ld_single_ecc_error_lo_r_ff <= _T_875 & _T_876; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + ld_single_ecc_error_hi_r_ff <= 1'h0; + end else begin + ld_single_ecc_error_hi_r_ff <= _T_878 & _T_879; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + lsu_double_ecc_error_r_ff <= 1'h0; + end else begin + lsu_double_ecc_error_r_ff <= io_lsu_double_ecc_error_r; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + ld_sec_addr_lo_r_ff <= 16'h0; + end else if (_T_1912) begin + ld_sec_addr_lo_r_ff <= io_lsu_addr_r[15:0]; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + ld_sec_addr_hi_r_ff <= 16'h0; + end else if (_T_1912) begin + ld_sec_addr_hi_r_ff <= io_end_addr_r; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + dccm_wren_Q <= 1'h0; + end else begin + dccm_wren_Q <= io_lsu_stbuf_commit_any; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + dccm_wr_bypass_d_m_lo_Q <= 1'h0; + end else begin + dccm_wr_bypass_d_m_lo_Q <= _T_1000 & io_addr_in_dccm_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + dccm_wr_data_Q <= 32'h0; + end else if (_T_1871) begin + dccm_wr_data_Q <= io_stbuf_data_any; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + dccm_wr_bypass_d_m_hi_Q <= 1'h0; + end else begin + dccm_wr_bypass_d_m_hi_Q <= _T_1003 & io_addr_in_dccm_m; + end + end + always @(posedge io_lsu_store_c1_r_clk or posedge reset) begin + if (reset) begin + _T_1877 <= 32'h0; + end else begin + _T_1877 <= io_store_data_m; + end + end + always @(posedge io_lsu_c2_m_clk or posedge reset) begin + if (reset) begin + _T_1906 <= 1'h0; + end else begin + _T_1906 <= _T_887 & io_addr_in_dccm_d; + end + end + always @(posedge io_lsu_c2_r_clk or posedge reset) begin + if (reset) begin + _T_1907 <= 1'h0; + end else begin + _T_1907 <= io_lsu_dccm_rden_m; + end + end +endmodule diff --git a/lsu_lsc_ctl.anno.json b/lsu_lsc_ctl.anno.json new file mode 100644 index 00000000..ac81a7bf --- /dev/null +++ b/lsu_lsc_ctl.anno.json @@ -0,0 +1,372 @@ +[ + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_store_data_m", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_result_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_picm_mask_data_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_m_bits_store_data_bypass_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_addr_in_pic_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_ld_data_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_by", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_unsign" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_word", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_sz" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_load_ldst_bypass_d", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_fast_int", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_fast_int", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_addr_d", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_result_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_load_ldst_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_exu_exu_lsu_rs1_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_addr", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_offset_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_ld_data_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_by", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_unsign" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_end_addr_r", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_ldst_dual_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_addr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_store", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_store", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_write" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_half", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_sz" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_fir_addr", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_ld_data_corr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_end_addr_m", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_ldst_dual_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_addr_m" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_error_pkt_r_bits_mscause", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_double_ecc_error_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_store_data_bypass_d", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_store_data_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_dma", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_dma", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_end_addr_d", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_result_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_load_ldst_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_exu_exu_lsu_rs1_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_addr", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_ld_data_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_offset_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_by", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_unsign", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_dword", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_dword", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_sz" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_stack", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_stack", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_valid", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_dccm_req", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_valid", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_flush_m_up", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_fast_int" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_commit_r", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_dma", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_valid", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_flush_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_store", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_load" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_unsign", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_unsign", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_error_pkt_r_bits_addr", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_addr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_fir_error", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_fast_int", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_double_ecc_error_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_error_pkt_r_bits_inst_type", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_store" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_result_m", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_ld_data_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_by", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_unsign" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_addr_in_dccm_d", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_result_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_load_ldst_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_exu_exu_lsu_rs1_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_addr", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_offset_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_ld_data_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_by", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_unsign", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_dword", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_dword", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_sz" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_error_pkt_r_valid", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_fast_int", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_valid", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_dma", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_double_ecc_error_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_load", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_load", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_write" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_single_ecc_error_incr", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_valid", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_single_ecc_error_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_commit_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_dma", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_double_ecc_error_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_flush_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_store", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_load" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_dword", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_dword", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_sz" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_by", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_by", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_sz" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_store_data_bypass_m", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_store_data_bypass_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_addr_in_pic_d", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_result_m", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_load_ldst_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_exu_exu_lsu_rs1_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_addr", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_valid_raw_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_load_ldst_bypass_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dec_lsu_offset_d", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_ld_data_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_by", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_unsign", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_dword", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_d_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_dword", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_p_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_dma_lsc_ctl_dma_mem_sz" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_single_ecc_error_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_dma", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_error_pkt_r_valid", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_fast_int", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_valid", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_double_ecc_error_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_result_corr_r", + "sources":[ + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_word", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_ld_data_corr_r", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_half", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_by", + "~lsu_lsc_ctl|lsu_lsc_ctl>io_lsu_pkt_r_bits_unsign" + ] + }, + { + "class":"firrtl.EmitCircuitAnnotation", + "emitter":"firrtl.VerilogEmitter" + }, + { + "class":"firrtl.transforms.BlackBoxResourceAnno", + "target":"lsu_lsc_ctl.gated_latch", + "resourceId":"/vsrc/gated_latch.sv" + }, + { + "class":"firrtl.options.TargetDirAnnotation", + "directory":"." + }, + { + "class":"firrtl.options.OutputAnnotationFileAnnotation", + "file":"lsu_lsc_ctl" + }, + { + "class":"firrtl.transforms.BlackBoxTargetDirAnno", + "targetDir":"." + } +] \ No newline at end of file diff --git a/lsu_lsc_ctl.fir b/lsu_lsc_ctl.fir new file mode 100644 index 00000000..61105311 --- /dev/null +++ b/lsu_lsc_ctl.fir @@ -0,0 +1,926 @@ +;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10 +circuit lsu_lsc_ctl : + module lsu_addrcheck : + input clock : Clock + input reset : AsyncReset + output io : {flip lsu_c2_m_clk : Clock, flip start_addr_d : UInt<32>, flip end_addr_d : UInt<32>, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip dec_tlu_mrac_ff : UInt<32>, flip rs1_region_d : UInt<4>, flip rs1_d : UInt<32>, is_sideeffects_m : UInt<1>, addr_in_dccm_d : UInt<1>, addr_in_pic_d : UInt<1>, addr_external_d : UInt<1>, access_fault_d : UInt<1>, misaligned_fault_d : UInt<1>, exc_mscause_d : UInt<4>, fir_dccm_access_error_d : UInt<1>, fir_nondccm_access_error_d : UInt<1>, flip scan_mode : UInt<1>} + + node _T = bits(io.start_addr_d, 31, 28) @[lib.scala 365:27] + node start_addr_in_dccm_region_d = eq(_T, UInt<4>("h0f")) @[lib.scala 365:49] + wire start_addr_in_dccm_d : UInt<1> @[lib.scala 366:26] + node _T_1 = bits(io.start_addr_d, 31, 16) @[lib.scala 370:24] + node _T_2 = eq(_T_1, UInt<16>("h0f004")) @[lib.scala 370:39] + start_addr_in_dccm_d <= _T_2 @[lib.scala 370:16] + node _T_3 = bits(io.end_addr_d, 31, 28) @[lib.scala 365:27] + node end_addr_in_dccm_region_d = eq(_T_3, UInt<4>("h0f")) @[lib.scala 365:49] + wire end_addr_in_dccm_d : UInt<1> @[lib.scala 366:26] + node _T_4 = bits(io.end_addr_d, 31, 16) @[lib.scala 370:24] + node _T_5 = eq(_T_4, UInt<16>("h0f004")) @[lib.scala 370:39] + end_addr_in_dccm_d <= _T_5 @[lib.scala 370:16] + wire addr_in_iccm : UInt<1> + addr_in_iccm <= UInt<1>("h00") + node _T_6 = bits(io.start_addr_d, 31, 28) @[lsu_addrcheck.scala 42:37] + node _T_7 = eq(_T_6, UInt<4>("h0e")) @[lsu_addrcheck.scala 42:45] + addr_in_iccm <= _T_7 @[lsu_addrcheck.scala 42:18] + node _T_8 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 50:89] + node _T_9 = bits(_T_8, 31, 28) @[lib.scala 365:27] + node start_addr_in_pic_region_d = eq(_T_9, UInt<4>("h0f")) @[lib.scala 365:49] + wire start_addr_in_pic_d : UInt<1> @[lib.scala 366:26] + node _T_10 = bits(_T_8, 31, 15) @[lib.scala 370:24] + node _T_11 = eq(_T_10, UInt<17>("h01e018")) @[lib.scala 370:39] + start_addr_in_pic_d <= _T_11 @[lib.scala 370:16] + node _T_12 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 52:83] + node _T_13 = bits(_T_12, 31, 28) @[lib.scala 365:27] + node end_addr_in_pic_region_d = eq(_T_13, UInt<4>("h0f")) @[lib.scala 365:49] + wire end_addr_in_pic_d : UInt<1> @[lib.scala 366:26] + node _T_14 = bits(_T_12, 31, 15) @[lib.scala 370:24] + node _T_15 = eq(_T_14, UInt<17>("h01e018")) @[lib.scala 370:39] + end_addr_in_pic_d <= _T_15 @[lib.scala 370:16] + node start_addr_dccm_or_pic = or(start_addr_in_dccm_region_d, start_addr_in_pic_region_d) @[lsu_addrcheck.scala 54:60] + node _T_16 = bits(io.rs1_region_d, 3, 0) @[lsu_addrcheck.scala 55:49] + node _T_17 = eq(_T_16, UInt<4>("h0f")) @[lsu_addrcheck.scala 55:55] + node _T_18 = and(_T_17, UInt<1>("h01")) @[lsu_addrcheck.scala 55:74] + node _T_19 = bits(io.rs1_region_d, 3, 0) @[lsu_addrcheck.scala 55:109] + node _T_20 = eq(_T_19, UInt<4>("h0f")) @[lsu_addrcheck.scala 55:115] + node base_reg_dccm_or_pic = or(_T_18, _T_20) @[lsu_addrcheck.scala 55:91] + node _T_21 = and(start_addr_in_dccm_d, end_addr_in_dccm_d) @[lsu_addrcheck.scala 56:57] + io.addr_in_dccm_d <= _T_21 @[lsu_addrcheck.scala 56:32] + node _T_22 = and(start_addr_in_pic_d, end_addr_in_pic_d) @[lsu_addrcheck.scala 57:56] + io.addr_in_pic_d <= _T_22 @[lsu_addrcheck.scala 57:32] + node _T_23 = or(start_addr_in_dccm_region_d, start_addr_in_pic_region_d) @[lsu_addrcheck.scala 59:63] + node _T_24 = not(_T_23) @[lsu_addrcheck.scala 59:33] + io.addr_external_d <= _T_24 @[lsu_addrcheck.scala 59:30] + node _T_25 = bits(io.start_addr_d, 31, 28) @[lsu_addrcheck.scala 60:51] + node csr_idx = cat(_T_25, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_26 = dshr(io.dec_tlu_mrac_ff, csr_idx) @[lsu_addrcheck.scala 61:50] + node _T_27 = bits(_T_26, 0, 0) @[lsu_addrcheck.scala 61:50] + node _T_28 = or(start_addr_in_dccm_region_d, start_addr_in_pic_region_d) @[lsu_addrcheck.scala 61:92] + node _T_29 = or(_T_28, addr_in_iccm) @[lsu_addrcheck.scala 61:121] + node _T_30 = eq(_T_29, UInt<1>("h00")) @[lsu_addrcheck.scala 61:62] + node _T_31 = and(_T_27, _T_30) @[lsu_addrcheck.scala 61:60] + node _T_32 = and(_T_31, io.lsu_pkt_d.valid) @[lsu_addrcheck.scala 61:137] + node _T_33 = or(io.lsu_pkt_d.bits.store, io.lsu_pkt_d.bits.load) @[lsu_addrcheck.scala 61:185] + node is_sideeffects_d = and(_T_32, _T_33) @[lsu_addrcheck.scala 61:158] + node _T_34 = bits(io.start_addr_d, 1, 0) @[lsu_addrcheck.scala 62:74] + node _T_35 = eq(_T_34, UInt<1>("h00")) @[lsu_addrcheck.scala 62:80] + node _T_36 = and(io.lsu_pkt_d.bits.word, _T_35) @[lsu_addrcheck.scala 62:56] + node _T_37 = bits(io.start_addr_d, 0, 0) @[lsu_addrcheck.scala 62:134] + node _T_38 = eq(_T_37, UInt<1>("h00")) @[lsu_addrcheck.scala 62:138] + node _T_39 = and(io.lsu_pkt_d.bits.half, _T_38) @[lsu_addrcheck.scala 62:116] + node _T_40 = or(_T_36, _T_39) @[lsu_addrcheck.scala 62:90] + node is_aligned_d = or(_T_40, io.lsu_pkt_d.bits.by) @[lsu_addrcheck.scala 62:148] + node _T_41 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 29:58] + node _T_42 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 29:58] + node _T_43 = cat(_T_42, _T_41) @[Cat.scala 29:58] + node _T_44 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 29:58] + node _T_45 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 29:58] + node _T_46 = cat(_T_45, _T_44) @[Cat.scala 29:58] + node _T_47 = cat(_T_46, _T_43) @[Cat.scala 29:58] + node _T_48 = orr(_T_47) @[lsu_addrcheck.scala 66:99] + node _T_49 = eq(_T_48, UInt<1>("h00")) @[lsu_addrcheck.scala 65:33] + node _T_50 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 67:49] + node _T_51 = or(_T_50, UInt<31>("h07fffffff")) @[lsu_addrcheck.scala 67:56] + node _T_52 = or(UInt<1>("h00"), UInt<31>("h07fffffff")) @[lsu_addrcheck.scala 67:121] + node _T_53 = eq(_T_51, _T_52) @[lsu_addrcheck.scala 67:88] + node _T_54 = and(UInt<1>("h01"), _T_53) @[lsu_addrcheck.scala 67:30] + node _T_55 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 68:49] + node _T_56 = or(_T_55, UInt<30>("h03fffffff")) @[lsu_addrcheck.scala 68:56] + node _T_57 = or(UInt<32>("h0c0000000"), UInt<30>("h03fffffff")) @[lsu_addrcheck.scala 68:121] + node _T_58 = eq(_T_56, _T_57) @[lsu_addrcheck.scala 68:88] + node _T_59 = and(UInt<1>("h01"), _T_58) @[lsu_addrcheck.scala 68:30] + node _T_60 = or(_T_54, _T_59) @[lsu_addrcheck.scala 67:153] + node _T_61 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 69:49] + node _T_62 = or(_T_61, UInt<29>("h01fffffff")) @[lsu_addrcheck.scala 69:56] + node _T_63 = or(UInt<32>("h0a0000000"), UInt<29>("h01fffffff")) @[lsu_addrcheck.scala 69:121] + node _T_64 = eq(_T_62, _T_63) @[lsu_addrcheck.scala 69:88] + node _T_65 = and(UInt<1>("h01"), _T_64) @[lsu_addrcheck.scala 69:30] + node _T_66 = or(_T_60, _T_65) @[lsu_addrcheck.scala 68:153] + node _T_67 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 70:49] + node _T_68 = or(_T_67, UInt<28>("h0fffffff")) @[lsu_addrcheck.scala 70:56] + node _T_69 = or(UInt<32>("h080000000"), UInt<28>("h0fffffff")) @[lsu_addrcheck.scala 70:121] + node _T_70 = eq(_T_68, _T_69) @[lsu_addrcheck.scala 70:88] + node _T_71 = and(UInt<1>("h01"), _T_70) @[lsu_addrcheck.scala 70:30] + node _T_72 = or(_T_66, _T_71) @[lsu_addrcheck.scala 69:153] + node _T_73 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 71:49] + node _T_74 = or(_T_73, UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 71:56] + node _T_75 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 71:121] + node _T_76 = eq(_T_74, _T_75) @[lsu_addrcheck.scala 71:88] + node _T_77 = and(UInt<1>("h00"), _T_76) @[lsu_addrcheck.scala 71:30] + node _T_78 = or(_T_72, _T_77) @[lsu_addrcheck.scala 70:153] + node _T_79 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 72:49] + node _T_80 = or(_T_79, UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 72:56] + node _T_81 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 72:121] + node _T_82 = eq(_T_80, _T_81) @[lsu_addrcheck.scala 72:88] + node _T_83 = and(UInt<1>("h00"), _T_82) @[lsu_addrcheck.scala 72:30] + node _T_84 = or(_T_78, _T_83) @[lsu_addrcheck.scala 71:153] + node _T_85 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 73:49] + node _T_86 = or(_T_85, UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 73:56] + node _T_87 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 73:121] + node _T_88 = eq(_T_86, _T_87) @[lsu_addrcheck.scala 73:88] + node _T_89 = and(UInt<1>("h00"), _T_88) @[lsu_addrcheck.scala 73:30] + node _T_90 = or(_T_84, _T_89) @[lsu_addrcheck.scala 72:153] + node _T_91 = bits(io.start_addr_d, 31, 0) @[lsu_addrcheck.scala 74:49] + node _T_92 = or(_T_91, UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 74:56] + node _T_93 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 74:121] + node _T_94 = eq(_T_92, _T_93) @[lsu_addrcheck.scala 74:88] + node _T_95 = and(UInt<1>("h00"), _T_94) @[lsu_addrcheck.scala 74:30] + node _T_96 = or(_T_90, _T_95) @[lsu_addrcheck.scala 73:153] + node _T_97 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 76:48] + node _T_98 = or(_T_97, UInt<31>("h07fffffff")) @[lsu_addrcheck.scala 76:57] + node _T_99 = or(UInt<1>("h00"), UInt<31>("h07fffffff")) @[lsu_addrcheck.scala 76:122] + node _T_100 = eq(_T_98, _T_99) @[lsu_addrcheck.scala 76:89] + node _T_101 = and(UInt<1>("h01"), _T_100) @[lsu_addrcheck.scala 76:31] + node _T_102 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 77:49] + node _T_103 = or(_T_102, UInt<30>("h03fffffff")) @[lsu_addrcheck.scala 77:58] + node _T_104 = or(UInt<32>("h0c0000000"), UInt<30>("h03fffffff")) @[lsu_addrcheck.scala 77:123] + node _T_105 = eq(_T_103, _T_104) @[lsu_addrcheck.scala 77:90] + node _T_106 = and(UInt<1>("h01"), _T_105) @[lsu_addrcheck.scala 77:32] + node _T_107 = or(_T_101, _T_106) @[lsu_addrcheck.scala 76:154] + node _T_108 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 78:49] + node _T_109 = or(_T_108, UInt<29>("h01fffffff")) @[lsu_addrcheck.scala 78:58] + node _T_110 = or(UInt<32>("h0a0000000"), UInt<29>("h01fffffff")) @[lsu_addrcheck.scala 78:123] + node _T_111 = eq(_T_109, _T_110) @[lsu_addrcheck.scala 78:90] + node _T_112 = and(UInt<1>("h01"), _T_111) @[lsu_addrcheck.scala 78:32] + node _T_113 = or(_T_107, _T_112) @[lsu_addrcheck.scala 77:155] + node _T_114 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 79:49] + node _T_115 = or(_T_114, UInt<28>("h0fffffff")) @[lsu_addrcheck.scala 79:58] + node _T_116 = or(UInt<32>("h080000000"), UInt<28>("h0fffffff")) @[lsu_addrcheck.scala 79:123] + node _T_117 = eq(_T_115, _T_116) @[lsu_addrcheck.scala 79:90] + node _T_118 = and(UInt<1>("h01"), _T_117) @[lsu_addrcheck.scala 79:32] + node _T_119 = or(_T_113, _T_118) @[lsu_addrcheck.scala 78:155] + node _T_120 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 80:49] + node _T_121 = or(_T_120, UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 80:58] + node _T_122 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 80:123] + node _T_123 = eq(_T_121, _T_122) @[lsu_addrcheck.scala 80:90] + node _T_124 = and(UInt<1>("h00"), _T_123) @[lsu_addrcheck.scala 80:32] + node _T_125 = or(_T_119, _T_124) @[lsu_addrcheck.scala 79:155] + node _T_126 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 81:49] + node _T_127 = or(_T_126, UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 81:58] + node _T_128 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 81:123] + node _T_129 = eq(_T_127, _T_128) @[lsu_addrcheck.scala 81:90] + node _T_130 = and(UInt<1>("h00"), _T_129) @[lsu_addrcheck.scala 81:32] + node _T_131 = or(_T_125, _T_130) @[lsu_addrcheck.scala 80:155] + node _T_132 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 82:49] + node _T_133 = or(_T_132, UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 82:58] + node _T_134 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 82:123] + node _T_135 = eq(_T_133, _T_134) @[lsu_addrcheck.scala 82:90] + node _T_136 = and(UInt<1>("h00"), _T_135) @[lsu_addrcheck.scala 82:32] + node _T_137 = or(_T_131, _T_136) @[lsu_addrcheck.scala 81:155] + node _T_138 = bits(io.end_addr_d, 31, 0) @[lsu_addrcheck.scala 83:49] + node _T_139 = or(_T_138, UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 83:58] + node _T_140 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[lsu_addrcheck.scala 83:123] + node _T_141 = eq(_T_139, _T_140) @[lsu_addrcheck.scala 83:90] + node _T_142 = and(UInt<1>("h00"), _T_141) @[lsu_addrcheck.scala 83:32] + node _T_143 = or(_T_137, _T_142) @[lsu_addrcheck.scala 82:155] + node _T_144 = and(_T_96, _T_143) @[lsu_addrcheck.scala 75:7] + node non_dccm_access_ok = or(_T_49, _T_144) @[lsu_addrcheck.scala 66:104] + node regpred_access_fault_d = xor(start_addr_dccm_or_pic, base_reg_dccm_or_pic) @[lsu_addrcheck.scala 85:57] + node _T_145 = bits(io.start_addr_d, 1, 0) @[lsu_addrcheck.scala 86:70] + node _T_146 = neq(_T_145, UInt<2>("h00")) @[lsu_addrcheck.scala 86:76] + node _T_147 = eq(io.lsu_pkt_d.bits.word, UInt<1>("h00")) @[lsu_addrcheck.scala 86:92] + node _T_148 = or(_T_146, _T_147) @[lsu_addrcheck.scala 86:90] + node picm_access_fault_d = and(io.addr_in_pic_d, _T_148) @[lsu_addrcheck.scala 86:51] + wire unmapped_access_fault_d : UInt<1> + unmapped_access_fault_d <= UInt<1>("h01") + wire mpu_access_fault_d : UInt<1> + mpu_access_fault_d <= UInt<1>("h01") + node _T_149 = or(start_addr_in_dccm_d, start_addr_in_pic_d) @[lsu_addrcheck.scala 91:87] + node _T_150 = eq(_T_149, UInt<1>("h00")) @[lsu_addrcheck.scala 91:64] + node _T_151 = and(start_addr_in_dccm_region_d, _T_150) @[lsu_addrcheck.scala 91:62] + node _T_152 = or(end_addr_in_dccm_d, end_addr_in_pic_d) @[lsu_addrcheck.scala 93:57] + node _T_153 = eq(_T_152, UInt<1>("h00")) @[lsu_addrcheck.scala 93:36] + node _T_154 = and(end_addr_in_dccm_region_d, _T_153) @[lsu_addrcheck.scala 93:34] + node _T_155 = or(_T_151, _T_154) @[lsu_addrcheck.scala 91:112] + node _T_156 = and(start_addr_in_dccm_d, end_addr_in_pic_d) @[lsu_addrcheck.scala 95:29] + node _T_157 = or(_T_155, _T_156) @[lsu_addrcheck.scala 93:85] + node _T_158 = and(start_addr_in_pic_d, end_addr_in_dccm_d) @[lsu_addrcheck.scala 97:29] + node _T_159 = or(_T_157, _T_158) @[lsu_addrcheck.scala 95:85] + unmapped_access_fault_d <= _T_159 @[lsu_addrcheck.scala 91:29] + node _T_160 = eq(start_addr_in_dccm_region_d, UInt<1>("h00")) @[lsu_addrcheck.scala 99:33] + node _T_161 = eq(non_dccm_access_ok, UInt<1>("h00")) @[lsu_addrcheck.scala 99:64] + node _T_162 = and(_T_160, _T_161) @[lsu_addrcheck.scala 99:62] + mpu_access_fault_d <= _T_162 @[lsu_addrcheck.scala 99:29] + node _T_163 = or(unmapped_access_fault_d, mpu_access_fault_d) @[lsu_addrcheck.scala 111:49] + node _T_164 = or(_T_163, picm_access_fault_d) @[lsu_addrcheck.scala 111:70] + node _T_165 = or(_T_164, regpred_access_fault_d) @[lsu_addrcheck.scala 111:92] + node _T_166 = and(_T_165, io.lsu_pkt_d.valid) @[lsu_addrcheck.scala 111:118] + node _T_167 = eq(io.lsu_pkt_d.bits.dma, UInt<1>("h00")) @[lsu_addrcheck.scala 111:141] + node _T_168 = and(_T_166, _T_167) @[lsu_addrcheck.scala 111:139] + io.access_fault_d <= _T_168 @[lsu_addrcheck.scala 111:21] + node _T_169 = bits(unmapped_access_fault_d, 0, 0) @[lsu_addrcheck.scala 112:60] + node _T_170 = bits(mpu_access_fault_d, 0, 0) @[lsu_addrcheck.scala 112:100] + node _T_171 = bits(regpred_access_fault_d, 0, 0) @[lsu_addrcheck.scala 112:144] + node _T_172 = bits(picm_access_fault_d, 0, 0) @[lsu_addrcheck.scala 112:185] + node _T_173 = mux(_T_172, UInt<4>("h06"), UInt<4>("h00")) @[lsu_addrcheck.scala 112:164] + node _T_174 = mux(_T_171, UInt<4>("h05"), _T_173) @[lsu_addrcheck.scala 112:120] + node _T_175 = mux(_T_170, UInt<4>("h03"), _T_174) @[lsu_addrcheck.scala 112:80] + node access_fault_mscause_d = mux(_T_169, UInt<4>("h02"), _T_175) @[lsu_addrcheck.scala 112:35] + node _T_176 = bits(io.start_addr_d, 31, 28) @[lsu_addrcheck.scala 113:53] + node _T_177 = bits(io.end_addr_d, 31, 28) @[lsu_addrcheck.scala 113:78] + node regcross_misaligned_fault_d = neq(_T_176, _T_177) @[lsu_addrcheck.scala 113:61] + node _T_178 = eq(is_aligned_d, UInt<1>("h00")) @[lsu_addrcheck.scala 114:59] + node sideeffect_misaligned_fault_d = and(is_sideeffects_d, _T_178) @[lsu_addrcheck.scala 114:57] + node _T_179 = and(sideeffect_misaligned_fault_d, io.addr_external_d) @[lsu_addrcheck.scala 115:90] + node _T_180 = or(regcross_misaligned_fault_d, _T_179) @[lsu_addrcheck.scala 115:57] + node _T_181 = and(_T_180, io.lsu_pkt_d.valid) @[lsu_addrcheck.scala 115:113] + node _T_182 = eq(io.lsu_pkt_d.bits.dma, UInt<1>("h00")) @[lsu_addrcheck.scala 115:136] + node _T_183 = and(_T_181, _T_182) @[lsu_addrcheck.scala 115:134] + io.misaligned_fault_d <= _T_183 @[lsu_addrcheck.scala 115:25] + node _T_184 = bits(sideeffect_misaligned_fault_d, 0, 0) @[lsu_addrcheck.scala 116:111] + node _T_185 = mux(_T_184, UInt<4>("h01"), UInt<4>("h00")) @[lsu_addrcheck.scala 116:80] + node misaligned_fault_mscause_d = mux(regcross_misaligned_fault_d, UInt<4>("h02"), _T_185) @[lsu_addrcheck.scala 116:39] + node _T_186 = bits(io.misaligned_fault_d, 0, 0) @[lsu_addrcheck.scala 117:50] + node _T_187 = bits(misaligned_fault_mscause_d, 3, 0) @[lsu_addrcheck.scala 117:84] + node _T_188 = bits(access_fault_mscause_d, 3, 0) @[lsu_addrcheck.scala 117:113] + node _T_189 = mux(_T_186, _T_187, _T_188) @[lsu_addrcheck.scala 117:27] + io.exc_mscause_d <= _T_189 @[lsu_addrcheck.scala 117:21] + node _T_190 = eq(start_addr_in_dccm_d, UInt<1>("h00")) @[lsu_addrcheck.scala 118:66] + node _T_191 = and(start_addr_in_dccm_region_d, _T_190) @[lsu_addrcheck.scala 118:64] + node _T_192 = eq(end_addr_in_dccm_d, UInt<1>("h00")) @[lsu_addrcheck.scala 118:120] + node _T_193 = and(end_addr_in_dccm_region_d, _T_192) @[lsu_addrcheck.scala 118:118] + node _T_194 = or(_T_191, _T_193) @[lsu_addrcheck.scala 118:88] + node _T_195 = and(_T_194, io.lsu_pkt_d.valid) @[lsu_addrcheck.scala 118:142] + node _T_196 = and(_T_195, io.lsu_pkt_d.bits.fast_int) @[lsu_addrcheck.scala 118:163] + io.fir_dccm_access_error_d <= _T_196 @[lsu_addrcheck.scala 118:31] + node _T_197 = and(start_addr_in_dccm_region_d, end_addr_in_dccm_region_d) @[lsu_addrcheck.scala 119:66] + node _T_198 = eq(_T_197, UInt<1>("h00")) @[lsu_addrcheck.scala 119:36] + node _T_199 = and(_T_198, io.lsu_pkt_d.valid) @[lsu_addrcheck.scala 119:95] + node _T_200 = and(_T_199, io.lsu_pkt_d.bits.fast_int) @[lsu_addrcheck.scala 119:116] + io.fir_nondccm_access_error_d <= _T_200 @[lsu_addrcheck.scala 119:33] + reg _T_201 : UInt<1>, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_addrcheck.scala 121:60] + _T_201 <= is_sideeffects_d @[lsu_addrcheck.scala 121:60] + io.is_sideeffects_m <= _T_201 @[lsu_addrcheck.scala 121:50] + + extmodule gated_latch : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_1 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_1 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_1 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_2 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_2 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_2 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + module lsu_lsc_ctl : + input clock : Clock + input reset : AsyncReset + output io : {flip clk_override : UInt<1>, flip lsu_c1_m_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_store_c1_m_clk : Clock, flip lsu_ld_data_r : UInt<32>, flip lsu_ld_data_corr_r : UInt<32>, flip lsu_single_ecc_error_r : UInt<1>, flip lsu_double_ecc_error_r : UInt<1>, flip lsu_ld_data_m : UInt<32>, flip lsu_single_ecc_error_m : UInt<1>, flip lsu_double_ecc_error_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, lsu_exu : {flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>}, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip dec_lsu_valid_raw_d : UInt<1>, flip dec_lsu_offset_d : UInt<12>, flip picm_mask_data_m : UInt<32>, flip bus_read_data_m : UInt<32>, lsu_result_m : UInt<32>, lsu_result_corr_r : UInt<32>, lsu_addr_d : UInt<32>, lsu_addr_m : UInt<32>, lsu_addr_r : UInt<32>, end_addr_d : UInt<32>, end_addr_m : UInt<32>, end_addr_r : UInt<32>, store_data_m : UInt<32>, flip dec_tlu_mrac_ff : UInt<32>, lsu_exc_m : UInt<1>, is_sideeffects_m : UInt<1>, lsu_commit_r : UInt<1>, lsu_single_ecc_error_incr : UInt<1>, lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, lsu_fir_addr : UInt<31>, lsu_fir_error : UInt<2>, addr_in_dccm_d : UInt<1>, addr_in_dccm_m : UInt<1>, addr_in_dccm_r : UInt<1>, addr_in_pic_d : UInt<1>, addr_in_pic_m : UInt<1>, addr_in_pic_r : UInt<1>, addr_external_m : UInt<1>, dma_lsc_ctl : {flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>}, lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip scan_mode : UInt<1>} + + wire end_addr_pre_m : UInt<29> + end_addr_pre_m <= UInt<29>("h00") + wire end_addr_pre_r : UInt<29> + end_addr_pre_r <= UInt<29>("h00") + wire dma_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 93:29] + wire lsu_pkt_m_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 94:29] + wire lsu_pkt_r_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 95:29] + wire lsu_error_pkt_m : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[lsu_lsc_ctl.scala 96:29] + wire _T : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[lsu_lsc_ctl.scala 97:37] + _T.bits.addr <= UInt<32>("h00") @[lsu_lsc_ctl.scala 97:37] + _T.bits.mscause <= UInt<4>("h00") @[lsu_lsc_ctl.scala 97:37] + _T.bits.exc_type <= UInt<1>("h00") @[lsu_lsc_ctl.scala 97:37] + _T.bits.inst_type <= UInt<1>("h00") @[lsu_lsc_ctl.scala 97:37] + _T.bits.single_ecc_error <= UInt<1>("h00") @[lsu_lsc_ctl.scala 97:37] + _T.valid <= UInt<1>("h00") @[lsu_lsc_ctl.scala 97:37] + lsu_error_pkt_m.bits.addr <= _T.bits.addr @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.bits.mscause <= _T.bits.mscause @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.bits.exc_type <= _T.bits.exc_type @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.bits.inst_type <= _T.bits.inst_type @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.bits.single_ecc_error <= _T.bits.single_ecc_error @[lsu_lsc_ctl.scala 97:20] + lsu_error_pkt_m.valid <= _T.valid @[lsu_lsc_ctl.scala 97:20] + node _T_1 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[lsu_lsc_ctl.scala 100:52] + node lsu_rs1_d = mux(_T_1, io.lsu_exu.exu_lsu_rs1_d, io.dma_lsc_ctl.dma_mem_addr) @[lsu_lsc_ctl.scala 100:28] + node _T_2 = bits(io.dec_lsu_offset_d, 11, 0) @[lsu_lsc_ctl.scala 101:44] + node _T_3 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[Bitwise.scala 72:15] + node _T_4 = mux(_T_3, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12] + node lsu_offset_d = and(_T_2, _T_4) @[lsu_lsc_ctl.scala 101:51] + node _T_5 = bits(io.lsu_pkt_d.bits.load_ldst_bypass_d, 0, 0) @[lsu_lsc_ctl.scala 104:66] + node rs1_d = mux(_T_5, io.lsu_result_m, lsu_rs1_d) @[lsu_lsc_ctl.scala 104:28] + node _T_6 = bits(rs1_d, 11, 0) @[lib.scala 92:31] + node _T_7 = cat(UInt<1>("h00"), _T_6) @[Cat.scala 29:58] + node _T_8 = bits(lsu_offset_d, 11, 0) @[lib.scala 92:60] + node _T_9 = cat(UInt<1>("h00"), _T_8) @[Cat.scala 29:58] + node _T_10 = add(_T_7, _T_9) @[lib.scala 92:39] + node _T_11 = tail(_T_10, 1) @[lib.scala 92:39] + node _T_12 = bits(lsu_offset_d, 11, 11) @[lib.scala 93:41] + node _T_13 = bits(_T_11, 12, 12) @[lib.scala 93:50] + node _T_14 = xor(_T_12, _T_13) @[lib.scala 93:46] + node _T_15 = not(_T_14) @[lib.scala 93:33] + node _T_16 = bits(_T_15, 0, 0) @[Bitwise.scala 72:15] + node _T_17 = mux(_T_16, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] + node _T_18 = bits(rs1_d, 31, 12) @[lib.scala 93:63] + node _T_19 = and(_T_17, _T_18) @[lib.scala 93:58] + node _T_20 = bits(lsu_offset_d, 11, 11) @[lib.scala 94:25] + node _T_21 = not(_T_20) @[lib.scala 94:18] + node _T_22 = bits(_T_11, 12, 12) @[lib.scala 94:34] + node _T_23 = and(_T_21, _T_22) @[lib.scala 94:30] + node _T_24 = bits(_T_23, 0, 0) @[Bitwise.scala 72:15] + node _T_25 = mux(_T_24, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] + node _T_26 = bits(rs1_d, 31, 12) @[lib.scala 94:47] + node _T_27 = add(_T_26, UInt<1>("h01")) @[lib.scala 94:54] + node _T_28 = tail(_T_27, 1) @[lib.scala 94:54] + node _T_29 = and(_T_25, _T_28) @[lib.scala 94:41] + node _T_30 = or(_T_19, _T_29) @[lib.scala 93:72] + node _T_31 = bits(lsu_offset_d, 11, 11) @[lib.scala 95:24] + node _T_32 = bits(_T_11, 12, 12) @[lib.scala 95:34] + node _T_33 = not(_T_32) @[lib.scala 95:31] + node _T_34 = and(_T_31, _T_33) @[lib.scala 95:29] + node _T_35 = bits(_T_34, 0, 0) @[Bitwise.scala 72:15] + node _T_36 = mux(_T_35, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] + node _T_37 = bits(rs1_d, 31, 12) @[lib.scala 95:47] + node _T_38 = sub(_T_37, UInt<1>("h01")) @[lib.scala 95:54] + node _T_39 = tail(_T_38, 1) @[lib.scala 95:54] + node _T_40 = and(_T_36, _T_39) @[lib.scala 95:41] + node _T_41 = or(_T_30, _T_40) @[lib.scala 94:61] + node _T_42 = bits(_T_11, 11, 0) @[lib.scala 96:22] + node full_addr_d = cat(_T_41, _T_42) @[Cat.scala 29:58] + node _T_43 = bits(io.lsu_pkt_d.bits.half, 0, 0) @[Bitwise.scala 72:15] + node _T_44 = mux(_T_43, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_45 = and(_T_44, UInt<3>("h01")) @[lsu_lsc_ctl.scala 109:58] + node _T_46 = bits(io.lsu_pkt_d.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_47 = mux(_T_46, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_48 = and(_T_47, UInt<3>("h03")) @[lsu_lsc_ctl.scala 110:40] + node _T_49 = or(_T_45, _T_48) @[lsu_lsc_ctl.scala 109:70] + node _T_50 = bits(io.lsu_pkt_d.bits.dword, 0, 0) @[Bitwise.scala 72:15] + node _T_51 = mux(_T_50, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_52 = and(_T_51, UInt<3>("h07")) @[lsu_lsc_ctl.scala 111:40] + node addr_offset_d = or(_T_49, _T_52) @[lsu_lsc_ctl.scala 110:52] + node _T_53 = bits(lsu_offset_d, 11, 11) @[lsu_lsc_ctl.scala 113:39] + node _T_54 = bits(lsu_offset_d, 11, 0) @[lsu_lsc_ctl.scala 113:52] + node _T_55 = cat(_T_53, _T_54) @[Cat.scala 29:58] + node _T_56 = mux(UInt<1>("h00"), UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12] + node _T_57 = bits(addr_offset_d, 2, 0) @[lsu_lsc_ctl.scala 113:91] + node _T_58 = cat(_T_56, _T_57) @[Cat.scala 29:58] + node _T_59 = add(_T_55, _T_58) @[lsu_lsc_ctl.scala 113:60] + node end_addr_offset_d = tail(_T_59, 1) @[lsu_lsc_ctl.scala 113:60] + node _T_60 = bits(rs1_d, 31, 0) @[lsu_lsc_ctl.scala 114:32] + node _T_61 = bits(end_addr_offset_d, 12, 12) @[lsu_lsc_ctl.scala 114:70] + node _T_62 = bits(_T_61, 0, 0) @[Bitwise.scala 72:15] + node _T_63 = mux(_T_62, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12] + node _T_64 = bits(end_addr_offset_d, 12, 0) @[lsu_lsc_ctl.scala 114:93] + node _T_65 = cat(_T_63, _T_64) @[Cat.scala 29:58] + node _T_66 = add(_T_60, _T_65) @[lsu_lsc_ctl.scala 114:39] + node full_end_addr_d = tail(_T_66, 1) @[lsu_lsc_ctl.scala 114:39] + io.end_addr_d <= full_end_addr_d @[lsu_lsc_ctl.scala 115:24] + inst addrcheck of lsu_addrcheck @[lsu_lsc_ctl.scala 118:25] + addrcheck.clock <= clock + addrcheck.reset <= reset + addrcheck.io.lsu_c2_m_clk <= io.lsu_c2_m_clk @[lsu_lsc_ctl.scala 120:42] + addrcheck.io.start_addr_d <= full_addr_d @[lsu_lsc_ctl.scala 122:42] + addrcheck.io.end_addr_d <= full_end_addr_d @[lsu_lsc_ctl.scala 123:42] + addrcheck.io.lsu_pkt_d.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.dma <= io.lsu_pkt_d.bits.dma @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.unsign <= io.lsu_pkt_d.bits.unsign @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.store <= io.lsu_pkt_d.bits.store @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.load <= io.lsu_pkt_d.bits.load @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.dword <= io.lsu_pkt_d.bits.dword @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.word <= io.lsu_pkt_d.bits.word @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.half <= io.lsu_pkt_d.bits.half @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.by <= io.lsu_pkt_d.bits.by @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.stack <= io.lsu_pkt_d.bits.stack @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.lsu_pkt_d.valid <= io.lsu_pkt_d.valid @[lsu_lsc_ctl.scala 124:42] + addrcheck.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[lsu_lsc_ctl.scala 125:42] + node _T_67 = bits(rs1_d, 31, 28) @[lsu_lsc_ctl.scala 126:50] + addrcheck.io.rs1_region_d <= _T_67 @[lsu_lsc_ctl.scala 126:42] + addrcheck.io.rs1_d <= rs1_d @[lsu_lsc_ctl.scala 127:42] + io.is_sideeffects_m <= addrcheck.io.is_sideeffects_m @[lsu_lsc_ctl.scala 128:42] + io.addr_in_dccm_d <= addrcheck.io.addr_in_dccm_d @[lsu_lsc_ctl.scala 129:42] + io.addr_in_pic_d <= addrcheck.io.addr_in_pic_d @[lsu_lsc_ctl.scala 130:42] + addrcheck.io.scan_mode <= io.scan_mode @[lsu_lsc_ctl.scala 137:42] + wire exc_mscause_r : UInt<4> + exc_mscause_r <= UInt<4>("h00") + wire fir_dccm_access_error_r : UInt<1> + fir_dccm_access_error_r <= UInt<1>("h00") + wire fir_nondccm_access_error_r : UInt<1> + fir_nondccm_access_error_r <= UInt<1>("h00") + wire access_fault_r : UInt<1> + access_fault_r <= UInt<1>("h00") + wire misaligned_fault_r : UInt<1> + misaligned_fault_r <= UInt<1>("h00") + wire lsu_fir_error_m : UInt<2> + lsu_fir_error_m <= UInt<2>("h00") + wire fir_dccm_access_error_m : UInt<1> + fir_dccm_access_error_m <= UInt<1>("h00") + wire fir_nondccm_access_error_m : UInt<1> + fir_nondccm_access_error_m <= UInt<1>("h00") + reg access_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 149:75] + access_fault_m <= addrcheck.io.access_fault_d @[lsu_lsc_ctl.scala 149:75] + reg misaligned_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 150:75] + misaligned_fault_m <= addrcheck.io.misaligned_fault_d @[lsu_lsc_ctl.scala 150:75] + reg exc_mscause_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 151:75] + exc_mscause_m <= addrcheck.io.exc_mscause_d @[lsu_lsc_ctl.scala 151:75] + reg _T_68 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 152:75] + _T_68 <= addrcheck.io.fir_dccm_access_error_d @[lsu_lsc_ctl.scala 152:75] + fir_dccm_access_error_m <= _T_68 @[lsu_lsc_ctl.scala 152:38] + reg _T_69 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 153:75] + _T_69 <= addrcheck.io.fir_nondccm_access_error_d @[lsu_lsc_ctl.scala 153:75] + fir_nondccm_access_error_m <= _T_69 @[lsu_lsc_ctl.scala 153:38] + node _T_70 = or(access_fault_m, misaligned_fault_m) @[lsu_lsc_ctl.scala 155:34] + io.lsu_exc_m <= _T_70 @[lsu_lsc_ctl.scala 155:16] + node _T_71 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 156:64] + node _T_72 = and(io.lsu_single_ecc_error_r, _T_71) @[lsu_lsc_ctl.scala 156:62] + node _T_73 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[lsu_lsc_ctl.scala 156:111] + node _T_74 = and(_T_72, _T_73) @[lsu_lsc_ctl.scala 156:92] + node _T_75 = and(_T_74, io.lsu_pkt_r.valid) @[lsu_lsc_ctl.scala 156:136] + io.lsu_single_ecc_error_incr <= _T_75 @[lsu_lsc_ctl.scala 156:32] + node _T_76 = or(access_fault_r, misaligned_fault_r) @[lsu_lsc_ctl.scala 160:49] + node _T_77 = or(_T_76, io.lsu_double_ecc_error_r) @[lsu_lsc_ctl.scala 160:70] + node _T_78 = and(_T_77, io.lsu_pkt_r.valid) @[lsu_lsc_ctl.scala 160:99] + node _T_79 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 160:122] + node _T_80 = and(_T_78, _T_79) @[lsu_lsc_ctl.scala 160:120] + node _T_81 = eq(io.lsu_pkt_r.bits.fast_int, UInt<1>("h00")) @[lsu_lsc_ctl.scala 160:147] + node _T_82 = and(_T_80, _T_81) @[lsu_lsc_ctl.scala 160:145] + io.lsu_error_pkt_r.valid <= _T_82 @[lsu_lsc_ctl.scala 160:30] + node _T_83 = eq(io.lsu_error_pkt_r.valid, UInt<1>("h00")) @[lsu_lsc_ctl.scala 161:77] + node _T_84 = and(io.lsu_single_ecc_error_r, _T_83) @[lsu_lsc_ctl.scala 161:75] + node _T_85 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 161:105] + node _T_86 = and(_T_84, _T_85) @[lsu_lsc_ctl.scala 161:103] + io.lsu_error_pkt_r.bits.single_ecc_error <= _T_86 @[lsu_lsc_ctl.scala 161:46] + io.lsu_error_pkt_r.bits.inst_type <= io.lsu_pkt_r.bits.store @[lsu_lsc_ctl.scala 162:39] + node _T_87 = not(misaligned_fault_r) @[lsu_lsc_ctl.scala 163:42] + io.lsu_error_pkt_r.bits.exc_type <= _T_87 @[lsu_lsc_ctl.scala 163:39] + node _T_88 = eq(misaligned_fault_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 164:75] + node _T_89 = and(io.lsu_double_ecc_error_r, _T_88) @[lsu_lsc_ctl.scala 164:73] + node _T_90 = eq(access_fault_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 164:97] + node _T_91 = and(_T_89, _T_90) @[lsu_lsc_ctl.scala 164:95] + node _T_92 = bits(_T_91, 0, 0) @[lsu_lsc_ctl.scala 164:114] + node _T_93 = bits(exc_mscause_r, 3, 0) @[lsu_lsc_ctl.scala 164:144] + node _T_94 = mux(_T_92, UInt<4>("h01"), _T_93) @[lsu_lsc_ctl.scala 164:45] + io.lsu_error_pkt_r.bits.mscause <= _T_94 @[lsu_lsc_ctl.scala 164:39] + node _T_95 = bits(io.lsu_addr_r, 31, 0) @[lsu_lsc_ctl.scala 165:55] + io.lsu_error_pkt_r.bits.addr <= _T_95 @[lsu_lsc_ctl.scala 165:39] + node _T_96 = bits(fir_nondccm_access_error_r, 0, 0) @[lsu_lsc_ctl.scala 166:68] + node _T_97 = bits(fir_dccm_access_error_r, 0, 0) @[lsu_lsc_ctl.scala 166:113] + node _T_98 = and(io.lsu_pkt_r.bits.fast_int, io.lsu_double_ecc_error_r) @[lsu_lsc_ctl.scala 166:162] + node _T_99 = bits(_T_98, 0, 0) @[lsu_lsc_ctl.scala 166:191] + node _T_100 = mux(_T_99, UInt<2>("h01"), UInt<2>("h00")) @[lsu_lsc_ctl.scala 166:133] + node _T_101 = mux(_T_97, UInt<2>("h02"), _T_100) @[lsu_lsc_ctl.scala 166:88] + node _T_102 = mux(_T_96, UInt<2>("h03"), _T_101) @[lsu_lsc_ctl.scala 166:40] + io.lsu_fir_error <= _T_102 @[lsu_lsc_ctl.scala 166:34] + reg _T_103 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 168:71] + _T_103 <= access_fault_m @[lsu_lsc_ctl.scala 168:71] + access_fault_r <= _T_103 @[lsu_lsc_ctl.scala 168:34] + reg _T_104 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 169:71] + _T_104 <= exc_mscause_m @[lsu_lsc_ctl.scala 169:71] + exc_mscause_r <= _T_104 @[lsu_lsc_ctl.scala 169:34] + reg _T_105 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 170:71] + _T_105 <= fir_dccm_access_error_m @[lsu_lsc_ctl.scala 170:71] + fir_dccm_access_error_r <= _T_105 @[lsu_lsc_ctl.scala 170:34] + reg _T_106 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 171:71] + _T_106 <= fir_nondccm_access_error_m @[lsu_lsc_ctl.scala 171:71] + fir_nondccm_access_error_r <= _T_106 @[lsu_lsc_ctl.scala 171:34] + reg _T_107 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 172:71] + _T_107 <= misaligned_fault_m @[lsu_lsc_ctl.scala 172:71] + misaligned_fault_r <= _T_107 @[lsu_lsc_ctl.scala 172:34] + dma_pkt_d.bits.unsign <= UInt<1>("h00") @[lsu_lsc_ctl.scala 190:27] + dma_pkt_d.bits.stack <= UInt<1>("h00") @[lsu_lsc_ctl.scala 191:26] + dma_pkt_d.bits.fast_int <= UInt<1>("h00") @[lsu_lsc_ctl.scala 192:27] + dma_pkt_d.valid <= io.dma_lsc_ctl.dma_dccm_req @[lsu_lsc_ctl.scala 193:22] + dma_pkt_d.bits.dma <= UInt<1>("h01") @[lsu_lsc_ctl.scala 194:27] + dma_pkt_d.bits.store <= io.dma_lsc_ctl.dma_mem_write @[lsu_lsc_ctl.scala 195:27] + node _T_108 = not(io.dma_lsc_ctl.dma_mem_write) @[lsu_lsc_ctl.scala 196:30] + dma_pkt_d.bits.load <= _T_108 @[lsu_lsc_ctl.scala 196:27] + node _T_109 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 197:56] + node _T_110 = eq(_T_109, UInt<3>("h00")) @[lsu_lsc_ctl.scala 197:62] + dma_pkt_d.bits.by <= _T_110 @[lsu_lsc_ctl.scala 197:27] + node _T_111 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 198:56] + node _T_112 = eq(_T_111, UInt<3>("h01")) @[lsu_lsc_ctl.scala 198:62] + dma_pkt_d.bits.half <= _T_112 @[lsu_lsc_ctl.scala 198:27] + node _T_113 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 199:56] + node _T_114 = eq(_T_113, UInt<3>("h02")) @[lsu_lsc_ctl.scala 199:62] + dma_pkt_d.bits.word <= _T_114 @[lsu_lsc_ctl.scala 199:27] + node _T_115 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[lsu_lsc_ctl.scala 200:56] + node _T_116 = eq(_T_115, UInt<3>("h03")) @[lsu_lsc_ctl.scala 200:62] + dma_pkt_d.bits.dword <= _T_116 @[lsu_lsc_ctl.scala 200:27] + dma_pkt_d.bits.store_data_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 201:39] + dma_pkt_d.bits.load_ldst_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 202:39] + dma_pkt_d.bits.store_data_bypass_m <= UInt<1>("h00") @[lsu_lsc_ctl.scala 203:39] + wire lsu_ld_datafn_r : UInt<32> + lsu_ld_datafn_r <= UInt<32>("h00") + wire lsu_ld_datafn_corr_r : UInt<32> + lsu_ld_datafn_corr_r <= UInt<32>("h00") + wire lsu_ld_datafn_m : UInt<32> + lsu_ld_datafn_m <= UInt<32>("h00") + node _T_117 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[lsu_lsc_ctl.scala 209:50] + node _T_118 = mux(_T_117, io.lsu_p, dma_pkt_d) @[lsu_lsc_ctl.scala 209:26] + io.lsu_pkt_d.bits.store_data_bypass_m <= _T_118.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.load_ldst_bypass_d <= _T_118.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.store_data_bypass_d <= _T_118.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.dma <= _T_118.bits.dma @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.unsign <= _T_118.bits.unsign @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.store <= _T_118.bits.store @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.load <= _T_118.bits.load @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.dword <= _T_118.bits.dword @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.word <= _T_118.bits.word @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.half <= _T_118.bits.half @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.by <= _T_118.bits.by @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.stack <= _T_118.bits.stack @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.bits.fast_int <= _T_118.bits.fast_int @[lsu_lsc_ctl.scala 209:20] + io.lsu_pkt_d.valid <= _T_118.valid @[lsu_lsc_ctl.scala 209:20] + lsu_pkt_m_in.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.dma <= io.lsu_pkt_d.bits.dma @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.unsign <= io.lsu_pkt_d.bits.unsign @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.store <= io.lsu_pkt_d.bits.store @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.load <= io.lsu_pkt_d.bits.load @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.dword <= io.lsu_pkt_d.bits.dword @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.word <= io.lsu_pkt_d.bits.word @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.half <= io.lsu_pkt_d.bits.half @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.by <= io.lsu_pkt_d.bits.by @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.stack <= io.lsu_pkt_d.bits.stack @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.valid <= io.lsu_pkt_d.valid @[lsu_lsc_ctl.scala 210:20] + lsu_pkt_r_in.bits.store_data_bypass_m <= io.lsu_pkt_m.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.load_ldst_bypass_d <= io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.store_data_bypass_d <= io.lsu_pkt_m.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.dma <= io.lsu_pkt_m.bits.dma @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.unsign <= io.lsu_pkt_m.bits.unsign @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.store <= io.lsu_pkt_m.bits.store @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.load <= io.lsu_pkt_m.bits.load @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.dword <= io.lsu_pkt_m.bits.dword @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.word <= io.lsu_pkt_m.bits.word @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.half <= io.lsu_pkt_m.bits.half @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.by <= io.lsu_pkt_m.bits.by @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.stack <= io.lsu_pkt_m.bits.stack @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.fast_int <= io.lsu_pkt_m.bits.fast_int @[lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.valid <= io.lsu_pkt_m.valid @[lsu_lsc_ctl.scala 211:20] + node _T_119 = eq(io.lsu_p.bits.fast_int, UInt<1>("h00")) @[lsu_lsc_ctl.scala 213:64] + node _T_120 = and(io.flush_m_up, _T_119) @[lsu_lsc_ctl.scala 213:61] + node _T_121 = eq(_T_120, UInt<1>("h00")) @[lsu_lsc_ctl.scala 213:45] + node _T_122 = and(io.lsu_p.valid, _T_121) @[lsu_lsc_ctl.scala 213:43] + node _T_123 = or(_T_122, io.dma_lsc_ctl.dma_dccm_req) @[lsu_lsc_ctl.scala 213:90] + io.lsu_pkt_d.valid <= _T_123 @[lsu_lsc_ctl.scala 213:24] + node _T_124 = eq(io.lsu_pkt_d.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 214:68] + node _T_125 = and(io.flush_m_up, _T_124) @[lsu_lsc_ctl.scala 214:65] + node _T_126 = eq(_T_125, UInt<1>("h00")) @[lsu_lsc_ctl.scala 214:49] + node _T_127 = and(io.lsu_pkt_d.valid, _T_126) @[lsu_lsc_ctl.scala 214:47] + lsu_pkt_m_in.valid <= _T_127 @[lsu_lsc_ctl.scala 214:24] + node _T_128 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 215:68] + node _T_129 = and(io.flush_m_up, _T_128) @[lsu_lsc_ctl.scala 215:65] + node _T_130 = eq(_T_129, UInt<1>("h00")) @[lsu_lsc_ctl.scala 215:49] + node _T_131 = and(io.lsu_pkt_m.valid, _T_130) @[lsu_lsc_ctl.scala 215:47] + lsu_pkt_r_in.valid <= _T_131 @[lsu_lsc_ctl.scala 215:24] + wire _T_132 : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.store_data_bypass_m <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.load_ldst_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.store_data_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.dma <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.unsign <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.store <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.load <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.dword <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.word <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.half <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.by <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.stack <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.bits.fast_int <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + _T_132.valid <= UInt<1>("h00") @[lsu_lsc_ctl.scala 217:91] + reg _T_133 : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_m_clk with : (reset => (reset, _T_132)) @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.store_data_bypass_m <= lsu_pkt_m_in.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.load_ldst_bypass_d <= lsu_pkt_m_in.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.store_data_bypass_d <= lsu_pkt_m_in.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.dma <= lsu_pkt_m_in.bits.dma @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.unsign <= lsu_pkt_m_in.bits.unsign @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.store <= lsu_pkt_m_in.bits.store @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.load <= lsu_pkt_m_in.bits.load @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.dword <= lsu_pkt_m_in.bits.dword @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.word <= lsu_pkt_m_in.bits.word @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.half <= lsu_pkt_m_in.bits.half @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.by <= lsu_pkt_m_in.bits.by @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.stack <= lsu_pkt_m_in.bits.stack @[lsu_lsc_ctl.scala 217:65] + _T_133.bits.fast_int <= lsu_pkt_m_in.bits.fast_int @[lsu_lsc_ctl.scala 217:65] + _T_133.valid <= lsu_pkt_m_in.valid @[lsu_lsc_ctl.scala 217:65] + io.lsu_pkt_m.bits.store_data_bypass_m <= _T_133.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.load_ldst_bypass_d <= _T_133.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.store_data_bypass_d <= _T_133.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.dma <= _T_133.bits.dma @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.unsign <= _T_133.bits.unsign @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.store <= _T_133.bits.store @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.load <= _T_133.bits.load @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.dword <= _T_133.bits.dword @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.word <= _T_133.bits.word @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.half <= _T_133.bits.half @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.by <= _T_133.bits.by @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.stack <= _T_133.bits.stack @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.bits.fast_int <= _T_133.bits.fast_int @[lsu_lsc_ctl.scala 217:28] + io.lsu_pkt_m.valid <= _T_133.valid @[lsu_lsc_ctl.scala 217:28] + wire _T_134 : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.store_data_bypass_m <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.load_ldst_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.store_data_bypass_d <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.dma <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.unsign <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.store <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.load <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.dword <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.word <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.half <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.by <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.stack <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.bits.fast_int <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + _T_134.valid <= UInt<1>("h00") @[lsu_lsc_ctl.scala 218:91] + reg _T_135 : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_r_clk with : (reset => (reset, _T_134)) @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.store_data_bypass_m <= lsu_pkt_r_in.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.load_ldst_bypass_d <= lsu_pkt_r_in.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.store_data_bypass_d <= lsu_pkt_r_in.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.dma <= lsu_pkt_r_in.bits.dma @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.unsign <= lsu_pkt_r_in.bits.unsign @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.store <= lsu_pkt_r_in.bits.store @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.load <= lsu_pkt_r_in.bits.load @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.dword <= lsu_pkt_r_in.bits.dword @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.word <= lsu_pkt_r_in.bits.word @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.half <= lsu_pkt_r_in.bits.half @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.by <= lsu_pkt_r_in.bits.by @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.stack <= lsu_pkt_r_in.bits.stack @[lsu_lsc_ctl.scala 218:65] + _T_135.bits.fast_int <= lsu_pkt_r_in.bits.fast_int @[lsu_lsc_ctl.scala 218:65] + _T_135.valid <= lsu_pkt_r_in.valid @[lsu_lsc_ctl.scala 218:65] + io.lsu_pkt_r.bits.store_data_bypass_m <= _T_135.bits.store_data_bypass_m @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.load_ldst_bypass_d <= _T_135.bits.load_ldst_bypass_d @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.store_data_bypass_d <= _T_135.bits.store_data_bypass_d @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.dma <= _T_135.bits.dma @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.unsign <= _T_135.bits.unsign @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.store <= _T_135.bits.store @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.load <= _T_135.bits.load @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.dword <= _T_135.bits.dword @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.word <= _T_135.bits.word @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.half <= _T_135.bits.half @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.by <= _T_135.bits.by @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.stack <= _T_135.bits.stack @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.bits.fast_int <= _T_135.bits.fast_int @[lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_r.valid <= _T_135.valid @[lsu_lsc_ctl.scala 218:28] + reg _T_136 : UInt<1>, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 219:65] + _T_136 <= lsu_pkt_m_in.valid @[lsu_lsc_ctl.scala 219:65] + io.lsu_pkt_m.valid <= _T_136 @[lsu_lsc_ctl.scala 219:28] + reg _T_137 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 220:65] + _T_137 <= lsu_pkt_r_in.valid @[lsu_lsc_ctl.scala 220:65] + io.lsu_pkt_r.valid <= _T_137 @[lsu_lsc_ctl.scala 220:28] + node _T_138 = bits(io.dma_lsc_ctl.dma_mem_wdata, 63, 0) @[lsu_lsc_ctl.scala 222:59] + node _T_139 = bits(io.dma_lsc_ctl.dma_mem_addr, 2, 0) @[lsu_lsc_ctl.scala 222:100] + node _T_140 = cat(_T_139, UInt<3>("h00")) @[Cat.scala 29:58] + node dma_mem_wdata_shifted = dshr(_T_138, _T_140) @[lsu_lsc_ctl.scala 222:66] + node _T_141 = bits(io.dma_lsc_ctl.dma_dccm_req, 0, 0) @[lsu_lsc_ctl.scala 223:63] + node _T_142 = bits(dma_mem_wdata_shifted, 31, 0) @[lsu_lsc_ctl.scala 223:91] + node _T_143 = bits(io.lsu_exu.exu_lsu_rs2_d, 31, 0) @[lsu_lsc_ctl.scala 223:122] + node store_data_d = mux(_T_141, _T_142, _T_143) @[lsu_lsc_ctl.scala 223:34] + node _T_144 = bits(io.lsu_pkt_d.bits.store_data_bypass_d, 0, 0) @[lsu_lsc_ctl.scala 224:73] + node _T_145 = bits(io.lsu_result_m, 31, 0) @[lsu_lsc_ctl.scala 224:95] + node _T_146 = bits(store_data_d, 31, 0) @[lsu_lsc_ctl.scala 224:114] + node store_data_m_in = mux(_T_144, _T_145, _T_146) @[lsu_lsc_ctl.scala 224:34] + reg store_data_pre_m : UInt, io.lsu_store_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 226:72] + store_data_pre_m <= store_data_m_in @[lsu_lsc_ctl.scala 226:72] + reg _T_147 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 227:62] + _T_147 <= io.lsu_addr_d @[lsu_lsc_ctl.scala 227:62] + io.lsu_addr_m <= _T_147 @[lsu_lsc_ctl.scala 227:24] + reg _T_148 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 228:62] + _T_148 <= io.lsu_addr_m @[lsu_lsc_ctl.scala 228:62] + io.lsu_addr_r <= _T_148 @[lsu_lsc_ctl.scala 228:24] + node _T_149 = bits(io.ldst_dual_m, 0, 0) @[lib.scala 8:44] + node _T_150 = bits(io.lsu_addr_m, 31, 3) @[lsu_lsc_ctl.scala 229:71] + node _T_151 = mux(_T_149, end_addr_pre_m, _T_150) @[lsu_lsc_ctl.scala 229:27] + node _T_152 = bits(io.end_addr_d, 2, 0) @[lsu_lsc_ctl.scala 229:128] + reg _T_153 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 229:114] + _T_153 <= _T_152 @[lsu_lsc_ctl.scala 229:114] + node _T_154 = cat(_T_151, _T_153) @[Cat.scala 29:58] + io.end_addr_m <= _T_154 @[lsu_lsc_ctl.scala 229:17] + node _T_155 = bits(io.ldst_dual_r, 0, 0) @[lib.scala 8:44] + node _T_156 = bits(io.lsu_addr_r, 31, 3) @[lsu_lsc_ctl.scala 230:71] + node _T_157 = mux(_T_155, end_addr_pre_r, _T_156) @[lsu_lsc_ctl.scala 230:27] + node _T_158 = bits(io.end_addr_m, 2, 0) @[lsu_lsc_ctl.scala 230:128] + reg _T_159 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 230:114] + _T_159 <= _T_158 @[lsu_lsc_ctl.scala 230:114] + node _T_160 = cat(_T_157, _T_159) @[Cat.scala 29:58] + io.end_addr_r <= _T_160 @[lsu_lsc_ctl.scala 230:17] + node _T_161 = bits(io.end_addr_d, 31, 3) @[lsu_lsc_ctl.scala 231:41] + node _T_162 = and(io.lsu_pkt_d.valid, io.ldst_dual_d) @[lsu_lsc_ctl.scala 231:69] + node _T_163 = or(_T_162, io.clk_override) @[lsu_lsc_ctl.scala 231:87] + node _T_164 = bits(_T_163, 0, 0) @[lib.scala 8:44] + node _T_165 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr of rvclkhdr @[lib.scala 390:23] + rvclkhdr.clock <= clock + rvclkhdr.reset <= reset + rvclkhdr.io.clk <= clock @[lib.scala 392:18] + rvclkhdr.io.en <= _T_164 @[lib.scala 393:17] + rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_166 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_164 : @[Reg.scala 28:19] + _T_166 <= _T_161 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + end_addr_pre_m <= _T_166 @[lsu_lsc_ctl.scala 231:18] + node _T_167 = bits(io.end_addr_m, 31, 3) @[lsu_lsc_ctl.scala 232:41] + node _T_168 = and(io.lsu_pkt_m.valid, io.ldst_dual_m) @[lsu_lsc_ctl.scala 232:69] + node _T_169 = or(_T_168, io.clk_override) @[lsu_lsc_ctl.scala 232:87] + node _T_170 = bits(_T_169, 0, 0) @[lib.scala 8:44] + node _T_171 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 390:23] + rvclkhdr_1.clock <= clock + rvclkhdr_1.reset <= reset + rvclkhdr_1.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_1.io.en <= _T_170 @[lib.scala 393:17] + rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg _T_172 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_170 : @[Reg.scala 28:19] + _T_172 <= _T_167 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + end_addr_pre_r <= _T_172 @[lsu_lsc_ctl.scala 232:18] + reg _T_173 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 233:62] + _T_173 <= io.addr_in_dccm_d @[lsu_lsc_ctl.scala 233:62] + io.addr_in_dccm_m <= _T_173 @[lsu_lsc_ctl.scala 233:24] + reg _T_174 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 234:62] + _T_174 <= io.addr_in_dccm_m @[lsu_lsc_ctl.scala 234:62] + io.addr_in_dccm_r <= _T_174 @[lsu_lsc_ctl.scala 234:24] + reg _T_175 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 235:62] + _T_175 <= io.addr_in_pic_d @[lsu_lsc_ctl.scala 235:62] + io.addr_in_pic_m <= _T_175 @[lsu_lsc_ctl.scala 235:24] + reg _T_176 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 236:62] + _T_176 <= io.addr_in_pic_m @[lsu_lsc_ctl.scala 236:62] + io.addr_in_pic_r <= _T_176 @[lsu_lsc_ctl.scala 236:24] + reg _T_177 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 237:62] + _T_177 <= addrcheck.io.addr_external_d @[lsu_lsc_ctl.scala 237:62] + io.addr_external_m <= _T_177 @[lsu_lsc_ctl.scala 237:24] + reg addr_external_r : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 238:66] + addr_external_r <= io.addr_external_m @[lsu_lsc_ctl.scala 238:66] + node _T_178 = or(io.addr_external_m, io.clk_override) @[lsu_lsc_ctl.scala 239:77] + node _T_179 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] + inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 390:23] + rvclkhdr_2.clock <= clock + rvclkhdr_2.reset <= reset + rvclkhdr_2.io.clk <= clock @[lib.scala 392:18] + rvclkhdr_2.io.en <= _T_178 @[lib.scala 393:17] + rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] + reg bus_read_data_r : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_178 : @[Reg.scala 28:19] + bus_read_data_r <= io.bus_read_data_m @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_180 = bits(io.lsu_ld_data_corr_r, 31, 1) @[lsu_lsc_ctl.scala 242:52] + io.lsu_fir_addr <= _T_180 @[lsu_lsc_ctl.scala 242:28] + io.lsu_addr_d <= full_addr_d @[lsu_lsc_ctl.scala 244:28] + node _T_181 = or(io.lsu_pkt_r.bits.store, io.lsu_pkt_r.bits.load) @[lsu_lsc_ctl.scala 246:68] + node _T_182 = and(io.lsu_pkt_r.valid, _T_181) @[lsu_lsc_ctl.scala 246:41] + node _T_183 = eq(io.flush_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 246:96] + node _T_184 = and(_T_182, _T_183) @[lsu_lsc_ctl.scala 246:94] + node _T_185 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 246:110] + node _T_186 = and(_T_184, _T_185) @[lsu_lsc_ctl.scala 246:108] + io.lsu_commit_r <= _T_186 @[lsu_lsc_ctl.scala 246:19] + node _T_187 = bits(io.picm_mask_data_m, 31, 0) @[lsu_lsc_ctl.scala 247:52] + node _T_188 = eq(io.addr_in_pic_m, UInt<1>("h00")) @[lsu_lsc_ctl.scala 247:69] + node _T_189 = bits(_T_188, 0, 0) @[Bitwise.scala 72:15] + node _T_190 = mux(_T_189, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_191 = or(_T_187, _T_190) @[lsu_lsc_ctl.scala 247:59] + node _T_192 = bits(io.lsu_pkt_m.bits.store_data_bypass_m, 0, 0) @[lsu_lsc_ctl.scala 247:133] + node _T_193 = mux(_T_192, io.lsu_result_m, store_data_pre_m) @[lsu_lsc_ctl.scala 247:94] + node _T_194 = and(_T_191, _T_193) @[lsu_lsc_ctl.scala 247:89] + io.store_data_m <= _T_194 @[lsu_lsc_ctl.scala 247:29] + node _T_195 = bits(addr_external_r, 0, 0) @[lib.scala 8:44] + node _T_196 = mux(_T_195, bus_read_data_r, io.lsu_ld_data_r) @[lsu_lsc_ctl.scala 251:33] + lsu_ld_datafn_r <= _T_196 @[lsu_lsc_ctl.scala 251:27] + node _T_197 = bits(addr_external_r, 0, 0) @[lib.scala 8:44] + node _T_198 = mux(_T_197, bus_read_data_r, io.lsu_ld_data_corr_r) @[lsu_lsc_ctl.scala 252:33] + lsu_ld_datafn_corr_r <= _T_198 @[lsu_lsc_ctl.scala 252:27] + node _T_199 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 254:66] + node _T_200 = bits(_T_199, 0, 0) @[Bitwise.scala 72:15] + node _T_201 = mux(_T_200, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_202 = bits(lsu_ld_datafn_r, 7, 0) @[lsu_lsc_ctl.scala 254:125] + node _T_203 = cat(UInt<24>("h00"), _T_202) @[Cat.scala 29:58] + node _T_204 = and(_T_201, _T_203) @[lsu_lsc_ctl.scala 254:94] + node _T_205 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 255:43] + node _T_206 = bits(_T_205, 0, 0) @[Bitwise.scala 72:15] + node _T_207 = mux(_T_206, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_208 = bits(lsu_ld_datafn_r, 15, 0) @[lsu_lsc_ctl.scala 255:102] + node _T_209 = cat(UInt<16>("h00"), _T_208) @[Cat.scala 29:58] + node _T_210 = and(_T_207, _T_209) @[lsu_lsc_ctl.scala 255:71] + node _T_211 = or(_T_204, _T_210) @[lsu_lsc_ctl.scala 254:133] + node _T_212 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 256:17] + node _T_213 = and(_T_212, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 256:43] + node _T_214 = bits(_T_213, 0, 0) @[Bitwise.scala 72:15] + node _T_215 = mux(_T_214, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_216 = bits(lsu_ld_datafn_r, 7, 7) @[lsu_lsc_ctl.scala 256:102] + node _T_217 = bits(_T_216, 0, 0) @[Bitwise.scala 72:15] + node _T_218 = mux(_T_217, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] + node _T_219 = bits(lsu_ld_datafn_r, 7, 0) @[lsu_lsc_ctl.scala 256:125] + node _T_220 = cat(_T_218, _T_219) @[Cat.scala 29:58] + node _T_221 = and(_T_215, _T_220) @[lsu_lsc_ctl.scala 256:71] + node _T_222 = or(_T_211, _T_221) @[lsu_lsc_ctl.scala 255:114] + node _T_223 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 257:17] + node _T_224 = and(_T_223, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 257:43] + node _T_225 = bits(_T_224, 0, 0) @[Bitwise.scala 72:15] + node _T_226 = mux(_T_225, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_227 = bits(lsu_ld_datafn_r, 15, 15) @[lsu_lsc_ctl.scala 257:101] + node _T_228 = bits(_T_227, 0, 0) @[Bitwise.scala 72:15] + node _T_229 = mux(_T_228, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] + node _T_230 = bits(lsu_ld_datafn_r, 15, 0) @[lsu_lsc_ctl.scala 257:125] + node _T_231 = cat(_T_229, _T_230) @[Cat.scala 29:58] + node _T_232 = and(_T_226, _T_231) @[lsu_lsc_ctl.scala 257:71] + node _T_233 = or(_T_222, _T_232) @[lsu_lsc_ctl.scala 256:134] + node _T_234 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_235 = mux(_T_234, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_236 = bits(lsu_ld_datafn_r, 31, 0) @[lsu_lsc_ctl.scala 258:60] + node _T_237 = and(_T_235, _T_236) @[lsu_lsc_ctl.scala 258:43] + node _T_238 = or(_T_233, _T_237) @[lsu_lsc_ctl.scala 257:134] + io.lsu_result_m <= _T_238 @[lsu_lsc_ctl.scala 254:27] + node _T_239 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 260:66] + node _T_240 = bits(_T_239, 0, 0) @[Bitwise.scala 72:15] + node _T_241 = mux(_T_240, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_242 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 260:130] + node _T_243 = cat(UInt<24>("h00"), _T_242) @[Cat.scala 29:58] + node _T_244 = and(_T_241, _T_243) @[lsu_lsc_ctl.scala 260:94] + node _T_245 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 261:43] + node _T_246 = bits(_T_245, 0, 0) @[Bitwise.scala 72:15] + node _T_247 = mux(_T_246, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_248 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 261:107] + node _T_249 = cat(UInt<16>("h00"), _T_248) @[Cat.scala 29:58] + node _T_250 = and(_T_247, _T_249) @[lsu_lsc_ctl.scala 261:71] + node _T_251 = or(_T_244, _T_250) @[lsu_lsc_ctl.scala 260:138] + node _T_252 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 262:17] + node _T_253 = and(_T_252, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 262:43] + node _T_254 = bits(_T_253, 0, 0) @[Bitwise.scala 72:15] + node _T_255 = mux(_T_254, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_256 = bits(lsu_ld_datafn_corr_r, 7, 7) @[lsu_lsc_ctl.scala 262:107] + node _T_257 = bits(_T_256, 0, 0) @[Bitwise.scala 72:15] + node _T_258 = mux(_T_257, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] + node _T_259 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 262:135] + node _T_260 = cat(_T_258, _T_259) @[Cat.scala 29:58] + node _T_261 = and(_T_255, _T_260) @[lsu_lsc_ctl.scala 262:71] + node _T_262 = or(_T_251, _T_261) @[lsu_lsc_ctl.scala 261:119] + node _T_263 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 263:17] + node _T_264 = and(_T_263, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 263:43] + node _T_265 = bits(_T_264, 0, 0) @[Bitwise.scala 72:15] + node _T_266 = mux(_T_265, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_267 = bits(lsu_ld_datafn_corr_r, 15, 15) @[lsu_lsc_ctl.scala 263:106] + node _T_268 = bits(_T_267, 0, 0) @[Bitwise.scala 72:15] + node _T_269 = mux(_T_268, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] + node _T_270 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 263:135] + node _T_271 = cat(_T_269, _T_270) @[Cat.scala 29:58] + node _T_272 = and(_T_266, _T_271) @[lsu_lsc_ctl.scala 263:71] + node _T_273 = or(_T_262, _T_272) @[lsu_lsc_ctl.scala 262:144] + node _T_274 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] + node _T_275 = mux(_T_274, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_276 = bits(lsu_ld_datafn_corr_r, 31, 0) @[lsu_lsc_ctl.scala 264:65] + node _T_277 = and(_T_275, _T_276) @[lsu_lsc_ctl.scala 264:43] + node _T_278 = or(_T_273, _T_277) @[lsu_lsc_ctl.scala 263:144] + io.lsu_result_corr_r <= _T_278 @[lsu_lsc_ctl.scala 260:27] + diff --git a/lsu_lsc_ctl.v b/lsu_lsc_ctl.v new file mode 100644 index 00000000..bb2a3590 --- /dev/null +++ b/lsu_lsc_ctl.v @@ -0,0 +1,1382 @@ +module lsu_addrcheck( + input reset, + input io_lsu_c2_m_clk, + input [31:0] io_start_addr_d, + input [31:0] io_end_addr_d, + input io_lsu_pkt_d_valid, + input io_lsu_pkt_d_bits_fast_int, + input io_lsu_pkt_d_bits_by, + input io_lsu_pkt_d_bits_half, + input io_lsu_pkt_d_bits_word, + input io_lsu_pkt_d_bits_load, + input io_lsu_pkt_d_bits_store, + input io_lsu_pkt_d_bits_dma, + input [31:0] io_dec_tlu_mrac_ff, + input [3:0] io_rs1_region_d, + output io_is_sideeffects_m, + output io_addr_in_dccm_d, + output io_addr_in_pic_d, + output io_addr_external_d, + output io_access_fault_d, + output io_misaligned_fault_d, + output [3:0] io_exc_mscause_d, + output io_fir_dccm_access_error_d, + output io_fir_nondccm_access_error_d +); +`ifdef RANDOMIZE_REG_INIT + reg [31:0] _RAND_0; +`endif // RANDOMIZE_REG_INIT + wire start_addr_in_dccm_region_d = io_start_addr_d[31:28] == 4'hf; // @[lib.scala 365:49] + wire start_addr_in_dccm_d = io_start_addr_d[31:16] == 16'hf004; // @[lib.scala 370:39] + wire end_addr_in_dccm_region_d = io_end_addr_d[31:28] == 4'hf; // @[lib.scala 365:49] + wire end_addr_in_dccm_d = io_end_addr_d[31:16] == 16'hf004; // @[lib.scala 370:39] + wire addr_in_iccm = io_start_addr_d[31:28] == 4'he; // @[lsu_addrcheck.scala 42:45] + wire start_addr_in_pic_d = io_start_addr_d[31:15] == 17'h1e018; // @[lib.scala 370:39] + wire end_addr_in_pic_d = io_end_addr_d[31:15] == 17'h1e018; // @[lib.scala 370:39] + wire start_addr_dccm_or_pic = start_addr_in_dccm_region_d | start_addr_in_dccm_region_d; // @[lsu_addrcheck.scala 54:60] + wire _T_17 = io_rs1_region_d == 4'hf; // @[lsu_addrcheck.scala 55:55] + wire base_reg_dccm_or_pic = _T_17 | _T_17; // @[lsu_addrcheck.scala 55:91] + wire [4:0] csr_idx = {io_start_addr_d[31:28],1'h1}; // @[Cat.scala 29:58] + wire [31:0] _T_26 = io_dec_tlu_mrac_ff >> csr_idx; // @[lsu_addrcheck.scala 61:50] + wire _T_29 = start_addr_dccm_or_pic | addr_in_iccm; // @[lsu_addrcheck.scala 61:121] + wire _T_30 = ~_T_29; // @[lsu_addrcheck.scala 61:62] + wire _T_31 = _T_26[0] & _T_30; // @[lsu_addrcheck.scala 61:60] + wire _T_32 = _T_31 & io_lsu_pkt_d_valid; // @[lsu_addrcheck.scala 61:137] + wire _T_33 = io_lsu_pkt_d_bits_store | io_lsu_pkt_d_bits_load; // @[lsu_addrcheck.scala 61:185] + wire is_sideeffects_d = _T_32 & _T_33; // @[lsu_addrcheck.scala 61:158] + wire _T_35 = io_start_addr_d[1:0] == 2'h0; // @[lsu_addrcheck.scala 62:80] + wire _T_36 = io_lsu_pkt_d_bits_word & _T_35; // @[lsu_addrcheck.scala 62:56] + wire _T_38 = ~io_start_addr_d[0]; // @[lsu_addrcheck.scala 62:138] + wire _T_39 = io_lsu_pkt_d_bits_half & _T_38; // @[lsu_addrcheck.scala 62:116] + wire _T_40 = _T_36 | _T_39; // @[lsu_addrcheck.scala 62:90] + wire is_aligned_d = _T_40 | io_lsu_pkt_d_bits_by; // @[lsu_addrcheck.scala 62:148] + wire [31:0] _T_51 = io_start_addr_d | 32'h7fffffff; // @[lsu_addrcheck.scala 67:56] + wire _T_53 = _T_51 == 32'h7fffffff; // @[lsu_addrcheck.scala 67:88] + wire [31:0] _T_56 = io_start_addr_d | 32'h3fffffff; // @[lsu_addrcheck.scala 68:56] + wire _T_58 = _T_56 == 32'hffffffff; // @[lsu_addrcheck.scala 68:88] + wire _T_60 = _T_53 | _T_58; // @[lsu_addrcheck.scala 67:153] + wire [31:0] _T_62 = io_start_addr_d | 32'h1fffffff; // @[lsu_addrcheck.scala 69:56] + wire _T_64 = _T_62 == 32'hbfffffff; // @[lsu_addrcheck.scala 69:88] + wire _T_66 = _T_60 | _T_64; // @[lsu_addrcheck.scala 68:153] + wire [31:0] _T_68 = io_start_addr_d | 32'hfffffff; // @[lsu_addrcheck.scala 70:56] + wire _T_70 = _T_68 == 32'h8fffffff; // @[lsu_addrcheck.scala 70:88] + wire _T_72 = _T_66 | _T_70; // @[lsu_addrcheck.scala 69:153] + wire [31:0] _T_98 = io_end_addr_d | 32'h7fffffff; // @[lsu_addrcheck.scala 76:57] + wire _T_100 = _T_98 == 32'h7fffffff; // @[lsu_addrcheck.scala 76:89] + wire [31:0] _T_103 = io_end_addr_d | 32'h3fffffff; // @[lsu_addrcheck.scala 77:58] + wire _T_105 = _T_103 == 32'hffffffff; // @[lsu_addrcheck.scala 77:90] + wire _T_107 = _T_100 | _T_105; // @[lsu_addrcheck.scala 76:154] + wire [31:0] _T_109 = io_end_addr_d | 32'h1fffffff; // @[lsu_addrcheck.scala 78:58] + wire _T_111 = _T_109 == 32'hbfffffff; // @[lsu_addrcheck.scala 78:90] + wire _T_113 = _T_107 | _T_111; // @[lsu_addrcheck.scala 77:155] + wire [31:0] _T_115 = io_end_addr_d | 32'hfffffff; // @[lsu_addrcheck.scala 79:58] + wire _T_117 = _T_115 == 32'h8fffffff; // @[lsu_addrcheck.scala 79:90] + wire _T_119 = _T_113 | _T_117; // @[lsu_addrcheck.scala 78:155] + wire non_dccm_access_ok = _T_72 & _T_119; // @[lsu_addrcheck.scala 75:7] + wire regpred_access_fault_d = start_addr_dccm_or_pic ^ base_reg_dccm_or_pic; // @[lsu_addrcheck.scala 85:57] + wire _T_146 = io_start_addr_d[1:0] != 2'h0; // @[lsu_addrcheck.scala 86:76] + wire _T_147 = ~io_lsu_pkt_d_bits_word; // @[lsu_addrcheck.scala 86:92] + wire _T_148 = _T_146 | _T_147; // @[lsu_addrcheck.scala 86:90] + wire picm_access_fault_d = io_addr_in_pic_d & _T_148; // @[lsu_addrcheck.scala 86:51] + wire _T_149 = start_addr_in_dccm_d | start_addr_in_pic_d; // @[lsu_addrcheck.scala 91:87] + wire _T_150 = ~_T_149; // @[lsu_addrcheck.scala 91:64] + wire _T_151 = start_addr_in_dccm_region_d & _T_150; // @[lsu_addrcheck.scala 91:62] + wire _T_152 = end_addr_in_dccm_d | end_addr_in_pic_d; // @[lsu_addrcheck.scala 93:57] + wire _T_153 = ~_T_152; // @[lsu_addrcheck.scala 93:36] + wire _T_154 = end_addr_in_dccm_region_d & _T_153; // @[lsu_addrcheck.scala 93:34] + wire _T_155 = _T_151 | _T_154; // @[lsu_addrcheck.scala 91:112] + wire _T_156 = start_addr_in_dccm_d & end_addr_in_pic_d; // @[lsu_addrcheck.scala 95:29] + wire _T_157 = _T_155 | _T_156; // @[lsu_addrcheck.scala 93:85] + wire _T_158 = start_addr_in_pic_d & end_addr_in_dccm_d; // @[lsu_addrcheck.scala 97:29] + wire unmapped_access_fault_d = _T_157 | _T_158; // @[lsu_addrcheck.scala 95:85] + wire _T_160 = ~start_addr_in_dccm_region_d; // @[lsu_addrcheck.scala 99:33] + wire _T_161 = ~non_dccm_access_ok; // @[lsu_addrcheck.scala 99:64] + wire mpu_access_fault_d = _T_160 & _T_161; // @[lsu_addrcheck.scala 99:62] + wire _T_163 = unmapped_access_fault_d | mpu_access_fault_d; // @[lsu_addrcheck.scala 111:49] + wire _T_164 = _T_163 | picm_access_fault_d; // @[lsu_addrcheck.scala 111:70] + wire _T_165 = _T_164 | regpred_access_fault_d; // @[lsu_addrcheck.scala 111:92] + wire _T_166 = _T_165 & io_lsu_pkt_d_valid; // @[lsu_addrcheck.scala 111:118] + wire _T_167 = ~io_lsu_pkt_d_bits_dma; // @[lsu_addrcheck.scala 111:141] + wire [3:0] _T_173 = picm_access_fault_d ? 4'h6 : 4'h0; // @[lsu_addrcheck.scala 112:164] + wire [3:0] _T_174 = regpred_access_fault_d ? 4'h5 : _T_173; // @[lsu_addrcheck.scala 112:120] + wire [3:0] _T_175 = mpu_access_fault_d ? 4'h3 : _T_174; // @[lsu_addrcheck.scala 112:80] + wire [3:0] access_fault_mscause_d = unmapped_access_fault_d ? 4'h2 : _T_175; // @[lsu_addrcheck.scala 112:35] + wire regcross_misaligned_fault_d = io_start_addr_d[31:28] != io_end_addr_d[31:28]; // @[lsu_addrcheck.scala 113:61] + wire _T_178 = ~is_aligned_d; // @[lsu_addrcheck.scala 114:59] + wire sideeffect_misaligned_fault_d = is_sideeffects_d & _T_178; // @[lsu_addrcheck.scala 114:57] + wire _T_179 = sideeffect_misaligned_fault_d & io_addr_external_d; // @[lsu_addrcheck.scala 115:90] + wire _T_180 = regcross_misaligned_fault_d | _T_179; // @[lsu_addrcheck.scala 115:57] + wire _T_181 = _T_180 & io_lsu_pkt_d_valid; // @[lsu_addrcheck.scala 115:113] + wire [3:0] _T_185 = sideeffect_misaligned_fault_d ? 4'h1 : 4'h0; // @[lsu_addrcheck.scala 116:80] + wire [3:0] misaligned_fault_mscause_d = regcross_misaligned_fault_d ? 4'h2 : _T_185; // @[lsu_addrcheck.scala 116:39] + wire _T_190 = ~start_addr_in_dccm_d; // @[lsu_addrcheck.scala 118:66] + wire _T_191 = start_addr_in_dccm_region_d & _T_190; // @[lsu_addrcheck.scala 118:64] + wire _T_192 = ~end_addr_in_dccm_d; // @[lsu_addrcheck.scala 118:120] + wire _T_193 = end_addr_in_dccm_region_d & _T_192; // @[lsu_addrcheck.scala 118:118] + wire _T_194 = _T_191 | _T_193; // @[lsu_addrcheck.scala 118:88] + wire _T_195 = _T_194 & io_lsu_pkt_d_valid; // @[lsu_addrcheck.scala 118:142] + wire _T_197 = start_addr_in_dccm_region_d & end_addr_in_dccm_region_d; // @[lsu_addrcheck.scala 119:66] + wire _T_198 = ~_T_197; // @[lsu_addrcheck.scala 119:36] + wire _T_199 = _T_198 & io_lsu_pkt_d_valid; // @[lsu_addrcheck.scala 119:95] + reg _T_201; // @[lsu_addrcheck.scala 121:60] + assign io_is_sideeffects_m = _T_201; // @[lsu_addrcheck.scala 121:50] + assign io_addr_in_dccm_d = start_addr_in_dccm_d & end_addr_in_dccm_d; // @[lsu_addrcheck.scala 56:32] + assign io_addr_in_pic_d = start_addr_in_pic_d & end_addr_in_pic_d; // @[lsu_addrcheck.scala 57:32] + assign io_addr_external_d = ~start_addr_dccm_or_pic; // @[lsu_addrcheck.scala 59:30] + assign io_access_fault_d = _T_166 & _T_167; // @[lsu_addrcheck.scala 111:21] + assign io_misaligned_fault_d = _T_181 & _T_167; // @[lsu_addrcheck.scala 115:25] + assign io_exc_mscause_d = io_misaligned_fault_d ? misaligned_fault_mscause_d : access_fault_mscause_d; // @[lsu_addrcheck.scala 117:21] + assign io_fir_dccm_access_error_d = _T_195 & io_lsu_pkt_d_bits_fast_int; // @[lsu_addrcheck.scala 118:31] + assign io_fir_nondccm_access_error_d = _T_199 & io_lsu_pkt_d_bits_fast_int; // @[lsu_addrcheck.scala 119:33] +`ifdef RANDOMIZE_GARBAGE_ASSIGN +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_INVALID_ASSIGN +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_REG_INIT +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_MEM_INIT +`define RANDOMIZE +`endif +`ifndef RANDOM +`define RANDOM $random +`endif +`ifdef RANDOMIZE_MEM_INIT + integer initvar; +`endif +`ifndef SYNTHESIS +`ifdef FIRRTL_BEFORE_INITIAL +`FIRRTL_BEFORE_INITIAL +`endif +initial begin + `ifdef RANDOMIZE + `ifdef INIT_RANDOM + `INIT_RANDOM + `endif + `ifndef VERILATOR + `ifdef RANDOMIZE_DELAY + #`RANDOMIZE_DELAY begin end + `else + #0.002 begin end + `endif + `endif +`ifdef RANDOMIZE_REG_INIT + _RAND_0 = {1{`RANDOM}}; + _T_201 = _RAND_0[0:0]; +`endif // RANDOMIZE_REG_INIT + if (reset) begin + _T_201 = 1'h0; + end + `endif // RANDOMIZE +end // initial +`ifdef FIRRTL_AFTER_INITIAL +`FIRRTL_AFTER_INITIAL +`endif +`endif // SYNTHESIS + always @(posedge io_lsu_c2_m_clk or posedge reset) begin + if (reset) begin + _T_201 <= 1'h0; + end else begin + _T_201 <= _T_32 & _T_33; + end + end +endmodule +module rvclkhdr( + input io_clk, + input io_en +); + wire clkhdr_Q; // @[lib.scala 334:26] + wire clkhdr_CK; // @[lib.scala 334:26] + wire clkhdr_EN; // @[lib.scala 334:26] + wire clkhdr_SE; // @[lib.scala 334:26] + gated_latch clkhdr ( // @[lib.scala 334:26] + .Q(clkhdr_Q), + .CK(clkhdr_CK), + .EN(clkhdr_EN), + .SE(clkhdr_SE) + ); + assign clkhdr_CK = io_clk; // @[lib.scala 336:18] + assign clkhdr_EN = io_en; // @[lib.scala 337:18] + assign clkhdr_SE = 1'h0; // @[lib.scala 338:18] +endmodule +module lsu_lsc_ctl( + input clock, + input reset, + input io_clk_override, + input io_lsu_c1_m_clk, + input io_lsu_c1_r_clk, + input io_lsu_c2_m_clk, + input io_lsu_c2_r_clk, + input io_lsu_store_c1_m_clk, + input [31:0] io_lsu_ld_data_r, + input [31:0] io_lsu_ld_data_corr_r, + input io_lsu_single_ecc_error_r, + input io_lsu_double_ecc_error_r, + input [31:0] io_lsu_ld_data_m, + input io_lsu_single_ecc_error_m, + input io_lsu_double_ecc_error_m, + input io_flush_m_up, + input io_flush_r, + input io_ldst_dual_d, + input io_ldst_dual_m, + input io_ldst_dual_r, + input [31:0] io_lsu_exu_exu_lsu_rs1_d, + input [31:0] io_lsu_exu_exu_lsu_rs2_d, + input io_lsu_p_valid, + input io_lsu_p_bits_fast_int, + input io_lsu_p_bits_stack, + input io_lsu_p_bits_by, + input io_lsu_p_bits_half, + input io_lsu_p_bits_word, + input io_lsu_p_bits_dword, + input io_lsu_p_bits_load, + input io_lsu_p_bits_store, + input io_lsu_p_bits_unsign, + input io_lsu_p_bits_dma, + input io_lsu_p_bits_store_data_bypass_d, + input io_lsu_p_bits_load_ldst_bypass_d, + input io_lsu_p_bits_store_data_bypass_m, + input io_dec_lsu_valid_raw_d, + input [11:0] io_dec_lsu_offset_d, + input [31:0] io_picm_mask_data_m, + input [31:0] io_bus_read_data_m, + output [31:0] io_lsu_result_m, + output [31:0] io_lsu_result_corr_r, + output [31:0] io_lsu_addr_d, + output [31:0] io_lsu_addr_m, + output [31:0] io_lsu_addr_r, + output [31:0] io_end_addr_d, + output [31:0] io_end_addr_m, + output [31:0] io_end_addr_r, + output [31:0] io_store_data_m, + input [31:0] io_dec_tlu_mrac_ff, + output io_lsu_exc_m, + output io_is_sideeffects_m, + output io_lsu_commit_r, + output io_lsu_single_ecc_error_incr, + output io_lsu_error_pkt_r_valid, + output io_lsu_error_pkt_r_bits_single_ecc_error, + output io_lsu_error_pkt_r_bits_inst_type, + output io_lsu_error_pkt_r_bits_exc_type, + output [3:0] io_lsu_error_pkt_r_bits_mscause, + output [31:0] io_lsu_error_pkt_r_bits_addr, + output [30:0] io_lsu_fir_addr, + output [1:0] io_lsu_fir_error, + output io_addr_in_dccm_d, + output io_addr_in_dccm_m, + output io_addr_in_dccm_r, + output io_addr_in_pic_d, + output io_addr_in_pic_m, + output io_addr_in_pic_r, + output io_addr_external_m, + input io_dma_lsc_ctl_dma_dccm_req, + input [31:0] io_dma_lsc_ctl_dma_mem_addr, + input [2:0] io_dma_lsc_ctl_dma_mem_sz, + input io_dma_lsc_ctl_dma_mem_write, + input [63:0] io_dma_lsc_ctl_dma_mem_wdata, + output io_lsu_pkt_d_valid, + output io_lsu_pkt_d_bits_fast_int, + output io_lsu_pkt_d_bits_stack, + output io_lsu_pkt_d_bits_by, + output io_lsu_pkt_d_bits_half, + output io_lsu_pkt_d_bits_word, + output io_lsu_pkt_d_bits_dword, + output io_lsu_pkt_d_bits_load, + output io_lsu_pkt_d_bits_store, + output io_lsu_pkt_d_bits_unsign, + output io_lsu_pkt_d_bits_dma, + output io_lsu_pkt_d_bits_store_data_bypass_d, + output io_lsu_pkt_d_bits_load_ldst_bypass_d, + output io_lsu_pkt_d_bits_store_data_bypass_m, + output io_lsu_pkt_m_valid, + output io_lsu_pkt_m_bits_fast_int, + output io_lsu_pkt_m_bits_stack, + output io_lsu_pkt_m_bits_by, + output io_lsu_pkt_m_bits_half, + output io_lsu_pkt_m_bits_word, + output io_lsu_pkt_m_bits_dword, + output io_lsu_pkt_m_bits_load, + output io_lsu_pkt_m_bits_store, + output io_lsu_pkt_m_bits_unsign, + output io_lsu_pkt_m_bits_dma, + output io_lsu_pkt_m_bits_store_data_bypass_d, + output io_lsu_pkt_m_bits_load_ldst_bypass_d, + output io_lsu_pkt_m_bits_store_data_bypass_m, + output io_lsu_pkt_r_valid, + output io_lsu_pkt_r_bits_fast_int, + output io_lsu_pkt_r_bits_stack, + output io_lsu_pkt_r_bits_by, + output io_lsu_pkt_r_bits_half, + output io_lsu_pkt_r_bits_word, + output io_lsu_pkt_r_bits_dword, + output io_lsu_pkt_r_bits_load, + output io_lsu_pkt_r_bits_store, + output io_lsu_pkt_r_bits_unsign, + output io_lsu_pkt_r_bits_dma, + output io_lsu_pkt_r_bits_store_data_bypass_d, + output io_lsu_pkt_r_bits_load_ldst_bypass_d, + output io_lsu_pkt_r_bits_store_data_bypass_m, + input io_scan_mode +); +`ifdef RANDOMIZE_REG_INIT + reg [31:0] _RAND_0; + reg [31:0] _RAND_1; + reg [31:0] _RAND_2; + reg [31:0] _RAND_3; + reg [31:0] _RAND_4; + reg [31:0] _RAND_5; + reg [31:0] _RAND_6; + reg [31:0] _RAND_7; + reg [31:0] _RAND_8; + reg [31:0] _RAND_9; + reg [31:0] _RAND_10; + reg [31:0] _RAND_11; + reg [31:0] _RAND_12; + reg [31:0] _RAND_13; + reg [31:0] _RAND_14; + reg [31:0] _RAND_15; + reg [31:0] _RAND_16; + reg [31:0] _RAND_17; + reg [31:0] _RAND_18; + reg [31:0] _RAND_19; + reg [31:0] _RAND_20; + reg [31:0] _RAND_21; + reg [31:0] _RAND_22; + reg [31:0] _RAND_23; + reg [31:0] _RAND_24; + reg [31:0] _RAND_25; + reg [31:0] _RAND_26; + reg [31:0] _RAND_27; + reg [31:0] _RAND_28; + reg [31:0] _RAND_29; + reg [31:0] _RAND_30; + reg [31:0] _RAND_31; + reg [31:0] _RAND_32; + reg [31:0] _RAND_33; + reg [31:0] _RAND_34; + reg [31:0] _RAND_35; + reg [31:0] _RAND_36; + reg [31:0] _RAND_37; + reg [31:0] _RAND_38; + reg [31:0] _RAND_39; + reg [31:0] _RAND_40; + reg [31:0] _RAND_41; + reg [31:0] _RAND_42; + reg [31:0] _RAND_43; + reg [31:0] _RAND_44; + reg [31:0] _RAND_45; + reg [31:0] _RAND_46; + reg [31:0] _RAND_47; + reg [31:0] _RAND_48; + reg [31:0] _RAND_49; + reg [31:0] _RAND_50; + reg [31:0] _RAND_51; +`endif // RANDOMIZE_REG_INIT + wire addrcheck_reset; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_lsu_c2_m_clk; // @[lsu_lsc_ctl.scala 118:25] + wire [31:0] addrcheck_io_start_addr_d; // @[lsu_lsc_ctl.scala 118:25] + wire [31:0] addrcheck_io_end_addr_d; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_lsu_pkt_d_valid; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_lsu_pkt_d_bits_fast_int; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_lsu_pkt_d_bits_by; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_lsu_pkt_d_bits_half; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_lsu_pkt_d_bits_word; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_lsu_pkt_d_bits_load; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_lsu_pkt_d_bits_store; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_lsu_pkt_d_bits_dma; // @[lsu_lsc_ctl.scala 118:25] + wire [31:0] addrcheck_io_dec_tlu_mrac_ff; // @[lsu_lsc_ctl.scala 118:25] + wire [3:0] addrcheck_io_rs1_region_d; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_is_sideeffects_m; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_addr_in_dccm_d; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_addr_in_pic_d; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_addr_external_d; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_access_fault_d; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_misaligned_fault_d; // @[lsu_lsc_ctl.scala 118:25] + wire [3:0] addrcheck_io_exc_mscause_d; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_fir_dccm_access_error_d; // @[lsu_lsc_ctl.scala 118:25] + wire addrcheck_io_fir_nondccm_access_error_d; // @[lsu_lsc_ctl.scala 118:25] + wire rvclkhdr_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_io_en; // @[lib.scala 390:23] + wire rvclkhdr_1_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_1_io_en; // @[lib.scala 390:23] + wire rvclkhdr_2_io_clk; // @[lib.scala 390:23] + wire rvclkhdr_2_io_en; // @[lib.scala 390:23] + wire [31:0] lsu_rs1_d = io_dec_lsu_valid_raw_d ? io_lsu_exu_exu_lsu_rs1_d : io_dma_lsc_ctl_dma_mem_addr; // @[lsu_lsc_ctl.scala 100:28] + wire [11:0] _T_4 = io_dec_lsu_valid_raw_d ? 12'hfff : 12'h0; // @[Bitwise.scala 72:12] + wire [11:0] lsu_offset_d = io_dec_lsu_offset_d & _T_4; // @[lsu_lsc_ctl.scala 101:51] + wire [31:0] rs1_d = io_lsu_pkt_d_bits_load_ldst_bypass_d ? io_lsu_result_m : lsu_rs1_d; // @[lsu_lsc_ctl.scala 104:28] + wire [12:0] _T_7 = {1'h0,rs1_d[11:0]}; // @[Cat.scala 29:58] + wire [12:0] _T_9 = {1'h0,lsu_offset_d}; // @[Cat.scala 29:58] + wire [12:0] _T_11 = _T_7 + _T_9; // @[lib.scala 92:39] + wire _T_14 = lsu_offset_d[11] ^ _T_11[12]; // @[lib.scala 93:46] + wire _T_15 = ~_T_14; // @[lib.scala 93:33] + wire [19:0] _T_17 = _T_15 ? 20'hfffff : 20'h0; // @[Bitwise.scala 72:12] + wire [19:0] _T_19 = _T_17 & rs1_d[31:12]; // @[lib.scala 93:58] + wire _T_21 = ~lsu_offset_d[11]; // @[lib.scala 94:18] + wire _T_23 = _T_21 & _T_11[12]; // @[lib.scala 94:30] + wire [19:0] _T_25 = _T_23 ? 20'hfffff : 20'h0; // @[Bitwise.scala 72:12] + wire [19:0] _T_28 = rs1_d[31:12] + 20'h1; // @[lib.scala 94:54] + wire [19:0] _T_29 = _T_25 & _T_28; // @[lib.scala 94:41] + wire [19:0] _T_30 = _T_19 | _T_29; // @[lib.scala 93:72] + wire _T_33 = ~_T_11[12]; // @[lib.scala 95:31] + wire _T_34 = lsu_offset_d[11] & _T_33; // @[lib.scala 95:29] + wire [19:0] _T_36 = _T_34 ? 20'hfffff : 20'h0; // @[Bitwise.scala 72:12] + wire [19:0] _T_39 = rs1_d[31:12] - 20'h1; // @[lib.scala 95:54] + wire [19:0] _T_40 = _T_36 & _T_39; // @[lib.scala 95:41] + wire [19:0] _T_41 = _T_30 | _T_40; // @[lib.scala 94:61] + wire [2:0] _T_44 = io_lsu_pkt_d_bits_half ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] + wire [2:0] _T_45 = _T_44 & 3'h1; // @[lsu_lsc_ctl.scala 109:58] + wire [2:0] _T_47 = io_lsu_pkt_d_bits_word ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] + wire [2:0] _T_48 = _T_47 & 3'h3; // @[lsu_lsc_ctl.scala 110:40] + wire [2:0] _T_49 = _T_45 | _T_48; // @[lsu_lsc_ctl.scala 109:70] + wire [2:0] _T_51 = io_lsu_pkt_d_bits_dword ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] + wire [2:0] addr_offset_d = _T_49 | _T_51; // @[lsu_lsc_ctl.scala 110:52] + wire [12:0] _T_55 = {lsu_offset_d[11],lsu_offset_d}; // @[Cat.scala 29:58] + wire [11:0] _T_58 = {9'h0,addr_offset_d}; // @[Cat.scala 29:58] + wire [12:0] _GEN_3 = {{1'd0}, _T_58}; // @[lsu_lsc_ctl.scala 113:60] + wire [12:0] end_addr_offset_d = _T_55 + _GEN_3; // @[lsu_lsc_ctl.scala 113:60] + wire [18:0] _T_63 = end_addr_offset_d[12] ? 19'h7ffff : 19'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_65 = {_T_63,end_addr_offset_d}; // @[Cat.scala 29:58] + reg access_fault_m; // @[lsu_lsc_ctl.scala 149:75] + reg misaligned_fault_m; // @[lsu_lsc_ctl.scala 150:75] + reg [3:0] exc_mscause_m; // @[lsu_lsc_ctl.scala 151:75] + reg fir_dccm_access_error_m; // @[lsu_lsc_ctl.scala 152:75] + reg fir_nondccm_access_error_m; // @[lsu_lsc_ctl.scala 153:75] + wire _T_71 = ~io_lsu_double_ecc_error_r; // @[lsu_lsc_ctl.scala 156:64] + wire _T_72 = io_lsu_single_ecc_error_r & _T_71; // @[lsu_lsc_ctl.scala 156:62] + wire _T_73 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[lsu_lsc_ctl.scala 156:111] + wire _T_74 = _T_72 & _T_73; // @[lsu_lsc_ctl.scala 156:92] + reg access_fault_r; // @[lsu_lsc_ctl.scala 168:71] + reg misaligned_fault_r; // @[lsu_lsc_ctl.scala 172:71] + wire _T_76 = access_fault_r | misaligned_fault_r; // @[lsu_lsc_ctl.scala 160:49] + wire _T_77 = _T_76 | io_lsu_double_ecc_error_r; // @[lsu_lsc_ctl.scala 160:70] + wire _T_78 = _T_77 & io_lsu_pkt_r_valid; // @[lsu_lsc_ctl.scala 160:99] + wire _T_79 = ~io_lsu_pkt_r_bits_dma; // @[lsu_lsc_ctl.scala 160:122] + wire _T_80 = _T_78 & _T_79; // @[lsu_lsc_ctl.scala 160:120] + wire _T_81 = ~io_lsu_pkt_r_bits_fast_int; // @[lsu_lsc_ctl.scala 160:147] + wire _T_83 = ~io_lsu_error_pkt_r_valid; // @[lsu_lsc_ctl.scala 161:77] + wire _T_84 = io_lsu_single_ecc_error_r & _T_83; // @[lsu_lsc_ctl.scala 161:75] + wire _T_87 = ~misaligned_fault_r; // @[lsu_lsc_ctl.scala 163:42] + wire _T_89 = io_lsu_double_ecc_error_r & _T_87; // @[lsu_lsc_ctl.scala 164:73] + wire _T_90 = ~access_fault_r; // @[lsu_lsc_ctl.scala 164:97] + wire _T_91 = _T_89 & _T_90; // @[lsu_lsc_ctl.scala 164:95] + reg [3:0] exc_mscause_r; // @[lsu_lsc_ctl.scala 169:71] + reg fir_nondccm_access_error_r; // @[lsu_lsc_ctl.scala 171:71] + reg fir_dccm_access_error_r; // @[lsu_lsc_ctl.scala 170:71] + wire _T_98 = io_lsu_pkt_r_bits_fast_int & io_lsu_double_ecc_error_r; // @[lsu_lsc_ctl.scala 166:162] + wire [1:0] _T_100 = _T_98 ? 2'h1 : 2'h0; // @[lsu_lsc_ctl.scala 166:133] + wire [1:0] _T_101 = fir_dccm_access_error_r ? 2'h2 : _T_100; // @[lsu_lsc_ctl.scala 166:88] + wire dma_pkt_d_bits_load = ~io_dma_lsc_ctl_dma_mem_write; // @[lsu_lsc_ctl.scala 196:30] + wire dma_pkt_d_bits_by = io_dma_lsc_ctl_dma_mem_sz == 3'h0; // @[lsu_lsc_ctl.scala 197:62] + wire dma_pkt_d_bits_half = io_dma_lsc_ctl_dma_mem_sz == 3'h1; // @[lsu_lsc_ctl.scala 198:62] + wire dma_pkt_d_bits_word = io_dma_lsc_ctl_dma_mem_sz == 3'h2; // @[lsu_lsc_ctl.scala 199:62] + wire dma_pkt_d_bits_dword = io_dma_lsc_ctl_dma_mem_sz == 3'h3; // @[lsu_lsc_ctl.scala 200:62] + wire _T_119 = ~io_lsu_p_bits_fast_int; // @[lsu_lsc_ctl.scala 213:64] + wire _T_120 = io_flush_m_up & _T_119; // @[lsu_lsc_ctl.scala 213:61] + wire _T_121 = ~_T_120; // @[lsu_lsc_ctl.scala 213:45] + wire _T_122 = io_lsu_p_valid & _T_121; // @[lsu_lsc_ctl.scala 213:43] + wire _T_124 = ~io_lsu_pkt_d_bits_dma; // @[lsu_lsc_ctl.scala 214:68] + wire _T_125 = io_flush_m_up & _T_124; // @[lsu_lsc_ctl.scala 214:65] + wire _T_126 = ~_T_125; // @[lsu_lsc_ctl.scala 214:49] + wire _T_128 = ~io_lsu_pkt_m_bits_dma; // @[lsu_lsc_ctl.scala 215:68] + wire _T_129 = io_flush_m_up & _T_128; // @[lsu_lsc_ctl.scala 215:65] + wire _T_130 = ~_T_129; // @[lsu_lsc_ctl.scala 215:49] + reg _T_133_bits_fast_int; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_stack; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_by; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_half; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_word; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_dword; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_load; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_store; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_unsign; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_dma; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_store_data_bypass_d; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_load_ldst_bypass_d; // @[lsu_lsc_ctl.scala 217:65] + reg _T_133_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 217:65] + reg _T_135_bits_fast_int; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_stack; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_by; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_half; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_word; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_dword; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_load; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_store; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_unsign; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_dma; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_store_data_bypass_d; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_load_ldst_bypass_d; // @[lsu_lsc_ctl.scala 218:65] + reg _T_135_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 218:65] + reg _T_136; // @[lsu_lsc_ctl.scala 219:65] + reg _T_137; // @[lsu_lsc_ctl.scala 220:65] + wire [5:0] _T_140 = {io_dma_lsc_ctl_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] + wire [63:0] dma_mem_wdata_shifted = io_dma_lsc_ctl_dma_mem_wdata >> _T_140; // @[lsu_lsc_ctl.scala 222:66] + reg [31:0] store_data_pre_m; // @[lsu_lsc_ctl.scala 226:72] + reg [31:0] _T_147; // @[lsu_lsc_ctl.scala 227:62] + reg [31:0] _T_148; // @[lsu_lsc_ctl.scala 228:62] + reg [28:0] end_addr_pre_m; // @[Reg.scala 27:20] + wire [28:0] _T_151 = io_ldst_dual_m ? end_addr_pre_m : io_lsu_addr_m[31:3]; // @[lsu_lsc_ctl.scala 229:27] + reg [2:0] _T_153; // @[lsu_lsc_ctl.scala 229:114] + reg [28:0] end_addr_pre_r; // @[Reg.scala 27:20] + wire [28:0] _T_157 = io_ldst_dual_r ? end_addr_pre_r : io_lsu_addr_r[31:3]; // @[lsu_lsc_ctl.scala 230:27] + reg [2:0] _T_159; // @[lsu_lsc_ctl.scala 230:114] + wire _T_162 = io_lsu_pkt_d_valid & io_ldst_dual_d; // @[lsu_lsc_ctl.scala 231:69] + wire _T_163 = _T_162 | io_clk_override; // @[lsu_lsc_ctl.scala 231:87] + wire _T_168 = io_lsu_pkt_m_valid & io_ldst_dual_m; // @[lsu_lsc_ctl.scala 232:69] + wire _T_169 = _T_168 | io_clk_override; // @[lsu_lsc_ctl.scala 232:87] + reg _T_173; // @[lsu_lsc_ctl.scala 233:62] + reg _T_174; // @[lsu_lsc_ctl.scala 234:62] + reg _T_175; // @[lsu_lsc_ctl.scala 235:62] + reg _T_176; // @[lsu_lsc_ctl.scala 236:62] + reg _T_177; // @[lsu_lsc_ctl.scala 237:62] + reg addr_external_r; // @[lsu_lsc_ctl.scala 238:66] + wire _T_178 = io_addr_external_m | io_clk_override; // @[lsu_lsc_ctl.scala 239:77] + reg [31:0] bus_read_data_r; // @[Reg.scala 27:20] + wire _T_181 = io_lsu_pkt_r_bits_store | io_lsu_pkt_r_bits_load; // @[lsu_lsc_ctl.scala 246:68] + wire _T_182 = io_lsu_pkt_r_valid & _T_181; // @[lsu_lsc_ctl.scala 246:41] + wire _T_183 = ~io_flush_r; // @[lsu_lsc_ctl.scala 246:96] + wire _T_184 = _T_182 & _T_183; // @[lsu_lsc_ctl.scala 246:94] + wire _T_188 = ~io_addr_in_pic_m; // @[lsu_lsc_ctl.scala 247:69] + wire [31:0] _T_190 = _T_188 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_191 = io_picm_mask_data_m | _T_190; // @[lsu_lsc_ctl.scala 247:59] + wire [31:0] _T_193 = io_lsu_pkt_m_bits_store_data_bypass_m ? io_lsu_result_m : store_data_pre_m; // @[lsu_lsc_ctl.scala 247:94] + wire [31:0] lsu_ld_datafn_r = addr_external_r ? bus_read_data_r : io_lsu_ld_data_r; // @[lsu_lsc_ctl.scala 251:33] + wire [31:0] lsu_ld_datafn_corr_r = addr_external_r ? bus_read_data_r : io_lsu_ld_data_corr_r; // @[lsu_lsc_ctl.scala 252:33] + wire _T_199 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 254:66] + wire [31:0] _T_201 = _T_199 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_203 = {24'h0,lsu_ld_datafn_r[7:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_204 = _T_201 & _T_203; // @[lsu_lsc_ctl.scala 254:94] + wire _T_205 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 255:43] + wire [31:0] _T_207 = _T_205 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_209 = {16'h0,lsu_ld_datafn_r[15:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_210 = _T_207 & _T_209; // @[lsu_lsc_ctl.scala 255:71] + wire [31:0] _T_211 = _T_204 | _T_210; // @[lsu_lsc_ctl.scala 254:133] + wire _T_212 = ~io_lsu_pkt_r_bits_unsign; // @[lsu_lsc_ctl.scala 256:17] + wire _T_213 = _T_212 & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 256:43] + wire [31:0] _T_215 = _T_213 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [23:0] _T_218 = lsu_ld_datafn_r[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_220 = {_T_218,lsu_ld_datafn_r[7:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_221 = _T_215 & _T_220; // @[lsu_lsc_ctl.scala 256:71] + wire [31:0] _T_222 = _T_211 | _T_221; // @[lsu_lsc_ctl.scala 255:114] + wire _T_224 = _T_212 & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 257:43] + wire [31:0] _T_226 = _T_224 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [15:0] _T_229 = lsu_ld_datafn_r[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_231 = {_T_229,lsu_ld_datafn_r[15:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_232 = _T_226 & _T_231; // @[lsu_lsc_ctl.scala 257:71] + wire [31:0] _T_233 = _T_222 | _T_232; // @[lsu_lsc_ctl.scala 256:134] + wire [31:0] _T_235 = io_lsu_pkt_r_bits_word ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_237 = _T_235 & lsu_ld_datafn_r; // @[lsu_lsc_ctl.scala 258:43] + wire [31:0] _T_243 = {24'h0,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_244 = _T_201 & _T_243; // @[lsu_lsc_ctl.scala 260:94] + wire [31:0] _T_249 = {16'h0,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_250 = _T_207 & _T_249; // @[lsu_lsc_ctl.scala 261:71] + wire [31:0] _T_251 = _T_244 | _T_250; // @[lsu_lsc_ctl.scala 260:138] + wire [23:0] _T_258 = lsu_ld_datafn_corr_r[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_260 = {_T_258,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_261 = _T_215 & _T_260; // @[lsu_lsc_ctl.scala 262:71] + wire [31:0] _T_262 = _T_251 | _T_261; // @[lsu_lsc_ctl.scala 261:119] + wire [15:0] _T_269 = lsu_ld_datafn_corr_r[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_271 = {_T_269,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_272 = _T_226 & _T_271; // @[lsu_lsc_ctl.scala 263:71] + wire [31:0] _T_273 = _T_262 | _T_272; // @[lsu_lsc_ctl.scala 262:144] + wire [31:0] _T_277 = _T_235 & lsu_ld_datafn_corr_r; // @[lsu_lsc_ctl.scala 264:43] + lsu_addrcheck addrcheck ( // @[lsu_lsc_ctl.scala 118:25] + .reset(addrcheck_reset), + .io_lsu_c2_m_clk(addrcheck_io_lsu_c2_m_clk), + .io_start_addr_d(addrcheck_io_start_addr_d), + .io_end_addr_d(addrcheck_io_end_addr_d), + .io_lsu_pkt_d_valid(addrcheck_io_lsu_pkt_d_valid), + .io_lsu_pkt_d_bits_fast_int(addrcheck_io_lsu_pkt_d_bits_fast_int), + .io_lsu_pkt_d_bits_by(addrcheck_io_lsu_pkt_d_bits_by), + .io_lsu_pkt_d_bits_half(addrcheck_io_lsu_pkt_d_bits_half), + .io_lsu_pkt_d_bits_word(addrcheck_io_lsu_pkt_d_bits_word), + .io_lsu_pkt_d_bits_load(addrcheck_io_lsu_pkt_d_bits_load), + .io_lsu_pkt_d_bits_store(addrcheck_io_lsu_pkt_d_bits_store), + .io_lsu_pkt_d_bits_dma(addrcheck_io_lsu_pkt_d_bits_dma), + .io_dec_tlu_mrac_ff(addrcheck_io_dec_tlu_mrac_ff), + .io_rs1_region_d(addrcheck_io_rs1_region_d), + .io_is_sideeffects_m(addrcheck_io_is_sideeffects_m), + .io_addr_in_dccm_d(addrcheck_io_addr_in_dccm_d), + .io_addr_in_pic_d(addrcheck_io_addr_in_pic_d), + .io_addr_external_d(addrcheck_io_addr_external_d), + .io_access_fault_d(addrcheck_io_access_fault_d), + .io_misaligned_fault_d(addrcheck_io_misaligned_fault_d), + .io_exc_mscause_d(addrcheck_io_exc_mscause_d), + .io_fir_dccm_access_error_d(addrcheck_io_fir_dccm_access_error_d), + .io_fir_nondccm_access_error_d(addrcheck_io_fir_nondccm_access_error_d) + ); + rvclkhdr rvclkhdr ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_io_clk), + .io_en(rvclkhdr_io_en) + ); + rvclkhdr rvclkhdr_1 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_1_io_clk), + .io_en(rvclkhdr_1_io_en) + ); + rvclkhdr rvclkhdr_2 ( // @[lib.scala 390:23] + .io_clk(rvclkhdr_2_io_clk), + .io_en(rvclkhdr_2_io_en) + ); + assign io_lsu_result_m = _T_233 | _T_237; // @[lsu_lsc_ctl.scala 254:27] + assign io_lsu_result_corr_r = _T_273 | _T_277; // @[lsu_lsc_ctl.scala 260:27] + assign io_lsu_addr_d = {_T_41,_T_11[11:0]}; // @[lsu_lsc_ctl.scala 244:28] + assign io_lsu_addr_m = _T_147; // @[lsu_lsc_ctl.scala 227:24] + assign io_lsu_addr_r = _T_148; // @[lsu_lsc_ctl.scala 228:24] + assign io_end_addr_d = rs1_d + _T_65; // @[lsu_lsc_ctl.scala 115:24] + assign io_end_addr_m = {_T_151,_T_153}; // @[lsu_lsc_ctl.scala 229:17] + assign io_end_addr_r = {_T_157,_T_159}; // @[lsu_lsc_ctl.scala 230:17] + assign io_store_data_m = _T_191 & _T_193; // @[lsu_lsc_ctl.scala 247:29] + assign io_lsu_exc_m = access_fault_m | misaligned_fault_m; // @[lsu_lsc_ctl.scala 155:16] + assign io_is_sideeffects_m = addrcheck_io_is_sideeffects_m; // @[lsu_lsc_ctl.scala 128:42] + assign io_lsu_commit_r = _T_184 & _T_79; // @[lsu_lsc_ctl.scala 246:19] + assign io_lsu_single_ecc_error_incr = _T_74 & io_lsu_pkt_r_valid; // @[lsu_lsc_ctl.scala 156:32] + assign io_lsu_error_pkt_r_valid = _T_80 & _T_81; // @[lsu_lsc_ctl.scala 160:30] + assign io_lsu_error_pkt_r_bits_single_ecc_error = _T_84 & _T_79; // @[lsu_lsc_ctl.scala 161:46] + assign io_lsu_error_pkt_r_bits_inst_type = io_lsu_pkt_r_bits_store; // @[lsu_lsc_ctl.scala 162:39] + assign io_lsu_error_pkt_r_bits_exc_type = ~misaligned_fault_r; // @[lsu_lsc_ctl.scala 163:39] + assign io_lsu_error_pkt_r_bits_mscause = _T_91 ? 4'h1 : exc_mscause_r; // @[lsu_lsc_ctl.scala 164:39] + assign io_lsu_error_pkt_r_bits_addr = io_lsu_addr_r; // @[lsu_lsc_ctl.scala 165:39] + assign io_lsu_fir_addr = io_lsu_ld_data_corr_r[31:1]; // @[lsu_lsc_ctl.scala 242:28] + assign io_lsu_fir_error = fir_nondccm_access_error_r ? 2'h3 : _T_101; // @[lsu_lsc_ctl.scala 166:34] + assign io_addr_in_dccm_d = addrcheck_io_addr_in_dccm_d; // @[lsu_lsc_ctl.scala 129:42] + assign io_addr_in_dccm_m = _T_173; // @[lsu_lsc_ctl.scala 233:24] + assign io_addr_in_dccm_r = _T_174; // @[lsu_lsc_ctl.scala 234:24] + assign io_addr_in_pic_d = addrcheck_io_addr_in_pic_d; // @[lsu_lsc_ctl.scala 130:42] + assign io_addr_in_pic_m = _T_175; // @[lsu_lsc_ctl.scala 235:24] + assign io_addr_in_pic_r = _T_176; // @[lsu_lsc_ctl.scala 236:24] + assign io_addr_external_m = _T_177; // @[lsu_lsc_ctl.scala 237:24] + assign io_lsu_pkt_d_valid = _T_122 | io_dma_lsc_ctl_dma_dccm_req; // @[lsu_lsc_ctl.scala 209:20 lsu_lsc_ctl.scala 213:24] + assign io_lsu_pkt_d_bits_fast_int = io_dec_lsu_valid_raw_d & io_lsu_p_bits_fast_int; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_stack = io_dec_lsu_valid_raw_d & io_lsu_p_bits_stack; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_by = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_by : dma_pkt_d_bits_by; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_half = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_half : dma_pkt_d_bits_half; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_word = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_word : dma_pkt_d_bits_word; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_dword = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_dword : dma_pkt_d_bits_dword; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_load = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_load : dma_pkt_d_bits_load; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_store = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_store : io_dma_lsc_ctl_dma_mem_write; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_unsign = io_dec_lsu_valid_raw_d & io_lsu_p_bits_unsign; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_dma = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_dma : 1'h1; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_store_data_bypass_d = io_dec_lsu_valid_raw_d & io_lsu_p_bits_store_data_bypass_d; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_load_ldst_bypass_d = io_dec_lsu_valid_raw_d & io_lsu_p_bits_load_ldst_bypass_d; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_d_bits_store_data_bypass_m = io_dec_lsu_valid_raw_d & io_lsu_p_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 209:20] + assign io_lsu_pkt_m_valid = _T_136; // @[lsu_lsc_ctl.scala 217:28 lsu_lsc_ctl.scala 219:28] + assign io_lsu_pkt_m_bits_fast_int = _T_133_bits_fast_int; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_stack = _T_133_bits_stack; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_by = _T_133_bits_by; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_half = _T_133_bits_half; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_word = _T_133_bits_word; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_dword = _T_133_bits_dword; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_load = _T_133_bits_load; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_store = _T_133_bits_store; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_unsign = _T_133_bits_unsign; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_dma = _T_133_bits_dma; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_store_data_bypass_d = _T_133_bits_store_data_bypass_d; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_load_ldst_bypass_d = _T_133_bits_load_ldst_bypass_d; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_m_bits_store_data_bypass_m = _T_133_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 217:28] + assign io_lsu_pkt_r_valid = _T_137; // @[lsu_lsc_ctl.scala 218:28 lsu_lsc_ctl.scala 220:28] + assign io_lsu_pkt_r_bits_fast_int = _T_135_bits_fast_int; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_stack = _T_135_bits_stack; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_by = _T_135_bits_by; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_half = _T_135_bits_half; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_word = _T_135_bits_word; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_dword = _T_135_bits_dword; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_load = _T_135_bits_load; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_store = _T_135_bits_store; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_unsign = _T_135_bits_unsign; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_dma = _T_135_bits_dma; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_store_data_bypass_d = _T_135_bits_store_data_bypass_d; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_load_ldst_bypass_d = _T_135_bits_load_ldst_bypass_d; // @[lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_bits_store_data_bypass_m = _T_135_bits_store_data_bypass_m; // @[lsu_lsc_ctl.scala 218:28] + assign addrcheck_reset = reset; + assign addrcheck_io_lsu_c2_m_clk = io_lsu_c2_m_clk; // @[lsu_lsc_ctl.scala 120:42] + assign addrcheck_io_start_addr_d = {_T_41,_T_11[11:0]}; // @[lsu_lsc_ctl.scala 122:42] + assign addrcheck_io_end_addr_d = rs1_d + _T_65; // @[lsu_lsc_ctl.scala 123:42] + assign addrcheck_io_lsu_pkt_d_valid = io_lsu_pkt_d_valid; // @[lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_lsu_pkt_d_bits_fast_int = io_lsu_pkt_d_bits_fast_int; // @[lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_lsu_pkt_d_bits_by = io_lsu_pkt_d_bits_by; // @[lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_lsu_pkt_d_bits_half = io_lsu_pkt_d_bits_half; // @[lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_lsu_pkt_d_bits_word = io_lsu_pkt_d_bits_word; // @[lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_lsu_pkt_d_bits_load = io_lsu_pkt_d_bits_load; // @[lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_lsu_pkt_d_bits_store = io_lsu_pkt_d_bits_store; // @[lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_lsu_pkt_d_bits_dma = io_lsu_pkt_d_bits_dma; // @[lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[lsu_lsc_ctl.scala 125:42] + assign addrcheck_io_rs1_region_d = rs1_d[31:28]; // @[lsu_lsc_ctl.scala 126:42] + assign rvclkhdr_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_io_en = _T_162 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_1_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_1_io_en = _T_168 | io_clk_override; // @[lib.scala 393:17] + assign rvclkhdr_2_io_clk = clock; // @[lib.scala 392:18] + assign rvclkhdr_2_io_en = io_addr_external_m | io_clk_override; // @[lib.scala 393:17] +`ifdef RANDOMIZE_GARBAGE_ASSIGN +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_INVALID_ASSIGN +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_REG_INIT +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_MEM_INIT +`define RANDOMIZE +`endif +`ifndef RANDOM +`define RANDOM $random +`endif +`ifdef RANDOMIZE_MEM_INIT + integer initvar; +`endif +`ifndef SYNTHESIS +`ifdef FIRRTL_BEFORE_INITIAL +`FIRRTL_BEFORE_INITIAL +`endif +initial begin + `ifdef RANDOMIZE + `ifdef INIT_RANDOM + `INIT_RANDOM + `endif + `ifndef VERILATOR + `ifdef RANDOMIZE_DELAY + #`RANDOMIZE_DELAY begin end + `else + #0.002 begin end + `endif + `endif +`ifdef RANDOMIZE_REG_INIT + _RAND_0 = {1{`RANDOM}}; + access_fault_m = _RAND_0[0:0]; + _RAND_1 = {1{`RANDOM}}; + misaligned_fault_m = _RAND_1[0:0]; + _RAND_2 = {1{`RANDOM}}; + exc_mscause_m = _RAND_2[3:0]; + _RAND_3 = {1{`RANDOM}}; + fir_dccm_access_error_m = _RAND_3[0:0]; + _RAND_4 = {1{`RANDOM}}; + fir_nondccm_access_error_m = _RAND_4[0:0]; + _RAND_5 = {1{`RANDOM}}; + access_fault_r = _RAND_5[0:0]; + _RAND_6 = {1{`RANDOM}}; + misaligned_fault_r = _RAND_6[0:0]; + _RAND_7 = {1{`RANDOM}}; + exc_mscause_r = _RAND_7[3:0]; + _RAND_8 = {1{`RANDOM}}; + fir_nondccm_access_error_r = _RAND_8[0:0]; + _RAND_9 = {1{`RANDOM}}; + fir_dccm_access_error_r = _RAND_9[0:0]; + _RAND_10 = {1{`RANDOM}}; + _T_133_bits_fast_int = _RAND_10[0:0]; + _RAND_11 = {1{`RANDOM}}; + _T_133_bits_stack = _RAND_11[0:0]; + _RAND_12 = {1{`RANDOM}}; + _T_133_bits_by = _RAND_12[0:0]; + _RAND_13 = {1{`RANDOM}}; + _T_133_bits_half = _RAND_13[0:0]; + _RAND_14 = {1{`RANDOM}}; + _T_133_bits_word = _RAND_14[0:0]; + _RAND_15 = {1{`RANDOM}}; + _T_133_bits_dword = _RAND_15[0:0]; + _RAND_16 = {1{`RANDOM}}; + _T_133_bits_load = _RAND_16[0:0]; + _RAND_17 = {1{`RANDOM}}; + _T_133_bits_store = _RAND_17[0:0]; + _RAND_18 = {1{`RANDOM}}; + _T_133_bits_unsign = _RAND_18[0:0]; + _RAND_19 = {1{`RANDOM}}; + _T_133_bits_dma = _RAND_19[0:0]; + _RAND_20 = {1{`RANDOM}}; + _T_133_bits_store_data_bypass_d = _RAND_20[0:0]; + _RAND_21 = {1{`RANDOM}}; + _T_133_bits_load_ldst_bypass_d = _RAND_21[0:0]; + _RAND_22 = {1{`RANDOM}}; + _T_133_bits_store_data_bypass_m = _RAND_22[0:0]; + _RAND_23 = {1{`RANDOM}}; + _T_135_bits_fast_int = _RAND_23[0:0]; + _RAND_24 = {1{`RANDOM}}; + _T_135_bits_stack = _RAND_24[0:0]; + _RAND_25 = {1{`RANDOM}}; + _T_135_bits_by = _RAND_25[0:0]; + _RAND_26 = {1{`RANDOM}}; + _T_135_bits_half = _RAND_26[0:0]; + _RAND_27 = {1{`RANDOM}}; + _T_135_bits_word = _RAND_27[0:0]; + _RAND_28 = {1{`RANDOM}}; + _T_135_bits_dword = _RAND_28[0:0]; + _RAND_29 = {1{`RANDOM}}; + _T_135_bits_load = _RAND_29[0:0]; + _RAND_30 = {1{`RANDOM}}; + _T_135_bits_store = _RAND_30[0:0]; + _RAND_31 = {1{`RANDOM}}; + _T_135_bits_unsign = _RAND_31[0:0]; + _RAND_32 = {1{`RANDOM}}; + _T_135_bits_dma = _RAND_32[0:0]; + _RAND_33 = {1{`RANDOM}}; + _T_135_bits_store_data_bypass_d = _RAND_33[0:0]; + _RAND_34 = {1{`RANDOM}}; + _T_135_bits_load_ldst_bypass_d = _RAND_34[0:0]; + _RAND_35 = {1{`RANDOM}}; + _T_135_bits_store_data_bypass_m = _RAND_35[0:0]; + _RAND_36 = {1{`RANDOM}}; + _T_136 = _RAND_36[0:0]; + _RAND_37 = {1{`RANDOM}}; + _T_137 = _RAND_37[0:0]; + _RAND_38 = {1{`RANDOM}}; + store_data_pre_m = _RAND_38[31:0]; + _RAND_39 = {1{`RANDOM}}; + _T_147 = _RAND_39[31:0]; + _RAND_40 = {1{`RANDOM}}; + _T_148 = _RAND_40[31:0]; + _RAND_41 = {1{`RANDOM}}; + end_addr_pre_m = _RAND_41[28:0]; + _RAND_42 = {1{`RANDOM}}; + _T_153 = _RAND_42[2:0]; + _RAND_43 = {1{`RANDOM}}; + end_addr_pre_r = _RAND_43[28:0]; + _RAND_44 = {1{`RANDOM}}; + _T_159 = _RAND_44[2:0]; + _RAND_45 = {1{`RANDOM}}; + _T_173 = _RAND_45[0:0]; + _RAND_46 = {1{`RANDOM}}; + _T_174 = _RAND_46[0:0]; + _RAND_47 = {1{`RANDOM}}; + _T_175 = _RAND_47[0:0]; + _RAND_48 = {1{`RANDOM}}; + _T_176 = _RAND_48[0:0]; + _RAND_49 = {1{`RANDOM}}; + _T_177 = _RAND_49[0:0]; + _RAND_50 = {1{`RANDOM}}; + addr_external_r = _RAND_50[0:0]; + _RAND_51 = {1{`RANDOM}}; + bus_read_data_r = _RAND_51[31:0]; +`endif // RANDOMIZE_REG_INIT + if (reset) begin + access_fault_m = 1'h0; + end + if (reset) begin + misaligned_fault_m = 1'h0; + end + if (reset) begin + exc_mscause_m = 4'h0; + end + if (reset) begin + fir_dccm_access_error_m = 1'h0; + end + if (reset) begin + fir_nondccm_access_error_m = 1'h0; + end + if (reset) begin + access_fault_r = 1'h0; + end + if (reset) begin + misaligned_fault_r = 1'h0; + end + if (reset) begin + exc_mscause_r = 4'h0; + end + if (reset) begin + fir_nondccm_access_error_r = 1'h0; + end + if (reset) begin + fir_dccm_access_error_r = 1'h0; + end + if (reset) begin + _T_133_bits_fast_int = 1'h0; + end + if (reset) begin + _T_133_bits_stack = 1'h0; + end + if (reset) begin + _T_133_bits_by = 1'h0; + end + if (reset) begin + _T_133_bits_half = 1'h0; + end + if (reset) begin + _T_133_bits_word = 1'h0; + end + if (reset) begin + _T_133_bits_dword = 1'h0; + end + if (reset) begin + _T_133_bits_load = 1'h0; + end + if (reset) begin + _T_133_bits_store = 1'h0; + end + if (reset) begin + _T_133_bits_unsign = 1'h0; + end + if (reset) begin + _T_133_bits_dma = 1'h0; + end + if (reset) begin + _T_133_bits_store_data_bypass_d = 1'h0; + end + if (reset) begin + _T_133_bits_load_ldst_bypass_d = 1'h0; + end + if (reset) begin + _T_133_bits_store_data_bypass_m = 1'h0; + end + if (reset) begin + _T_135_bits_fast_int = 1'h0; + end + if (reset) begin + _T_135_bits_stack = 1'h0; + end + if (reset) begin + _T_135_bits_by = 1'h0; + end + if (reset) begin + _T_135_bits_half = 1'h0; + end + if (reset) begin + _T_135_bits_word = 1'h0; + end + if (reset) begin + _T_135_bits_dword = 1'h0; + end + if (reset) begin + _T_135_bits_load = 1'h0; + end + if (reset) begin + _T_135_bits_store = 1'h0; + end + if (reset) begin + _T_135_bits_unsign = 1'h0; + end + if (reset) begin + _T_135_bits_dma = 1'h0; + end + if (reset) begin + _T_135_bits_store_data_bypass_d = 1'h0; + end + if (reset) begin + _T_135_bits_load_ldst_bypass_d = 1'h0; + end + if (reset) begin + _T_135_bits_store_data_bypass_m = 1'h0; + end + if (reset) begin + _T_136 = 1'h0; + end + if (reset) begin + _T_137 = 1'h0; + end + if (reset) begin + store_data_pre_m = 32'h0; + end + if (reset) begin + _T_147 = 32'h0; + end + if (reset) begin + _T_148 = 32'h0; + end + if (reset) begin + end_addr_pre_m = 29'h0; + end + if (reset) begin + _T_153 = 3'h0; + end + if (reset) begin + end_addr_pre_r = 29'h0; + end + if (reset) begin + _T_159 = 3'h0; + end + if (reset) begin + _T_173 = 1'h0; + end + if (reset) begin + _T_174 = 1'h0; + end + if (reset) begin + _T_175 = 1'h0; + end + if (reset) begin + _T_176 = 1'h0; + end + if (reset) begin + _T_177 = 1'h0; + end + if (reset) begin + addr_external_r = 1'h0; + end + if (reset) begin + bus_read_data_r = 32'h0; + end + `endif // RANDOMIZE +end // initial +`ifdef FIRRTL_AFTER_INITIAL +`FIRRTL_AFTER_INITIAL +`endif +`endif // SYNTHESIS + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + access_fault_m <= 1'h0; + end else begin + access_fault_m <= addrcheck_io_access_fault_d; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + misaligned_fault_m <= 1'h0; + end else begin + misaligned_fault_m <= addrcheck_io_misaligned_fault_d; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + exc_mscause_m <= 4'h0; + end else begin + exc_mscause_m <= addrcheck_io_exc_mscause_d; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + fir_dccm_access_error_m <= 1'h0; + end else begin + fir_dccm_access_error_m <= addrcheck_io_fir_dccm_access_error_d; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + fir_nondccm_access_error_m <= 1'h0; + end else begin + fir_nondccm_access_error_m <= addrcheck_io_fir_nondccm_access_error_d; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + access_fault_r <= 1'h0; + end else begin + access_fault_r <= access_fault_m; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + misaligned_fault_r <= 1'h0; + end else begin + misaligned_fault_r <= misaligned_fault_m; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + exc_mscause_r <= 4'h0; + end else begin + exc_mscause_r <= exc_mscause_m; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + fir_nondccm_access_error_r <= 1'h0; + end else begin + fir_nondccm_access_error_r <= fir_nondccm_access_error_m; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + fir_dccm_access_error_r <= 1'h0; + end else begin + fir_dccm_access_error_r <= fir_dccm_access_error_m; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_fast_int <= 1'h0; + end else begin + _T_133_bits_fast_int <= io_lsu_pkt_d_bits_fast_int; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_stack <= 1'h0; + end else begin + _T_133_bits_stack <= io_lsu_pkt_d_bits_stack; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_by <= 1'h0; + end else begin + _T_133_bits_by <= io_lsu_pkt_d_bits_by; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_half <= 1'h0; + end else begin + _T_133_bits_half <= io_lsu_pkt_d_bits_half; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_word <= 1'h0; + end else begin + _T_133_bits_word <= io_lsu_pkt_d_bits_word; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_dword <= 1'h0; + end else begin + _T_133_bits_dword <= io_lsu_pkt_d_bits_dword; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_load <= 1'h0; + end else begin + _T_133_bits_load <= io_lsu_pkt_d_bits_load; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_store <= 1'h0; + end else begin + _T_133_bits_store <= io_lsu_pkt_d_bits_store; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_unsign <= 1'h0; + end else begin + _T_133_bits_unsign <= io_lsu_pkt_d_bits_unsign; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_dma <= 1'h0; + end else begin + _T_133_bits_dma <= io_lsu_pkt_d_bits_dma; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_store_data_bypass_d <= 1'h0; + end else begin + _T_133_bits_store_data_bypass_d <= io_lsu_pkt_d_bits_store_data_bypass_d; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_load_ldst_bypass_d <= 1'h0; + end else begin + _T_133_bits_load_ldst_bypass_d <= io_lsu_pkt_d_bits_load_ldst_bypass_d; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_133_bits_store_data_bypass_m <= 1'h0; + end else begin + _T_133_bits_store_data_bypass_m <= io_lsu_pkt_d_bits_store_data_bypass_m; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_fast_int <= 1'h0; + end else begin + _T_135_bits_fast_int <= io_lsu_pkt_m_bits_fast_int; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_stack <= 1'h0; + end else begin + _T_135_bits_stack <= io_lsu_pkt_m_bits_stack; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_by <= 1'h0; + end else begin + _T_135_bits_by <= io_lsu_pkt_m_bits_by; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_half <= 1'h0; + end else begin + _T_135_bits_half <= io_lsu_pkt_m_bits_half; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_word <= 1'h0; + end else begin + _T_135_bits_word <= io_lsu_pkt_m_bits_word; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_dword <= 1'h0; + end else begin + _T_135_bits_dword <= io_lsu_pkt_m_bits_dword; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_load <= 1'h0; + end else begin + _T_135_bits_load <= io_lsu_pkt_m_bits_load; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_store <= 1'h0; + end else begin + _T_135_bits_store <= io_lsu_pkt_m_bits_store; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_unsign <= 1'h0; + end else begin + _T_135_bits_unsign <= io_lsu_pkt_m_bits_unsign; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_dma <= 1'h0; + end else begin + _T_135_bits_dma <= io_lsu_pkt_m_bits_dma; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_store_data_bypass_d <= 1'h0; + end else begin + _T_135_bits_store_data_bypass_d <= io_lsu_pkt_m_bits_store_data_bypass_d; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_load_ldst_bypass_d <= 1'h0; + end else begin + _T_135_bits_load_ldst_bypass_d <= io_lsu_pkt_m_bits_load_ldst_bypass_d; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_135_bits_store_data_bypass_m <= 1'h0; + end else begin + _T_135_bits_store_data_bypass_m <= io_lsu_pkt_m_bits_store_data_bypass_m; + end + end + always @(posedge io_lsu_c2_m_clk or posedge reset) begin + if (reset) begin + _T_136 <= 1'h0; + end else begin + _T_136 <= io_lsu_pkt_d_valid & _T_126; + end + end + always @(posedge io_lsu_c2_r_clk or posedge reset) begin + if (reset) begin + _T_137 <= 1'h0; + end else begin + _T_137 <= io_lsu_pkt_m_valid & _T_130; + end + end + always @(posedge io_lsu_store_c1_m_clk or posedge reset) begin + if (reset) begin + store_data_pre_m <= 32'h0; + end else if (io_lsu_pkt_d_bits_store_data_bypass_d) begin + store_data_pre_m <= io_lsu_result_m; + end else if (io_dma_lsc_ctl_dma_dccm_req) begin + store_data_pre_m <= dma_mem_wdata_shifted[31:0]; + end else begin + store_data_pre_m <= io_lsu_exu_exu_lsu_rs2_d; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_147 <= 32'h0; + end else begin + _T_147 <= io_lsu_addr_d; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_148 <= 32'h0; + end else begin + _T_148 <= io_lsu_addr_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + end_addr_pre_m <= 29'h0; + end else if (_T_163) begin + end_addr_pre_m <= io_end_addr_d[31:3]; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_153 <= 3'h0; + end else begin + _T_153 <= io_end_addr_d[2:0]; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + end_addr_pre_r <= 29'h0; + end else if (_T_169) begin + end_addr_pre_r <= io_end_addr_m[31:3]; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_159 <= 3'h0; + end else begin + _T_159 <= io_end_addr_m[2:0]; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_173 <= 1'h0; + end else begin + _T_173 <= io_addr_in_dccm_d; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_174 <= 1'h0; + end else begin + _T_174 <= io_addr_in_dccm_m; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_175 <= 1'h0; + end else begin + _T_175 <= io_addr_in_pic_d; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + _T_176 <= 1'h0; + end else begin + _T_176 <= io_addr_in_pic_m; + end + end + always @(posedge io_lsu_c1_m_clk or posedge reset) begin + if (reset) begin + _T_177 <= 1'h0; + end else begin + _T_177 <= addrcheck_io_addr_external_d; + end + end + always @(posedge io_lsu_c1_r_clk or posedge reset) begin + if (reset) begin + addr_external_r <= 1'h0; + end else begin + addr_external_r <= io_addr_external_m; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + bus_read_data_r <= 32'h0; + end else if (_T_178) begin + bus_read_data_r <= io_bus_read_data_m; + end + end +endmodule diff --git a/src/main/scala/lib/param.scala b/src/main/scala/lib/param.scala index f83a2b50..3ad7a337 100644 --- a/src/main/scala/lib/param.scala +++ b/src/main/scala/lib/param.scala @@ -132,7 +132,7 @@ trait param { val INST_ACCESS_MASK5 = 0xFFFFFFFF val INST_ACCESS_MASK6 = 0xFFFFFFFF val INST_ACCESS_MASK7 = 0xFFFFFFFF - val LOAD_TO_USE_PLUS1 = 0x0 + val LOAD_TO_USE_PLUS1 = 0x1 val LSU2DMA = 0x0 val LSU_BUS_ID = 0x1 val LSU_BUS_PRTY = 0x2 diff --git a/src/main/scala/lsu/lsu.scala b/src/main/scala/lsu/lsu.scala index f87da91c..3f568b1c 100644 --- a/src/main/scala/lsu/lsu.scala +++ b/src/main/scala/lsu/lsu.scala @@ -37,7 +37,7 @@ class lsu extends Module with RequireAsyncReset with param with lib { val lsu_store_stall_any = Output(Bool()) val lsu_fastint_stall_any = Output(Bool()) val lsu_idle_any = Output(Bool()) - val lsu_active = Output(Bool()) + val lsu_active = Output(Bool()) val lsu_fir_addr = Output(UInt(31.W)) val lsu_fir_error = Output(UInt(2.W)) val lsu_single_ecc_error_incr = Output(Bool()) @@ -59,8 +59,13 @@ class lsu extends Module with RequireAsyncReset with param with lib { val lsu_raw_fwd_hi_r = WireInit(0.U(1.W)) val lsu_busm_clken = WireInit(0.U(1.W)) val lsu_bus_obuf_c1_clken = WireInit(0.U(1.W)) - - + val lsu_addr_d = WireInit(0.U(32.W)) + val lsu_addr_m = WireInit(0.U(32.W)) + val lsu_addr_r = WireInit(0.U(32.W)) + val end_addr_d = WireInit(0.U(32.W)) + val end_addr_m = WireInit(0.U(32.W)) + val end_addr_r = WireInit(0.U(32.W)) + val lsu_busreq_r = WireInit(Bool(),false.B) val lsu_lsc_ctl = Module(new lsu_lsc_ctl()) io.lsu_result_m := lsu_lsc_ctl.io.lsu_result_m @@ -107,9 +112,9 @@ class lsu extends Module with RequireAsyncReset with param with lib { // Bus signals val lsu_busreq_m = lsu_lsc_ctl.io.lsu_pkt_m.valid & ((lsu_lsc_ctl.io.lsu_pkt_m.bits.load | lsu_lsc_ctl.io.lsu_pkt_m.bits.store) & lsu_lsc_ctl.io.addr_external_m) & !flush_m_up & !lsu_lsc_ctl.io.lsu_exc_m & !lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int // Dual signals - val ldst_dual_d = lsu_lsc_ctl.io.lsu_addr_d(2) =/= lsu_lsc_ctl.io.end_addr_d(2) - val ldst_dual_m = lsu_lsc_ctl.io.lsu_addr_m(2) =/= lsu_lsc_ctl.io.end_addr_m(2) - val ldst_dual_r = lsu_lsc_ctl.io.lsu_addr_r(2) =/= lsu_lsc_ctl.io.end_addr_r(2) + val ldst_dual_d = lsu_addr_d(2) =/= end_addr_d(2) + val ldst_dual_m = lsu_addr_m(2) =/= end_addr_m(2) + val ldst_dual_r = lsu_addr_r(2) =/= end_addr_r(2) // PMU signals io.lsu_pmu_misaligned_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & ((lsu_lsc_ctl.io.lsu_pkt_m.bits.half & lsu_lsc_ctl.io.lsu_addr_m(0)) | (lsu_lsc_ctl.io.lsu_pkt_m.bits.word & lsu_lsc_ctl.io.lsu_addr_m(1,0).orR)) io.lsu_tlu.lsu_pmu_load_external_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & lsu_lsc_ctl.io.lsu_pkt_m.bits.load & lsu_lsc_ctl.io.addr_external_m @@ -141,11 +146,16 @@ class lsu extends Module with RequireAsyncReset with param with lib { lsu_lsc_ctl.io.dec_lsu_offset_d := io.dec_lsu_offset_d lsu_lsc_ctl.io.picm_mask_data_m := dccm_ctl.io.picm_mask_data_m lsu_lsc_ctl.io.bus_read_data_m := bus_intf.io.bus_read_data_m - lsu_lsc_ctl.io.dma_lsc_ctl <> io.lsu_dma.dma_lsc_ctl + lsu_lsc_ctl.io.dma_lsc_ctl <> io.lsu_dma.dma_lsc_ctl lsu_lsc_ctl.io.dec_tlu_mrac_ff := io.dec_tlu_mrac_ff lsu_lsc_ctl.io.scan_mode := io.scan_mode //Outputs - + lsu_addr_d := lsu_lsc_ctl.io.lsu_addr_d + lsu_addr_m := lsu_lsc_ctl.io.lsu_addr_m + lsu_addr_r := lsu_lsc_ctl.io.lsu_addr_r + end_addr_d := lsu_lsc_ctl.io.lsu_addr_d + end_addr_m := lsu_lsc_ctl.io.lsu_addr_m + end_addr_r := lsu_lsc_ctl.io.lsu_addr_r io.lsu_single_ecc_error_incr := lsu_lsc_ctl.io.lsu_single_ecc_error_incr io.lsu_error_pkt_r <> lsu_lsc_ctl.io.lsu_error_pkt_r io.lsu_fir_addr <> lsu_lsc_ctl.io.lsu_fir_addr @@ -172,12 +182,12 @@ class lsu extends Module with RequireAsyncReset with param with lib { dccm_ctl.io.lsu_raw_fwd_lo_r := lsu_raw_fwd_lo_r dccm_ctl.io.lsu_raw_fwd_hi_r := lsu_raw_fwd_hi_r dccm_ctl.io.lsu_commit_r := lsu_lsc_ctl.io.lsu_commit_r - dccm_ctl.io.lsu_addr_d := lsu_lsc_ctl.io.lsu_addr_d - dccm_ctl.io.lsu_addr_m := lsu_lsc_ctl.io.lsu_addr_m - dccm_ctl.io.lsu_addr_r := lsu_lsc_ctl.io.lsu_addr_r - dccm_ctl.io.end_addr_d := lsu_lsc_ctl.io.end_addr_d - dccm_ctl.io.end_addr_m := lsu_lsc_ctl.io.end_addr_m - dccm_ctl.io.end_addr_r := lsu_lsc_ctl.io.end_addr_r + dccm_ctl.io.lsu_addr_d := lsu_addr_d + dccm_ctl.io.lsu_addr_m := lsu_addr_m(DCCM_BITS-1,0) + dccm_ctl.io.lsu_addr_r := lsu_addr_r + dccm_ctl.io.end_addr_d := end_addr_d(DCCM_BITS-1,0) + dccm_ctl.io.end_addr_m := end_addr_m(DCCM_BITS-1,0) + dccm_ctl.io.end_addr_r := end_addr_r(DCCM_BITS-1,0) dccm_ctl.io.stbuf_reqvld_any := stbuf.io.stbuf_reqvld_any dccm_ctl.io.stbuf_addr_any := stbuf.io.stbuf_addr_any dccm_ctl.io.stbuf_data_any := stbuf.io.stbuf_data_any @@ -228,10 +238,10 @@ class lsu extends Module with RequireAsyncReset with param with lib { stbuf.io.store_datafn_hi_r := dccm_ctl.io.store_datafn_hi_r stbuf.io.store_datafn_lo_r := dccm_ctl.io.store_datafn_lo_r stbuf.io.lsu_stbuf_commit_any := dccm_ctl.io.lsu_stbuf_commit_any - stbuf.io.lsu_addr_d := lsu_lsc_ctl.io.lsu_addr_d + stbuf.io.lsu_addr_d := lsu_addr_d stbuf.io.lsu_addr_m := lsu_lsc_ctl.io.lsu_addr_m stbuf.io.lsu_addr_r := lsu_lsc_ctl.io.lsu_addr_r - stbuf.io.end_addr_d := lsu_lsc_ctl.io.end_addr_d + stbuf.io.end_addr_d := end_addr_d stbuf.io.end_addr_m := lsu_lsc_ctl.io.end_addr_m stbuf.io.end_addr_r := lsu_lsc_ctl.io.end_addr_r stbuf.io.addr_in_dccm_m := lsu_lsc_ctl.io.addr_in_dccm_m @@ -249,10 +259,10 @@ class lsu extends Module with RequireAsyncReset with param with lib { ecc.io.dec_tlu_core_ecc_disable := io.dec_tlu_core_ecc_disable ecc.io.lsu_dccm_rden_r := dccm_ctl.io.lsu_dccm_rden_r ecc.io.addr_in_dccm_r := lsu_lsc_ctl.io.addr_in_dccm_r - ecc.io.lsu_addr_r := lsu_lsc_ctl.io.lsu_addr_r - ecc.io.end_addr_r := lsu_lsc_ctl.io.end_addr_r - ecc.io.lsu_addr_m := lsu_lsc_ctl.io.lsu_addr_m - ecc.io.end_addr_m := lsu_lsc_ctl.io.end_addr_m + ecc.io.lsu_addr_r := lsu_addr_r + ecc.io.end_addr_r := end_addr_r + ecc.io.lsu_addr_m := lsu_addr_m + ecc.io.end_addr_m := end_addr_m ecc.io.dccm_rdata_hi_r := dccm_ctl.io.dccm_rdata_hi_r ecc.io.dccm_rdata_lo_r := dccm_ctl.io.dccm_rdata_lo_r ecc.io.dccm_rdata_hi_m := dccm_ctl.io.dccm_rdata_hi_m @@ -319,11 +329,11 @@ class lsu extends Module with RequireAsyncReset with param with lib { bus_intf.io.ldst_dual_d := ldst_dual_d bus_intf.io.ldst_dual_m := ldst_dual_m bus_intf.io.ldst_dual_r := ldst_dual_r - bus_intf.io.lsu_addr_m := lsu_lsc_ctl.io.lsu_addr_m - bus_intf.io.lsu_addr_r := lsu_lsc_ctl.io.lsu_addr_r - bus_intf.io.end_addr_m := lsu_lsc_ctl.io.end_addr_m - bus_intf.io.end_addr_r := lsu_lsc_ctl.io.end_addr_r - bus_intf.io.store_data_r := dccm_ctl.io.store_data_r + bus_intf.io.lsu_addr_m := lsu_addr_m & Fill(32,lsu_lsc_ctl.io.addr_external_m & lsu_lsc_ctl.io.lsu_pkt_m.valid) + bus_intf.io.lsu_addr_r := lsu_addr_r & Fill(32,lsu_busreq_r) + bus_intf.io.end_addr_m := end_addr_m & Fill(32,lsu_lsc_ctl.io.addr_external_m & lsu_lsc_ctl.io.lsu_pkt_m.valid) + bus_intf.io.end_addr_r := end_addr_r & Fill(32,lsu_busreq_r) + bus_intf.io.store_data_r := dccm_ctl.io.store_data_r & Fill(32,lsu_busreq_r) bus_intf.io.lsu_pkt_m <> lsu_lsc_ctl.io.lsu_pkt_m bus_intf.io.lsu_pkt_r <> lsu_lsc_ctl.io.lsu_pkt_r bus_intf.io.dec_tlu_force_halt := io.dec_tlu_force_halt @@ -333,6 +343,7 @@ class lsu extends Module with RequireAsyncReset with param with lib { bus_intf.io.flush_r := flush_r //Outputs io.lsu_dec.dctl_busbuff <> bus_intf.io.dctl_busbuff + lsu_busreq_r := bus_intf.io.lsu_busreq_r io.axi <> bus_intf.io.axi bus_intf.io.lsu_bus_clk_en := io.lsu_bus_clk_en diff --git a/src/main/scala/lsu/lsu_dccm_ctl.scala b/src/main/scala/lsu/lsu_dccm_ctl.scala index 4ea66912..c4fe5636 100644 --- a/src/main/scala/lsu/lsu_dccm_ctl.scala +++ b/src/main/scala/lsu/lsu_dccm_ctl.scala @@ -118,7 +118,7 @@ class lsu_dccm_ctl extends Module with RequireAsyncReset with lib val ld_single_ecc_error_lo_r_ff = WireInit(UInt(1.W),0.U) val ld_sec_addr_hi_r_ff = WireInit(UInt(DCCM_BITS.W),0.U) val ld_sec_addr_lo_r_ff = WireInit(UInt(DCCM_BITS.W),0.U) - + io.lsu_ld_data_m :=0.U //Forwarding stbuf if (LOAD_TO_USE_PLUS1 == 1){ io.dma_dccm_ctl.dccm_dma_rvalid := io.lsu_pkt_r.valid & io.lsu_pkt_r.bits.load & io.lsu_pkt_r.bits.dma diff --git a/src/main/scala/lsu/lsu_lsc_ctl.scala b/src/main/scala/lsu/lsu_lsc_ctl.scala index e2126b9e..9c9ad2af 100644 --- a/src/main/scala/lsu/lsu_lsc_ctl.scala +++ b/src/main/scala/lsu/lsu_lsc_ctl.scala @@ -1,10 +1,8 @@ package lsu -import include._ +import include.{lsu_error_pkt_t, _} import lib._ import chisel3._ import chisel3.util._ - - import chisel3.experimental.chiselName @chiselName class lsu_lsc_ctl extends Module with RequireAsyncReset with lib @@ -77,7 +75,7 @@ class lsu_lsc_ctl extends Module with RequireAsyncReset with lib val addr_in_pic_m = Output(UInt(1.W)) val addr_in_pic_r = Output(UInt(1.W)) - val addr_external_m = Output(UInt(1.W)) + val addr_external_m = Output(Bool()) // DMA slave val dma_lsc_ctl = new dma_lsc_ctl() @@ -96,6 +94,7 @@ class lsu_lsc_ctl extends Module with RequireAsyncReset with lib val lsu_pkt_m_in = Wire(Valid(new lsu_pkt_t())) val lsu_pkt_r_in = Wire(Valid(new lsu_pkt_t())) val lsu_error_pkt_m = Wire(Valid(new lsu_error_pkt_t())) + lsu_error_pkt_m := 0.U.asTypeOf(lsu_error_pkt_m) val lsu_rs1_d = Mux(io.dec_lsu_valid_raw_d.asBool,io.lsu_exu.exu_lsu_rs1_d,io.dma_lsc_ctl.dma_mem_addr) val lsu_offset_d = io.dec_lsu_offset_d(11,0) & Fill(12,io.dec_lsu_valid_raw_d) @@ -248,8 +247,8 @@ class lsu_lsc_ctl extends Module with RequireAsyncReset with lib if (LOAD_TO_USE_PLUS1 == 1){ //bus_read_data_r coming from bus interface, lsu_ld_data_r -> coming from dccm_ctl - lsu_ld_datafn_r := Mux(addr_external_r.asBool, bus_read_data_r,io.lsu_ld_data_r) - lsu_ld_datafn_corr_r := Mux(addr_external_r.asBool, bus_read_data_r,io.lsu_ld_data_corr_r) + lsu_ld_datafn_r := Mux(addr_external_r, bus_read_data_r,io.lsu_ld_data_r) + lsu_ld_datafn_corr_r := Mux(addr_external_r, bus_read_data_r,io.lsu_ld_data_corr_r) // this is really R stage but don't want to make all the changes to support M,R buses io.lsu_result_m := ((Fill(32,io.lsu_pkt_r.bits.unsign & io.lsu_pkt_r.bits.by)) & Cat(0.U(24.W),lsu_ld_datafn_r(7,0))) | ((Fill(32,io.lsu_pkt_r.bits.unsign & io.lsu_pkt_r.bits.half)) & Cat(0.U(16.W),lsu_ld_datafn_r(15,0))) | @@ -265,7 +264,7 @@ class lsu_lsc_ctl extends Module with RequireAsyncReset with lib } else { - lsu_ld_datafn_m := Mux(io.addr_external_m.asBool, io.bus_read_data_m,io.lsu_ld_data_m) + lsu_ld_datafn_m := Mux(io.addr_external_m, io.bus_read_data_m,io.lsu_ld_data_m) lsu_ld_datafn_corr_r := Mux(addr_external_r===1.U, bus_read_data_r,io.lsu_ld_data_corr_r) io.lsu_result_m := ((Fill(32,io.lsu_pkt_m.bits.unsign & io.lsu_pkt_m.bits.by)) & Cat(0.U(24.W),lsu_ld_datafn_m(7,0))) | ((Fill(32,io.lsu_pkt_m.bits.unsign & io.lsu_pkt_m.bits.half)) & Cat(0.U(16.W),lsu_ld_datafn_m(15,0))) | diff --git a/target/scala-2.12/classes/exu/exu_div_ctl.class b/target/scala-2.12/classes/exu/exu_div_ctl.class index 8064557bbafef9325688df69bfdf6847647c9524..cc11e0d0b517ca63f554f1472e34a45350b2d44e 100644 GIT binary patch delta 41 xcmaFZ#P+a>ZNm*lM$gGN8Iu@YH`_3EF|!&mG8p(w=8e{C{>i%iCo5w{H2^sr4ln=! delta 41 xcmaFZ#P+a>ZNm*lM%T$V8Iu@QH`_3EF|!&nG8p(w=8e{C{>i%iCo5w{H2^hk4hsMP diff --git a/target/scala-2.12/classes/lib/param.class b/target/scala-2.12/classes/lib/param.class index 2b3d92ba6ba4248908ed5b5582b231f17746c877..bb0161621ebcbd44b4c1d645639d0dd8384db3dc 100644 GIT binary patch delta 16 YcmdnJlX3S>#tkCDj4Yc)gO_mv069km(EtDd delta 16 YcmdnJlX3S>#tkCDjLe%wgO_mv069Sg&;S4c diff --git a/target/scala-2.12/classes/lsu/lsc_ctl$.class b/target/scala-2.12/classes/lsu/lsc_ctl$.class index ad18ccbdd36a8f1a0a6721f89b15d8f635aa5f9f..21ac31c6fda2cae609e582f05a424f1de4b7815d 100644 GIT binary patch delta 107 zcmbOsH$!g2T`oq+$>+I6Cx7PB0J3Vi#U~qcdxBYkU>O^zydn=wK9R=?C^m=36|72p h@=qRXD9eY}l~HQ)Bwk-uDF$_**c09gAQ{WI8vvGm9uNQk delta 107 zcmbOsH$!g2T`oqc$>+I6Cx7PB0J3Vi#U~qcdxBYkU>O^zydn=wK9R=?C^m=36|72p h@=qRXD9eY}l~H=~Bwk-uX$Ezm*c09gAQ{WI8vvO39vuJx diff --git a/target/scala-2.12/classes/lsu/lsc_ctl$delayedInit$body.class b/target/scala-2.12/classes/lsu/lsc_ctl$delayedInit$body.class index 2a406ce11d85bf60f3f000ec63d24e50d859e79f..050f20981defc1c1c3e7a380baf2fab8a9a181c5 100644 GIT binary patch delta 19 Zcmcb^dWUs`JrkqkWCx}IAUToA8vs4G1%3bk delta 19 Zcmcb^dWUs`JrkqUWCx}IAUToA8vs4W1%Lnm diff --git a/target/scala-2.12/classes/lsu/lsu.class b/target/scala-2.12/classes/lsu/lsu.class index 9b679ab284668aaea418402969c36448ab262cbb..94d8760ef5c9b29b093db57f16fcdcb2a1aa8ef2 100644 GIT binary patch literal 793086 zcmce9cR*anwfDVyx3PO*1*kV08Of3@39*ZWBy1~7k%Wan0wmN|D_9T~u!y4K$Vzh@ zr^o5NI@RgL>CH);?v$70C3)$+ztoqP{+%*+_TI|~^Ev*$KVW`mX3osHGryU+_w3v| zpZVweK4e)|L-nL>#YQHl>+mmT*|xQ!|Mc)=VI)&GJT_IB7|V~;brgp3{TKHZ2c|~~ zG0U;7C2p4P!rAHJi9&Yr;#hxoVX`n4vm#X7@Tofdi&-(-D#LO&PWI?!^Da9}H z#)nJsS9#+jrTA;T@zGLzoi{#Kif{DB$4l`$yzynF_+8%kL@B<@8=ox2_j%)?6rc0P zmzUy)yzv!od|9L@@#j}a2jIUMk zt1-ST%JCZvn~jBk%|{_-%!Z&C4$RDPV}Z>0DeRQ!!pei_G) zQhc+DZ=v!fenlkYH1Fp4>`i5hl-1y3}6%s$%dNx~gJ+*Iko)dA_ zhbqe}SJ{^;S5yus>3Yt#RyOC?+mZ0i3N`1*4*TjzS>#a;j|1+{CDNaGy{Ag;v>?Xqlvt7- zJKmIZwk7NBW82Tg>?PfHcHPNcYr?Ct3+hsly?X|m?duOMi>zDIY_H$vEXmgvk8Pd4 zZFQNwJ{um`zh?QN@?%RAk>R5Y^Pz30c5Q_78pZs?97?!vcr9Qv!T(R1mx{~n~Oc&Q?1w7TPq_shWD?^UK@(6zSMV(y}dfJ zx8bxMY6{!!^RuCO+Xwfqnd;kcEK?l5HBn!4bZbpbnSH*_30-VNaox(Tg~JQ6zjE7Y zo~hqt#|92>ymYSfL}s$ErnYaxPWv{@-?zyLJ*qKLQ!{*Q>uBZbva97>O*fo#t%VSvFi#Q{yBfkqwpk=FP=j>Giue9En7ntIFE5rTk@RXnhy+ z@jzuh)HrqKva@*XaME$=a9YcULQ7ZIRMxjzn_b=NpfXl-OQs#AH_$2P6R`Lb`xTAnYDmYt=3-chx_aYHl| z+LW!SJe$ofsje(rQd{FVT;Af$;I38em1lQxdsJ5Lwj=Eo%lkHB{u?m={@vMC%gV|w zwmP9ub7aZ>jYk?2WswEdXXByx(S;-D0n5ksX)j3o9A2%iH+8HD+h?=G?Q_-5*_xUK zp+wm>;@`>P^!oU!mhAOI37l`T+4W9&S!~l$Y==yU+u<0t!~PCzhkAF5X^N8Cl)H{V@tP&XLT(j_!fJ;^Kz!LdE*?aI}7O zcvZG?f2Yfn^1_~qOFQwpPVTyC{-M!BnE|YS(b)0&e&kc-s+twjPx%$0n#%Q!ql>9O z9yzr4$o9eE%h&X^WV1~*<@TbpU6HUed1Q^%yT>^tvULXZLRml^v*ETyYF}wJ5o+J?r$fq&s$%N1RYRa^r$fbGF^7uB;4E ze>Wf7Rb1SJd^@mN_;!3jKHN0fv+{<%y~j75?d!g@aPP4jv7SQYnoxacdGxjgr?T0u z#>A5R^+(c`Wswz?l?Sk%T}k9`Y`U=K1{~+xPv$q)UVxR@zFo^y`!3=3J>0qeLdS{v z(VnVHYw8Z)aIziwRDV$TRNrOKYhSqhJgjUyw`0rv#iNHe4eceqmD0;u|9EEVOuF{M z`sK*qAt~P(N>n;@JvXm!tXtVQy`$pNwOz+IO(GArjVK;uBh=3Q=Ql3NoE++gT@}YR zojN|)YOl)Ial7Vo_IxUTWJS|>Vd14MDYWzO<>b)DtMED=|Hbe!uqA#Cv!KG-J4yzm$Kc*Hy69o z>(8%0k{;NxaQ@oj^6e*kwlC*$4ykgEL@#nVdv2b8p;P*IO&yNkW6kxI_4~7JPE(l2 z)yXwAm6gYFT;0g?%V6Q=OV=XbMv$L$os;f$t`i=PowOZl-aC--c}>#MoZy}ray z1q_WHY8-Fp@pF?J2RDTlM5G;eR17rIJalXG5_>~_MemprGz2W?NEU$*!ar>#_<;?likxiqy%hii(n6K4~M{(XNR$;xzHce(D zHuJ9#z2QQ~ksAs-R&|{3IBr+TxTwFdW9bdMM;C9tWyj6o>THgg&on_T{sUFvXTA!_b$)yxWIBkixy1n z8a>4IAFOD%lY6$;o>%28&bMTW?W+DlD3RsymRP^F>v(2j$IY{zm?QZ0s z(~(_rwzFn_B35=|&&@KPg?E&mjR=oeZ(V(ACARm$%9^vuvT!a@s6J&kZ(NpW=kkZT z=l69Tv11%AtqjE$ATP1}0WNEB$gaf%a3gu%SH}+VLziV_w)5-ROuxo7bc6{=-(ymva?ZWuTaR2aBOL263c%;xZ zJ~dn%o2>PVEhG8K$(U7+UV+*5VphtwstwAvwZPRJ&-b6n4;5;gi^Y-Jm{nz4sX$W9 znvd=UPPeVvKw|CSL~)eT3i+|#V#hH0J@O+lYmsfuH>KFt)usa4$EG~WOKoc&DSKl* z*XmlVv-AxQOr4HdD{QO6A7@*uZ^@s_*Nx=IhR`Q-u6U+Ux3@5Lx;U^qKQ=H@n5^w6 z7SBwN$E>Td{Moa{tW~xZmHf6ZeTOP+L#*=Sq9c~p#TRh2RpwMq51m6$l^%09En z?=(4y)ito$N+f&4p;cR(A1jX4*2k0#R{r+lM@(cDyiC^w3gp&7Y}{Q2DA`2keQO$4G& z4^vbH`R1&bfL}6^8luZki zO$(R}R4o&QvuuUFXc`E3(Md`lne5N?PmSQ^cA!W;LN^L?#JSNpxk@LyahM*NoWcvh z-q490fhkU*zaN`R$D@d`v8jpSp`ilWR;o=!VQLw+&OmWAKa4F@tu=Kd=7?h>=Fn@2 zRhH~=<1jtg9l;*L?!YKtCt^dVMg}IQa$`mA+o>Y8T!{|UT}cwhhx>EqNlFZkOi!N9 zjpnAu@rp!1o%xffTF7w&hK|xS(RJz;bj3D3w3wTy)q9cbeZ>hh z(Qe1)nmDJ1;V3(dxwFI{jPs02LN&~%Mz|@TN}^6H4ShG`{EnH^1m>*tOi6Cm1)i*W zzQVj!-g(E(ywIOn%}SWNT+L)|Mx>{{A}qB~i+PgGyL)rl*4FOaZfu2;)X|04%4yx* z*~7Wkwtc<3v4bdP*KW+5?b)5f84lctp7tZyfpHQACYyVky#>3H6ikx0;Bv~{+?(B% z+u7C8il%E>N}EqIC8cxiovm$$*Z`G{BkI|HR#P%nRFczy^mNXjo(ZI9I6Y3)iUk$T z2iiMYbJ^X^NY-Aw)`W^U)Q+?GJT2rpv%T#HF&(3Na{Ib_squDZ4|McmS2N$UEiG+5 zJ=`{%3~|`1GxDVkaT!A#S~5d-vmtJaAr6L5zH8l^?b#D-Pl^k+C&dNZlj4HyNpZpUq_|*vQe3b-DGu$cXl-fP zn`_Q??#VT`_x9joAQ6mHf)Dq$<@(xNX>>^p_koI$0@_+y+$>2}lCD9Dv9!~xA!W!I zkvgS}&I4iy8X;wLx9w{0>U2%&$+mWD%tKiUVmp-a<*j?Ox#j~q-N_&!a!;-u2Q0V( zF`nw+ygfM_(zdl|XSSyo2X1d$clUvPy}9nT*7okU790`f?Je1s-EFxvH4@r3PsyG( ztMEqAB;|{sQC#WGp<2#cP*1Kei#Aoe+1j$6DNkplSZOi0JZ@Jt^UYVv94F1|t=iiK z36&MQt#pBImsP1mf2XNPDVMGhR7^)_uIEUpS-2O`P;9A`%0W?hdDO2ermM39uhzY; zo|ewmTnDy)DT7RCt|dLa*IGT5Y`Doq=#?ibJjH7wn8&{gg zXU5VzJ~Ni)@tLt`ry&+CHN?_9KC=Xx$7jaUJnoI9xs&GcU|g_0DPOQXDK6Na6c=ny ziVLf;^u54?rw<~v`r!BXy<3JDE66@$Wkj7aKZv+sPc;gC+H?GLMsUV3s z+SyDc;_bCRLeKIP-GetovQV(p>zR2gJG*kicM53&MJx8Tx8%|-hg&*OC?}ygi`LSu z9p0C*%%yP>PQ|&tuI^TxHCWFb8k|q22hP{q)tl|0i5q*4iqNv#3KiXLc*EC=BVOGm zm66$M3?&torbsABTB5goZ(Db+qiq+K--gT3yzYa!o%?oWb6xu|iN|BCwf$hOv#k%? znh-Vy-2mer3~?jWN`PIlVXfyefE_eV>pU^;whhUT_q@)9TGX1q)|*K^Pt3CyqnkvY zLMEoiriMogbv;uP)BU*9BR|rT9~tREH%rV$H%Zy4VsUD6Y9c>wThH)XFpIOp`@Dk1 z4v!6aV|p(osFZuY^X3L{cc;2@OF}F{h392TQ$HOu(#Na3461>75Q2io5amO+5Y~*f%zA-`<#w_k%M>G4`L=LKIcyh-T)dDV}@| ziZT7giHY1q+}`Ui1aqlE5X~$E+2O4cMU@-T%-pzIpf7|RTj&&{?Oy2mK-U?}<95zp4CYhCAevbW zGPz2M;Y*u#OF>NkF4V#N>XwDjP!=(fdKdkLar@4IHYU2-2o2guJK9T`8$ZKS`%?q@nC$8! zH0UGYe9efmtANm;fV8S$Z}ae&xW{p9Jtt5I=5Y%#vM`NgDt8MZA1RjcLVp>QMU_Et zrXgwMk=JsPT?He>(gBK*>?#;3mL?tz6#CJ(J)Jw39~nm9EPCw+;`XZpRhPKOIx|LH z8d>DCwL~yVGF%)|#ivkWQQF9&G_u2|P$CW`8EQZ}`1=vB>m7kYO6*A+*^>^ihh(=& zjqFJy9eie%m_kW2&CC!}JTnr>ss@4v1)_zQT6kF>4U|!0O2){POn@mQyOkQ5l0gFa ztSk|Nk_=X2uP-2KO^ry9uYJs zAX)UZhZp(%K!qh*WsJ0H2+)dT)x!j5R@i_Uz>T<|HB zXhKPb8Ui$FDA9zVK_Nhsh7wH(8Wgbe{gd28JQN9-S>j5Akt>@6Tp?L?F2R|#ZpJS6 zHU!D8f{_iIv5S2QrQW9`Lk-x)3;CX*IE~Ln-rKl%s5($si5Z)X%-9@Y2Fb3uMrLdd zFoR@Q!N`ow0cMcwDj1ouIlv5(T?HdEHV2qNva4WZ#%AnlUz3+uKuI&3d`o}@B&!+- z8WaL7*ivEvL4yKzb&6N6!UcK725*Z(!D>s?*kYu{7VKl584DNawkj0pD@u0FHnL$$ zfDI(O3Pv_;!5ZfC9q8zEZghAO?~{hc3IkO4js7;KoNiG@o@@#5gk)F2$dfGro{;P+ z7^%i0^r?1Jk;&Cud&1% zf(C8mf%k$MOB5k!P{5A&DU>+TXyim=fDOx}A~?t%Q9GxZxmIJcm!n!vlqQ2sga=iYO7G(MW`?0V0sBj3hX- z&aK$NeD8(3dwAbZJT&F6lXAF47}>Bjzy^|C1tS}_VwbyhPSBpBc<54~&JsT;v%%~D zKem?mLC~OpB#=7O?seWCsI$bFtwzRd4KRje_d1P?*^0Dq>r~hIlt7&&4pC-<*#Qo1 zEpdpTK>=x@{6DnKr_`&@4%A#?(pDprwgs3(vbtJ=Gi%<4MbMyt9N`ZdkP7zF>KnS(k^{R2~w?Zv#eX9mFOb6Hhd}j8md#FVDOjRNy{5l@G)SKy2AEXOKXfw@psYg2a z>+x`f5>2)t7v{O{#^T^0zBiA)#?aq`C3)ymZ>CQ@(!*c7hdY#LsvWs84_&dNxzYUO z8Cf$%<4!nOl7~+9W;)d)UHr9sxI~GD+R4S6qCL421^gX>7c8tC0tHbnx8Vt!3JP+H z+`?MN%qemN^KRV{+14C)<_9bGFpF}VDh@J>Ji)qRGqcF|n{qvOqZ9dl`VGce9<1C$ zH_|Xw9;6#NiFM^>x{+JB41a9KEyhK>xpiuT)p~eFc}>*@c}8AhU9FjCX`G{4gH?G* zMJ{AhRY6jbyI5CcCRJur+}ataik!x-8ev0KbFDs?FlQ# zEtdYuJq#iZQ{_Phk$+fMZe|d9g!x8(aCm}WXox%ef;D>xMcGX?2MI-vVqLSDQ0z6P z%ch$7XVbWIC{Q)!af=~rsG7XPzJ{U*tz#w_d4c^p9)eM#sh%Lg$TO_#F%yh@!Tx$Y z45CC+JwXPMe^}RJW)OLV{q=arLW!n&f@C2tv98BV7V-=G>+w*75>534sX=~WU5}X> zq$yw|(m?E@}nH=OK_Um}aL5Ze%g5)6Qu&&2U z4)P59A7|x3+PNcGzlSuWWU4<%8uB9R`pu*vzp?(+XCUr8Em*CGLzLH4ZIDCcTGrK? zIYiE6fAe}cM2V()f*c~RvaZL>A@U>p>Y)f%hp?d@awYq9JanN%lTMH> zOpqGnMAqh-snOUFw}SU7Jrv>U5H{4awLWg)WX3g~H<+0^4=A%4rF@z0OlZV-_!c;`v(_=wi~P-g9S^-I(Nqu7%U6$wO5~3==>(}nj%IC}kxJ>H)0rcb4&#~i zq&Ee4!x37?$eZ*gq`-n1PsQ{qeLP&}zf{hvi!)Luy(vH)j?g+r>ZCUz3uc-?FZjp9 zfga+#x;P_y(whS8;Rvl`WKVh%5~O?*_m#N=2dmx@y!sNMIKQa_W|&(dRC<$zWSrq|{?3{QJp(u@rk9&|~kJuYd+ zCLLr@sdl<>uDvfKA zf`02XMQ9x}=hzADvp}~&;8%q-W!0q_=dyIrcg+!6$4otPMEkE4Beag0XF)G@nj*B0 znP=p4E>T>TrRhM`9v^ku?4wSTOWJ3y$4AYH29ojSW!=cwz@zc-ZNXwZ3^RMF)8v%) zSM6aKC7P;6s(`!)p&aw!#|KOCFw5+sPLoI4U$ci6q>RsU@>Odc#3mi2iOGbKVm$o%U~wLLk$c-z z9CF8Rf`?3IpLLpC)P5ZgnJCdz4-&_(<6)B7J)I_Rv|k4!bn}>L#O`U`L--k-co=`F z_m|>fmDxR=CU10@`Zyl`a8TPrF3M)OR&qT1YV>%e(`K)9nw-%5b1wb}7!Q9kSb&F1 zl+#pckW1v2b{os=qE3@X+Ha_bFqCMjCrB7_OY3?Nn{j)y9gXsCzW&^{fHk2-Dk zQKy4GYL0MwfD%ph1ld7;X|03Uq!VO^$48weY|=r`(y8Djc?e>5N2kgA>~98)(B_#5 zLM~>%j)w|n|8tt$&3+vZ6)4ekNkJ-*&sp1s*rbEKo$@T&{2&ww1uOUPgB;X`f`U%z zw8tsU*rbCL@K(+b1Cd0aa`H~QS7G*4r^zwxYb}qbniEZxBQGjTS3Wq#H^lKsRj??` zr>i$}iG0-l>ODj=`r@$i5W4fO=w*lCX&o3TkJ$OH0QySABq z*lF@t`)u<#usP9G4?3{%>x6za4;9P~>@<0!{W_jG#O$h0lQ-J0b`1=5)~C%n`0_ zW`A>HzZteG%=wS(YnoT7JSwbFV-Ku7mkOP^wL-1qj!~lNHVIm&6Jy^Mi zI%b!1nmo*YgFVzS?{m%sUCtb#3}!s@A~QjkGe>A0oKZ|V0qSJP2d#Awn{)!y$&jO2 z>mWAi1gMiCN3+&JY|;r(Cqv$3tz)E4hMdPK)nW9?fZQ{_)ZYP|OBZBhOolwf-cI8P ztz%?NhTO;A%H^)PjA0Gal?ND;A&;`I9I-)%Jj33~*|isWbD(mM|2RX~R8U|s z%6R<8j7>Vo6mRA1+>6{BtlYybv->y`bRTnsd*$ZM%^7kZS8<=SZ_o7~$0HvK*6-mQ z`j}w;XwV;^Y;hq$BeoxGwp(|;|xV;9W(97bsVT)I{$%S{T}9- zH$G>AE@h6;^_!VTF5*D_(*Iuz)bH^tXUu-(Owg~)5pMmIXdoZ?iG4$rBD4--lTL6B z^K5m_n4QQO@(TOw@$kv)GR_2D#vGw-GxLdD!hwZnG#>dyuyPNX%ueJCIf?xSd&p$= zAZN%!?AP&-#_T@MkbBs#7_Nk<1ZV$2@Zc zcO+*#?q0?QLh+|5$UEV7+-QEPAHRwokJbb()U#DNWA+1Qf?Jh2LK}??G8uq;NaXpO z8@xj|x-M9+hcITpa3;8QnIm+)NFGzY!P&&Kbva}90B3?*mpMY$gXA&QgZ!v+-zXU@ zPV^UYr}HCI@#u{DJw!5lhBHCWFh{ucn?1uBa{iXSgO4Ayk4FPPsc{xvikVu${mdDU zub8pn%K6(C{AGM`*SjCnk4FQW5HcPoGGkL=!3l}H#@c8zwSpexjAuhLV^clBxrcW+ z%btad*@K)RC-Gw6HS+g^@QVvP10Dzv+OxlzRZUg|XC{w-Ib+`6oY{=OdfptY%EKwM zH#rmZCUb<_u;wk!8S)JWKYxcOBdF^g2pHkgxQ-c{bdXWLW!2+4&X`@t znV{>KBV60eJEJq?9roAbxfe3Kjx*#P_Um}29<%E>L*8M(j)xm&*KsE3I_3y{J!WnM zUB?;E4rs=vwhr>Z<2ufmcR*)?u49hSwwZYlbRB0ru4Bdq+sHdCpI$8V$D=`CgU64Y zG5e7-$%FA!uXr`tqkr*kIgbmj=HV}9!9FJ;iZGa2AH z0xBN;a`0+A{4sl@GeK`OM`#1g{2_-kzx_o9cpKoG!TLSCGJB~r}(Xmx9<-3bMs}g$*7jG-H!aV8&_iIH4JvbOP&AgU1QY*rbE6>jdu48a#ez#wN7@ zIU2|@t(yU{Nr!G*Jez$R$Oo-;jO1t_m$P4|L=H|g)q@j^U#B$VG?1s+phLc5pN_|o z++cPjHv~5#bA)?6lxV6aNCol}YaPTUogfv+Ppowin{OOOLf2zl zd>Y6%>~A*@4|vz{3?Fm@xqQ8wRVU)HfNO!X=$g&U2yQ5Dpa`vFoHiPQ-d~Q;I%Z~& zBiDC@9xrc$*~{Ay^zw3qTaVex+Yt2fa)j0~Gb6ZFxWVJ)Wo%$Z(97FE5xO4ZveFRr z@^XaMF*AdFw*GeWFvIN7Z6KfRyx~dwa>78NfZtH>pPEF+Q!Ma0A!pOIo7oX`^EOa~ z)-kgq=;m#p2(4pgN6^jN;BoUZHuONy&D-E{^D;K+AOT7IHY|=p%_;oxKF*|!3g3ex!(6*T=5_I-9P=u>PIEi1nPvc1{bcQYNC|=vX4qMvB z4U*tVsKwVB*1CrmHenWsO~$5@Ry;P1I#Z{IC$Z2Dy!WibKRkV+Y}!@Eqh;6X6GHh| z)OA`^2ZkneW~}DgQZ+iCNeyC;j9nrF@EwO}esZKZhOd&4_2_eoi5xWgW{5o|_E^%v zFYt#a3gh^-#;ex0U#S{(hO3>&?@3W+EN*SdxY^Ypc4zE~RMV5tn|unt4LMZE4bdr| z^VhZ?@ic&Yl&pgXzv2hp@~2Pbrtq{C?3I!d*1N(}?@V=wJtKA(RrXBmIPARe;K=Ye z9vQ+_;a6WqrUwdjIEHflr}JZDg^@|@pa|u`lCSZXY|IU@=f$2+<-Y(aOD2|V!zZ4# zGY!JuUHsXwqUEKEW-37JC9#)M4KKsaqti%RvK=@V>!Wh?aim8AQ4jBdq^f4Lc1g)v z_qZNq1H|r*y_!r#X8@dDq&S~AUvx>?4H;gsp2=` z_EB#cxxwPd06uulh^vLzTSet{`aG@06_XQkOM!dO}^+`oQ>okns|w z^69Ky2a8bkx`pB8ZZ5T~zaYO<8YAlB-yiz`UHk{}LMP4@&f#_;JfCQI>LQ+|(|-n8 z!seGD1qOXmTKhrxPE$0$^|Uz+BVSop-bQxn)~bk=ZG zzQBe9Tt{Nw&r0E+!)BZ~H-SfQ7nFrpuWg?(XUIuT%&asH%9|b}%MH4Xc;@s=e55WN z*eB=e#ToK3USaBH>W#4uYcCr@%K*7zPr?QvvI#+}0QKd0$s8zRtA&tg+ zh{iyauAQ18HiUO+jpFMcVc=Vk*TD&y%%)v5<&x=>m zRaW6WPq5U1!eAcH1FS_KkF$0iewt=6!<;M*ytIaIPp8ac#G$@t#9bZRTiwPzSNxEg|pMccnn}^>NToE{OWj3 z(u&4cfpyv%F0(@MTCmPoBZSuAt+#u`JifV#29%CzcMqNiYt$N}%-3NKH*@XCtrzLK zrl$&Ype44_L5Q!9Z%AOija(?s-lu8t^%p9!wM}3Zt#K+e&4sFHZ=n!xkmB%Z6>mO@ zZh6#7B_mZd6?oQ~paSt>aG}obGZW%XQsNEVHSXc|_zSwPNH?C!oV2E>O#B?vB0kVQ zH#k0&4;0!gg|=`Pqw*wY!i@;QQYC?kowm+VvAFwUF&C>+{FmP@<>FIalr!O^UmYy6 zK&73xE>LNmeAkBt6aohBlY;i+(Tmt{we*+6l^V~{$kp=U(RBCU(camXt1XxF_|2-b@Py%?+) z3wkM7FA?-|uwE+Ym0-P0(A{9YT+nO4dWE3Zf%Qs3Zvg96g5C($-Gbf>)~f}*6|C0? zdOKLJ74%N9UMJ{YuwF0dJz%{-(EGr;N6-hrdZVBZf%PUq9|7ylg6;$BErLD{)>{SL z57yfReG06%3;GOL?-2Aku-+-?0kGaB=!;<8E9lE$y<5;%z!eS*FT z*82s03#<pnrh0PACdeg)RY1^ouB zPYC)gSoaJ1Jy@R<^hdBhCFp;^`m~_`1?w|{{tDJ-1^peY&k6b`Sf6K9W`Xs9pb%JJ z5EKUMi-MwHeMwLptS<{nfb}1O0IaVFssQV&g64tsH9=Ki{imS$V0~TCLa@FeXfasd z6tonq{}QwutZxZg3D&m-T@BWE1g!$=yMk)L`ktUQV0~ZETCjc~=sK`|C}=%cKN7SN ztRD;71lCUkrNR2Cpa!shCTI&-KNqwWtX~M)4%ROP-2m3F1l^t? zD(DDUe-m^JtiKC70oFeRodoNjf=+?;FF|;mvL$E`@cxzV0m@E;9TId4*p8qPu)~7J zz>WwS2RkZg0_>QeDX`;$&VgMf=mOXYLAQdP6m$t}5Of*razT#z-E*<4!Jns@i|`Qy3W?XrgO(s!jy9bJ-X4J|~b zOx@kt!@1VBeZ9LS#UjJ6A9Hu9+ntopmm`uDU|5QVyf_z0GsDL^so{ zmq?j{m&o@C!M4DR&3K4!Iya}%GIJ{}qf0Y(J+@1!<&0E2(2nh&-QA40ZM}*_HKrDpe23Z_ zq_eJ_El;j9+uMFnm1fS_liSzbO9NqN_CQCkl)2VWCf`+NTUy$BdYGb{=AKmzoVk>m zo_nd8xo1^PH5UUm&%M+wbI;l+S+9GLc5Um-Hg~kCmYrK>)wXlXtXg+&nN|DFEwgIj zxn)*uJh#lMmFJdOwey2@^xkaGo;mWDvd)pely#2$rL1%0FJ+x0e<|x6`Ab>n$Y08; z+SN2~wUTSTIor7>*WBLQBRs#_#BjHy5VcCpQnTM0~ekYy_^bCr39coN1$h zW;?Szy?F1@+t%HEU|(;pyREgoyRAj7Yo^O+Z^^doZp)>K!m0;Mov*S5h;HgrZ%+44 z^}+JFHzKBq%Uhm@?hj&QPp%JdZ@HOFQ>R;KTQ+b{JzKGqxx|TCY~?ZHxwSUkDJly% zs|=MnG(vFjnFyx}rcr;z8&5Y6ueXwIoq?&hNXRhanR6R?Z z^W1>#u9#^Wu&O-DiCsR+B%(5Qb#^FX%u;VpOJ{4YgT~SohodU4bXPk|3-So6nsD%XE19<2tF5EXSw+d zmO9JLXE5t5H=n_*vphU`vp(p<)6C4XJUq?JJj=t=%*?8NjgyzBgT-dm!gI?!%fr)5 zGiG^snwfc)hbM1ldLEeN;VGDPj{K!k=g42mI!FFe);aQ*vd)pely#2$rL42GYe!eM zHP_pfJJ8dX+t+cRM>W<;!@WpH&w(`EC-aPLn$j@CgHCB~p4q1~Hs-tj~#@sW2VEOu44)qTh^`T97UzJMzggwH6szOL?8b;D-rQ7Xv09A2ri(kqjkiG4D z+q!cdZM*PF+tg#S={B?bU~cEWUD;gMKGe`R38o>}+I}$C+14j*cBKqRRmo6=Kjgbx zJ(^`JG+5iL?f834Vgqh-@g(zJ7OQf#JW)s{)lyxAp8+)hamhB>k)$RN35(M z{1K~J5dMhOA_#xPY88Y(VzmjvAF*}{!XL4A3Bn(-b_>EEvDyXUegv<1yps>Co2@-$ z-d?pwLAJx^)SS)A2{ycQ0e?}Equ8GGjv*Al%a?AACxliw;V8apS7P- zaj!tilZuBQFvmfwk8TBk_cUwK;Jow&pGQbNRXv+{jzkdwQaHp0HB4YZ7-RtTg>wNB`>R-+IzmSeqZiJ)_fOwe&8o>U`QBL|>hv_aof6SmK#j6K+dM zJS*{RtV!#+gdipQzBntnk+H<{5{c)N!aS|O1fkq?0zBvDm{{UPiNuR3YlY5=Y@v)v zHzUfi#LE(ims7SXolOzPXSRxqC0>+G6Gq)_RWtz%<}*CrCLBbCxcy2K(4 zeUWZtEOAdF@kYPpV}L}5&2m57gsHvTH2O)7kl}Oy5_%y!R;uhIwSf6uQQzhKpm9cv+vdtr~6g6>{-ae!eX6xx@oFTBxf2DcWsVy4ou!`fF<$ z$xlu;LE?*vFD0<7FXNByr7e7|xTm|cYtb)VxjovkX-ZoD>Y7UCadBYRB)*csp8hKG z$88r{Qeuh!#C>(O{Y89#h;MXor>vX)@EC%9@{Pnd6N#@UXivNzFhpityRt&N@8Cq5 z=pg=nFPJHViBqKpeX0NH6<2&$v95g#w+H5_b9?g>Lxrif3;hM|>saEa zwzaHuVZpXy+Wb6Wg%iKPKCY!15%*YnUfVM4u|%C;C4P+?DigoK2E?21I{uM7mcY&2 z6|xhQBXEpT&fg~!zf1gq&=YW1XyQ*q)VCz8tqI(t9css8m^`&{y9YZk@t4G3seS&2 z#k(COw+ykwKX9jIAMOEdN5f^qp__wZTh%UBWZ%D%7LL9oZuz)o*74dmJTP?{N9$Ed zhw_JUwD#dx@sM8A63=;_m>Q{58p&ufmatYP}0%wCH?l+!q zvOku@^X*QQN_}|f>1R8RlVmE9tVqtoIYuYB^BLXb;7&{Xx@1+ERh_J+QH7+fPA;IA zNjz_Lxe7D^k`lgI=$!jK#@iSgmh(l42~m5|>T4HTD(ABF4ByJj zdGdPPK2sV{!#I%66zV$iqo)S)dka(fLHr(EapGbui8rMc_^~ukoNe9Vor{$!W;k6O z*p2VLj1(qoJBr0K)8kDur)*D*Pq7zY0c<+zN$omy3yyG{)n*vkk{=oA!R4h1l6A>V ziR8v)Jzg|!C#FrZa;ZC~$MAD@#j#D;L^a8VD$7pdX5w;5+&59cZQj_Xjo8piLB(;4 zZYxV}O>W1X!o#Doii}*u)yjLx2HR8=ByULGm_U8Jzna4WM-zH1iJOcUx*hJHsA5U{ zmP>q~n9GlklNI>VO7H?TDfEz=v5d}f*(h8XM}~|R#-?yBZq82@gl5>xt;x0ovTP^X zf|D#SY|`4LzEP`Pa(A*lk@#owX0R973yF~QQe!EbG*c{zTb85J|F*Tw(6kT21l`*E zlKT_(?qs*JEI&Poo26-2cd1H!3yT-hn>>(6{49z0P~bK=%_*@YZmsK(0d$0JO>s9` zyO@7GkvyFEFR(jAJPG!GL8l<`+(b8B;Q+F)FfY+vg?KY0UYIyQvBMa9%e=&aD$AkR zmnIHT>=?!t=OqqRSz(HOW#TBsPGaoTyu{HeD?+iaNt~eA3mAKGUgAWR6{XlWB=Qt{ z8^&Iqm&jLHF^skLNo|j%n_jfKSB!f+HZQWKIDrkbuQY%D+Z2&!zT^{{_XaXWiI*L`DSXG>`^?V^ zFeE>i{1D~FGq@_f=8T`2%1yf&lVd#2lfjDJwU14hF=8xr4sjLw4P72f#g@DqOVd5Vun{p zhOgrk&QFjNh5W!pNPd%Yy)}u0`EJSZZG3LWw!%U6U9ev-ao?vhK8d!`pns#p;k_qK zDek3GW2;BpCUE8_e@dnP3@1cGhFJ0!5Zyr)|1$Y2u-_sD;{9W}+hynRjotzze=B)@ z2lm?~&mX{kx1c}Kb*K)WycLpvrvCk9@_*?axAup9ytF3&N=@)Lu-_-u{{!p~3i=n= zA7Mm$dYicAzybRc5*P7a)Bw(^05P@{@Yb->$G?_5KA}Pan@pR}yrlRhyx9UMgCvxL z{V6Frh4Z!B0`y`pK&6yiWn10e7lt-B(O=`jS z6wy;S>v`CdDaNjW6$xxJymzdoxpfFRk5AQZ2yitHAH1R(^c_maU4#BaL94<3thDpB zV1H52IG_xw7C=aD$>2qSMiLZo^+|t0^5IQDtuYpib(ChF~o7P<_OAb@>7WM`y>>dc6lI(ASP(jdJ zAS5?G@HPmYk+^q2Xk5^{AT%lH-Po`0Ov!JB$Kbu_rRMuVct80Qk+l~j?}s4tNI@Tg z(4z(22cgFa`Z$E{6m&m?o-F875PF87&p_x|f<6bK=L>oOLN5~ZMF_oI(3c_fDnVa? z(CY+!4MO(_`Z|Q(D(IUKdWWEILFisV-+|D31$_@f9}@Hf2z^x0k05lvpr1hK(}I2m zp$7#00zzLB^eYIdiRd>F`i8{)7X9Pc);J;j9ztqL`XhSECGLM9^nJE$o0=e1M(QGiP}SU0KP)S^O57+oZxB=j=S_mn zf+Itsd=eZP66Mq2$dD*M4~`6p@{8bnKr|i+&W8ov2F}L?Jqnyp3VIAUpB3~taK0eu z@!)(#&=bJE6!b|5?-BHA2+NvM{#gk3NZjWkd{EFAAbeENmmqvX(0@R< zU(i<}JSgZtA*}fP4G1ef{}+T6pT7-Z#pmxr_@ZchAHs^yKZNjOB<{x$zFp8yA^b!^ zKZo#B1pN|!V&oOJ{MQhc>Ad{E@yAAq`yGUzE&2WcVa4n}LHNZI_h$&p#9sav2)|n5 z{s!UK3Hk?w6^s7`VPSEF4Pjw%g#%$>aRuJ!(;M#Iryci)x+Vy}uOf!eLltod3)L&| zHh;b;Z>$0m73DauhGlW6z`Oh;KE&41gDkGHv5HCve~eA5sD`kt78Q6)?t28rbD3im ziy$ncq+$t#9}tyg5dM;&6%hW4psOG(Vn8RLHi-H zUQiE2WOb-G01;UoD*7O@SyB%}WUHW~5RoxdaU3EyNn8#hSwVS-vWWWya(==wkkqI){cs^5IG|GCLwZM&@@C&3OWxF8EX|6AtGa~ z;*k&;mekuIG9u_v5Ge|J3`8abJq{w%f*uc%3xb{ikw*%8B19f7=*bXyoS>&d~PE@=fBCKF4EkXYQQAf~Mafb%`KP&!|eq6sDqG}j?6DI=q zF8E*p$M?4&niQSy`23leSo%5ip+5T`gz`|u_YxJ~uJ}Gg)u8(!MAe}CF+}G})jx&k zB0)cg=u$zygy;%EzlP}5g8mz#s|EcIqOx#R`~jjHB<@cT-6ZJG5S4|i;x7=Dg{$Ik z5LJWj9}rc8?q3jXVU3gx(Vc=Ei0%;-foP|o7)19ADuZaRpd>^O3o3``F+nMao)lCG z(SAYI5Irqu0YuLTS_IKCK}#TdR?sqto)feJqOydgu7c=giK~IAEMci@ASz2(YBfZk zAgR|v^htu&LG-DDu7{{BVW|xeeU`-4LG-zT>LL09K^ch35|-Kw(U(bFBSd9brM5v- zhE=L5usYxul47YF{q8%@$plRhy(hIJk-91M2#CsfOyLhM+L7nU8cVe%Qf;_eMc*RT z?}Dg|)>J!0WwfUDK=eJ5x)-AF7t{sO4++{2(T@s3Pee1%fT;rzl@Xlk1FJ>i4ny?Q zlJ6))9}sjLqF)k}gXq@;V(#ze(JA+@8b_Q>lv({g=c&5@I1iw?Ql-=ur@h3!<$^?l5Ne z-p=8Xk=j`5ad<=E_xo`IIsQ_QFH7B?x&vY|+*5Z#Oh#l1zW`7ZyCZ?APl1?>&D7Iy z_nDaV42a1nO+6E0GD=g=hM0`f)N>&wqcrt=h{-5Ty%1tDN>eX}n2gfYOCff>nErBz zZ4~rMh}8?a8)6NDUIVd4L9c_@c0q4|*o}hT2(d>9dNah@1ickvy9K=+Vrt~R6Jnhb zhkkh94VCAk!%YzDPQ8a1`d*0bm+a`8FWpdi^2SmhOr$=96pbB}j30rR8vXZqRJ>nB zjio*gu@jQ}eu(7-eF|a&fEpKbx z&H6`OrPBnducy9IWyMptV0hf7>MMT1A4=DGeiL+mKeTI7-%6ml--g&NV(xb#@olm7 z`)KPAs;siqHz77Ei9d$K4K$B(jCR z8qN}d5Pc6^B(jCRlG^bu^4$QJs%wMb+O zebrhdvV}fL%@TnS9Xluz*+S`M7GdjdLof6 zbcUWtWD6a1Clc90N7%7MAVeqEiA1*0fpa2}Ep%d>NMsA01t${OLZ`fmM7GeGZ6c8^ zboQD^WDA|7CKA~~2c(Haw$RaMED;FN8D=7pEp$4WNMsA0H6{|-LZ4$4iEN=`z(gWj z==3j<$QC-+OC+*|4&V}rY@u_vL?T=004?e`P7COXRl0+g~ z=zJuR$QC;2NF=g_jxZ95Y@x%6L?T=0s3DQa7CJ#lB(jAL24aaoh)(tqiEN<*eMBN# z=+GUJ$QC+lMDGTTSfvXa?8nwXW$_R-X=WVVkcXCnb`)HC@GTTSfw369Any8h`_R&$!s4@*-B>n zXs#BSkW)|7wvyRCnz)tB_R-X>WVVkcZzZ#RG<_?X?V|}?$!s4@;Yw!vXcAX4+eg#5 zlG#3*zeOhG)YDY1WVVkcb0xEVG@UD%?V|}@$!s4@=}Kn%Xi`@)+eg#7lG#3**p$BtlN(e%Gy3cC~Nx&p{(sAgtE4e5X#yjxv0UHcfJ?Apf&W!FAND7*GCLfN&C5z4N8j8Jy%V}!D6A0w1q`xrTCy?!u4 zS=&blWo;iJl(l_?P}cSlLRs5K2xV;_A(XX!gizM@5kgtpN61O*^@9=0+CD-kYx@YH ztnDL&vbK*9%Gy3cC~Nx&p{(sAgtE4e5X#yreS}cf_7Or^+eZjxZ66_& zwS9z~v|c|Lp{(sAgtE4e5X#ygG zWo;iJl(l_?P}cSlLRs5K2xV;_A(XX!gizM@5kgtpM+jwYA0a2L*AGT0Yx{WpNbB{3 z5vFVVc>PH0^@9PH0^@9qlCzAB-?vw;!(`X}x|h!gSq!yndwh`oYM_==FmU%5M8HLfN&C5z21+ zF+$n3j}gjl`!PbDp*|m=m%5M8Hax!}TV1%-^kJpckUOyONy0(wkkBnYF z7-71$kJpckUOyONy0(wkkBnYF7-71$kJpckUOyN)8NGfmLRq&TuOAt`elWsx-G01& zWc2#M2-9`@@%oX`>jxuD*X_saM@Fw7jGT;KKNz8`+mF|ej9xz&VY+TVUOzH={a}RY zy8U?l$msQh5vJ?**AGURuG^2-kBnYF7&#feelS8=w;!(`8NGfm!gSq!ynbZ# z`oRd(b^G!9kGJ5@Bgz38d zc>T!e^@9-OXIBcs<3MwqVKkJpckUOyN)8NGfmLRq&TuOAt`elWsx-G01&Wc2#M z2-9`@@%oX`>jxuD*X_sa2cPuL_sfhNKDk|Fe*WN7*_DhfiRs!tUO)J#b(M}SiRs!t zUO)JVbd`=RiRs!tUO)Ksa+QuPiRs!tUO)H*a+QuP>F|l-BJ=YH9}uo&wok7geCjvm z*Zs@u2cOri@}s4guKSnQkBnYF7-72ZUtT}>Ol+l(mSVc@UtT}>6l+Q6=MO%VTFGpm zUO)KgX(yxC4@M~K_T%*+2W`wdk zJ{Y0w_Aeup-S%UIvTGkBl->4YgtBWNBb43tV}!EXzl>0J+mDgM$MTAO?7!mUca==- z*Pz!AMks6hc>UmGa8-WlUq0?u$;3ZC+g8bFDazVDUO)K2S(Q%x%ZJG-ncGjVAAC%# z!-v31IzNB#0k2BNmc(>zA3uNa!K^Bs?bGWAAHRzEb^G!9!N;Pi{M5gEUm$K~;XXPp=<*$|vU6_VM!vpTnv0vweE~ zXyE4$K1)-jbNlJ_gHOz?t{uR0z2u$Ig1i}u??^X#-_}#FaJp}n76v4n@2ySsTN}Qe zFTcpSzv@ZW)>0L*>Jzs0EJN`R_p7D87fWdPerRw(Z?S6 zHCd18P(4t6yvj;e7x2ySp5dXf{M7UW;&4lG0E6@lQ=o;Y%k{CPt-tu*Q7**a+G}Z;0Z%2ONXuTQye5 z3gchYisRuDRrG-x{L!|GzD2_!eu;)d{0b@L4K+whHm!8os{gst^yYVHuCC;qV12e4z?oq{0`g@FgmI zsS01F!k4S?6)JqC3SXtdyH)sV6~0D=uT|meRQP%ozCnfesPK&{e3J^_tirdb@U1F* zn+o5q!gr|fohrnGXZSkrRUsZa!!jN@!{K{X_&ycBUxgn~;RjXtAr*dDg&$GjM^$*A z3O}a8kE`$#D!gBXpH$(eRQPEXeny3#RpIAU_<0pRpu#Vx@QW(^k_x}9!v9d=S5$}x z$MAK2O@(-949j?A42R!P;Wt(IUn=~T3cszw@2K#*D*T=bzpug{sPKm>{E-TOtiqqD z@TV&LnF@cd!e6NHmn!^~3V*G_->C4vRrp&K{!WFzSK%L2_(v7u!7qHB|D!@Y^o3#tjXubu5%|5j9Rs)zA^(z5?yRmJRO zF?)CQEf|3tP4WM(>NEKNYAiWot+ku&7K}|=tL#?04d-U8&0b{hw5)1sC)|j=$eM>n zwf}!L>Sk@!p4p7*n7dJ(52dAc`&z0?8?|pXqi`$QT)XdKFsfS{)iaw>xaoDSMjd=8 zEw#_rQhnN}L$eu$JMiXe)X|4x)PA2)$Fxz$XEO@7{LR& z2Yj5G)<&J1&8YKpH|imEpWmnp+Ng`O8FlO2je1Dk=Qrw++Nevj8Fky-je68W>Ar)$ z?t8R0>M^q!_1L)^b^E_>)Z?{Lcg$uKzRxh%(f7oMV$=~|OFc;&_2k)%ddl35dfG!V z>Zs4Cr)#60F`H3${eLy;ncApl&1TfI=Wf(<|NWMFo;K?Fvl)f&xy+SQFZ%b5da*X@ zC9@gz(zzS;FmUQ++NhV$X4EU@Zq!2>eaC!6f2B6+RkIm&_uP$o%|q!vzfrH%M!jw} zqh3FEqaM;S<2ULJ+Nl4--g&@DQR{Jh`yO-0-O>rYmpgjrs7LR;9liJ7JJLizL_|Qk zfD{2m${oFffPhpfDj?F9CMqJLl=n~eHZ$4F(T#yDtHtKBG_@MNsh9WwKCPjPxlsQZW=NRs^+G9x4GM zwT(h;7eVd#i=o;weQGC#+9iV89Z;w}6l$*sYM(sR0V92ijnqL3bw~sSe*h`l(GB&f zc1-hqPN9y7ppFI<>KKLkLIibO9_pl#=Ig{n>PrfBN(6OU9_p+SsLl-3ISO@N1OMDi0CW87-9_oAlo9_mNx+#LX z6;P<#6zYx$$}JCd&;Ll>r%(?>Q1GYavUlGjBT&7VyYEK|^^*t+{>ohz%Fx}%LOrHX zzlfmV5AJ2540UuC>Q@T&R0IWo`!5S+=z{|b^^8LOE`ow>2xOrQb#xZ$IfZ&5f_f#B zRJwpdrKeCCL{J$63YCdMWfnof_As)|XXx8uw)wJBsB9vr?D9~Cz8z+va!{z8BB)&Q zP=-4C0H&korcilAPMP^hXjQq@FI)uo{Jm^Wx=_#}S}2I$ z@9>xQDK=6)Xry|IBGpSCs*jOzY7En-`ckNVBB=fWg&IJi28y5t$wLh>5~;CFq=r(c zVInBlu3ENFB>>b23N=y$HA)_8jFCu5P#$Wrkw{HsBDI7fo`6E_rBM4sQ2XVf4jPHnTTG-5 zQK-WrsLulmb%a746+s=7hdOQ~Qd5~oouE)BMNnS`6zUX(IxT`aBM)V0_2M)pQgrpA zMYMVmzwuD^A@72b=9|tyU8Iq^B#P8!d8n_AK)uaC(bbC<(dtF~_D9)BT{QwVgMqq6 zBlVpqQrG373@s~phk>H27cHXIi}?MQvXQ!DBvLaOC^wDNT~VaqZ8QOdqN^7zqScG| zHJ`FjhE^}W%S4KYAzqCXd{tY&P0kXf3u2~zggv%zgZIiiY|Y%ik81w|HSgQK1L$7l8F>u z{$>>|f3wOjf3qY26kYyi6)k_W$}fMj82Zk06%(nhw4-+ub@cAi9o=H+JI~b&R1XT( zQv}sZ9?H-HoHYzoZwl2%1l2d7Q2i)We-YFGd8ipi?!J$iNDZV=gG5k+0}4fV6ts$V z6tv3kC}8~>Ql?)`;?(A={{p3MfYB`iuPW#{)xR8698%@jnpbp zq*lvE%Fv&YZ)761hC+QTf?69;sC5)-y$I?PX((eGgKT0VMVC}sMN2BJe_~0cq1{SY zD7vK5Dq2!$m0wb6K44_-+ss6YE~&JNmQ-5hmsBPM6kSqj6)mZ>$}g!j8`>{n3lpgw zw4?77b@W}*9X%nSc2lT5BB;I6P}coM`cw=PsRI=1pa|+vK%ov(sLw@EN93W78i`aa z6RBeq>I)Inae1f{MxeGbP$wzWmm;WB@=#}tKy727&QhpzBB=8Lh5Cv@T@XQCl!r3( z)7o|>QgoL}t7w->tNbpN#(o*y!9dYtL1PpkYoPh&r=?PQ>?(&oD+YQFE}oA0`j zj=qb5`kq4F5JBCPhq`41YBvLQn?l_YLAm9j?izvG!$94mQ1?Yp59FbKFaougfqF!t zeiT9d6i}$2Db!;T)GzW-zZ!|uJ|ZI(lW)ERfJ#oGQiz~Z%0s0#5~)K>q|#8Rv?3@JP^feiD!m9QgEW-6 znUP2xW+Ii5LS+&`WezA*77CSB1eHx5s+EyQea=KGJB7+2g31|CD7yI6CR%)IlV5yl zY&+H?Or+@IQ=4e)s%QfU({skHrxC6$J@yEx56iY}?N ziI!B_{=|~X1c0JTDs7@Al{Wb$mA0Wq`qUXFQp0FRA1>!myc8eKuw@f6Gc#yOC5%*`i3jFCQsG+Zh*eHxjAK4Acr5sgFdF zS}7l?1b|vap;n8a*2qJxH4>?>nMlz!c{b6SJe&NQJX-=l(KUHC(V9G){F*$gp+C6) zhKUqilV=mH$+O9?$x8?*x+c#iT9aq{6KnDe?JRMHi4RahZB?QzJ3UyTkbxj(|*dHC< zW+L?+g}N?+`aYmgHz?Fi5!5YdC}V&2bccx)U6W@Mt;w^=ugOaYsJk>$_e7DpFCQsG zLxP)$)B_6jPz3cuK%wYDL7QlypiO?EpzUWP@~ao^!A2tWkcm_XjZ{)mq(bE*l>kt5 z^`c$0deJVwdeNT3NThyXB9)RxDwQZwspTV;08n)GqFuCl(JsGw(VpH&q#iMm%0MHP zQ5306@{vjasLT{9iwG*KJXCfgk@}H|R1ON2Qv{VOpisFfR2~sjUTG++p+9^2iHTG= zg^CbC<&%ao_GeE&Gf;GwO1o&6O8Z~EOC<|Mcd4|CcB!=g)w@(aW+GLTHeWGO^A(qF zK4X6%#zK{#P$flBrR1Ru{ejpoOr+@QMZ0MAqFsLVqSeqJh&^GT%F;-c6Gf`Le54Wp zsse?oD1wTThcfh6Yris)szjkGi=e6m6pC)0X%}ssX_wzR(>&M6-1n4;R1F%bnxaV6 zl8#hDK-H#Dbwp5grJ;;%ckvq&sd^Nuz6h#8K%wY5PrGQHr(J%Xr@e`hKJ|==6y49$ zF51u2{wMbHH1s3n?+jE6+I-QX=4&b4e8zr+WT9G7sMaE=HqubWw$6OXM5--?YA1qf zA5bW|_|z_1d}^0pd}=YYD(DpxDZ2R7E?RtQmtTCE5K!G{^K}kY+)ib zltK*?K@ATm)CdYSQUo{DKTorjiPTsMHBJQeMnIv)Q>Y0dsEP7WlMOt&m~Bj? z-lR}dL{M)96lyAknkIspE)8YqaoB8UBK0Db%|ns9DlbhQ8o1JD5n( zWx96JGF`j;GF_{YPsnB`12u<6YOW|!^Q0qX=$kxq5CioAg_N(b{3V{MuprY9o;fW+FxR^R$ch^R&zF z=a~>tbnUQRw077ozjoNZ!APV+m`Hs_`_x8JpV}nfrxE~aGlkkBf{Kxc+G-?HNtsA( zqfpyLP&)z&wUa{a5<%^jhuUi-QlU(w_ED()BB%oag*r%~4vC-+%R?P85~(mIQb#G& zF%i@k0fjnFp-zaPPRc`_G7>2l6RFb_>Wm2LY(SyTQK<7GsITOqE*gncGA2@VmrA>6 zmrA?*E|vBKfTFup+C{rm+U0ktG*2=TspL$g=q{CZ(JqyC`CTd#0_r;LQ{RjF)D7uA zW$tGrQYn~7-K0>rL{PT_3U!AHwyJk1ogW- zl##!#HK$>q{-99LMNlu~p^W@>tvM|N^^!up5>2!P1dR2q?Nt*CAS_>yTfjYwV}BOiZNcGF^vg znXW^AnQlTrC8y1oLezXIrJK*#*Nd5%NTs4ssYOs}0t%IuLLm`UI%z1Ik&QvjS(r$r zr%)M0P#FUXm5D-S7C~i^hH_*xGEQYIUM5mew4+xNb@a;8 z9o=kXy9*zvDio@!2&$Sil%s}`aVngNR80z1O9WLrpip%vR9z8NJ!vSbk=JmTBbZ3l zr%(+0hiK{rc7Iz)?49rBA$9flU4mSG}A7oR#r zi%%W$i%%WvjZ8Bv)F-r0eJbix8>IV`v9A})GLfQ-PaUGgrw;kWrwIW?7oR#ri%%W$ zi%%_v{+Op66RB9*d|O4$w@tqJ5&&vDh1wy4+9?lZXt6|jCQ`d7)NT>fo`6E_rBM4s zQ2V8!90!aH2^E+~(G{@{(TZ4y{EAq|=SH9^GEhfoq>hRrbxb}|M&1o#j$)urP^gn4 zs4oKwb&5ir7D1hnhdO7Z`6@AyI!~d#5DhBmG>S79RcJ%zda#N_gBB*-- zg}P6n9*CeG%0n6YeySQ1sUIoSPa>$F0}Az+Lj59wdLj*FHnQ`nxjGXmx<{--v`4H% zevjCMfOKE*=O6|qjyidd)oidbV`?z2#IMXXb_BGxItBG%X@4)vMlqbp*aq7|`D z`4zEFLn~q%Fi>8?f>1ie* zpz=|u{356V@=%5*szW1HR}`sw(vdRu%V;zMRi8pN z5J5GRhH^GG5-Ap{359AZf@&rWQhQ1`hdGDCF*xTOXzFb;r|1oNyBYqE%Vc(raE^>;8L`bd z_A@9XXIa+Qa-8#xc$Ppp=@V(oc$AZ!Z^l_xHCf?5CX+KfeZFnZ>3qyAo+9+hot`Vl zGUpUiS+K$}NMgY;fCD%VZ#!qiuOY)W=WN*;-oddYHOzFruh#Gm)G(9OFvmHUTf>3` zt6`yYQCtm7_xO-sLHzE4!D;vKKreGHkFzWYSBJ099=^@Fn(r9mDc}ivif&NY;#>i- zUE};X9vAenPx&tKxz<9HQLeQlm>c+(oBXic%(sm7!*Z*0Tf8QZfNr~o?-{?_ZpT+n zI@Jzsx7`k%Y6pqKUY!~a$=0xs*05h&!#=2CKdIp`KP*T26~u2mQh|5O0bA$~$8?}i z@;&2+g>(oKmM^r>&^4T2kQ%;po-$dKtT-tS0ZMZZ%D#9gQgUY^xf7i(+-FDuIt8lQ% z3I8#fLc^g#WJ7l3*yj9+Uu_LfNgB~mr`!26>C2(cyUxd?+EC{`TrGBV-iI7+r%>ku z$k|EmA>g;{ap3UHVe=L^W;>s6dDA!m#0OMj5cli5Jxg2FB+ z=7IvypMtF1YYTGlA!M#C$QcyG?La{xeADe5dUe3nY=)p zjvx7qd}gW0X9~*9;mOW-^x-je=gh=gf^tfT)tT7TixZJ8LAm83k|!u{9DZeJ4cs2C z@GU_RN8nj(YfwR)#W2Av(LZTeGN=^C zFw$dK4h$pzq+$7>3LL{Ik6{%sjQW#?RfDQ=3~P7{YlC5pKWSJes4mB_zQ?c;7}o!j zhK+-o#NDmxLu5ouP|l6esuCXv%xO$L0Ej&N1vQNuRpB5W%$fx?j~jVZ>+~@}x#g{U zgEgL{;JvrR(lmnGp`)cbv}q()+)7S7iYsm-Cmziex04f(;fg!RiN|uqo#e#hxZ*By z;y1YBZgS%BTyYOM@dU28mz;PaSKLQVJc%prCnuiF6%UXTzsVI3k`qtiiigOF-{Ojg z$%&_O#Utdz)41YMa^mS+@fbPr+g$NDIq?jxc)XnW9j}E7PCSb% zo+>APk1L)oC!Wm}&yW+p&lS&<6VKs_XUU1@a>cXd#Phh~Idb9;xZ-(o;`vqmvY4`<-{Ly#jEAS%edl?<;2Um;&pQ3 z6jADxZ?eC;!nBagL2{xT=8K!@n>A|5jpWjuK1XocoSEATu!{1D?TYF-oh21 zk`u>p#b@Niv0U*vIq_Dm_$xW_Hm>-hoOnA|d|6JsgDd_iX$GPGca^e$Q@hds;NuD@~Sx)>VS8SCN zpW=$`a^llmu~SZbhAU1YCqBy+2g`}iam7jH#OJxt ze2FVgBPYJh6(c$E*IaRWIq^4KaYi}uw_I^%Iq?;)IIEoaDp#CcPJE3k&M7DUjw{YB zC%(=V=amzG&lN|=iEnVl`Q^knx#EIy;#*vCVL9<_uDGb2_zqWGTu$ufic89g?{dYZ z<;3^6;xcmL`&@B3Iq?IoxPqMcAy*tFC;ovet}G{h#1&VS6aUB+SC&uCsaK#Pf#J_UIjpf8ox#FgB;@`O9=5pd^TyeCV_;;?jm7Mqw zuDFey_&HbHPEP!SEAAjCe#sSgk`uq;in~aO%_gq6o1ECp759)6Te#w0a$+l2+(%Aq zloN+>#gpa4F0OcroH!X*JXKDdoGYF#Cr-f?&yW+Rn1Ew}n%xsPwT-4DzC ze9N7FSRUY8?)Jm-Am4JYAC`ysmizs%Jj}N|=!fO!e9OarSRUb99`VESDBtp!AC|}X zmdE|D{DN z;fLk-e9ISpSl-}UzVgHJCf72F*$>NGd`qhzmbdwqc0Vld@GYHwSi1R^N&K+9%eM^n z!}1>AGN~Vy_xYA#epo)>TPE|v@*&?cg&&qb@GVpMVflz}nZ^&xANiKZ56hqUmg)Vl z{F!f=(GSbVe9O#!SpLGd%<6~b6TW43KP-RcTjun`@+sdkw;z_j@h$WEVfl=28R3WJ z?|jSrepvp&w=C#~<#WDeVLvQi@GXn_Vfm78S=9N>p#M!w}BKP)rxErfe9IAjSZ3v0j`G7Y8{cw_AC}qq zmgD@e%)z%D?}uehzU4$eEOYTKC;MTUn{PSA56e7!%c*`?=H**X_ro%rZ#lyc%Lu;Z zOyicO(n`L#?Tghdy0<6=@Serm&4v~7wiMqjvCAkR^4Z^ei&EHET!Jeu#}$(ur?oYg zbRo;tIav za$Ip0u9$4St!=9ETya&dxUz4}6}aMRTya%jaYe4UI#*oXR~*F^*Wik4`id)Y#WlI& z+P>n-TyZU>4(G0_=PRzl71vSfbHojO#nrgtdP*aXxQVaW^AdF5!JvWClp}8LEB3ss z+*jO4X~7Y<^c8zvD()+8qO{_O+xUt-ueA0RH&fbj#O-~>o>x!%id!fhIO0yeV$X|@ zeZ?)g?cBvz?0FZkuecRg+|5_)c|ESLxHY$X_V5*Z-kRqtZo?J#@)djDZs#j*%N6(W z6}RDb&vsmKKVPxu9caEax90|IfUmd{x8@F9@gQGuXRf#-7kh}WxDQv{i7OuFEAGb? zcjjV`@D&f>io0;dqkP4KxZEQRxWC@S1a{yie0k7x?3*Tuf9v!|_nHm!m z5pi&}$q{jI??!luhs~76lmW_mUfYq>WPNT*<1|^SIF;$zxmC-XCGG_t$%BgNRtYch zz*XkLRlXe)R5Zb=ETdZ`yygQ}Sp-)(BPJ*^!K$pJTP3^*1Xr0CSNTp%P*j3dSyQ)4 zcvT3lvLLQ=YLJ<525rj-_o_A z^m01kYf66vrC0ivt^=i4(HUM-dJUBR*tc|DD7}_W>6+5(q4X!drRzcIPn8XEZ&c}T zNb=GP0FcQZhpXkimIjx%V8GfN;ir&yhcC+%C%LO1;xFFX&AlEq{?Q}rexr88|cX@ioO)kjy zT#%a{klP%P_BtT##UP&dcj|$d%*vZ__fwL0cfdQ<2AE9aehv4;eXDXme4FwJ{`~^~ zehr6vs}#Psev4I}?^9mJC> z7^QH0VU~Epk{n@C8DS}ouy{P7BVL82Il7YZbhdc9NRFHi>dc6Y>VGQu^I)T8z?#`Uaz5;`=rV*7$~?5Uy{-|Kr<@^t7ZXDe-&< zCDnL_qEO-)oY~W%$z_G1FjDkg6s9TaLM~b~GeqFM*x=cb$xt#*wBDl1B`-ZfFeX8tSdEaTXgZXROW)L0 zQJ;Q|m%gbB#iLJ;(vy1DqV$@2GN24zBr-sefM!G)NzwHvqo!ykl*x+}9PO>CnJWWR z6X`mcQD&n56lK=vvmlt$ph1E^ga5_`Z;nxV;0}z3#K^2DD^bLttQti&l+B~qx-WQZ zZ14_m>Fg*wDZLA2*ObnIa%fBM+ZTKwHu$inH??v_>c{RVQ&4c@9rse?L^%n?Nt9DV zkqhPWMv1gBxxCycHz|4w<<=C<%(r% z@PK57SrVAO(=fDl71u{t1BFRF5zm!+Zh*V7!4FC4qNpe-{RkD+lrDyf`IP=y1J_2> zmuVL*j*1iKUr=$4a|u*}8<{q)4*C}i-3czNBq~V^e?=uVhNVy`AJk_yEo(Bqa{yH59b%RxU+b)en~Hr?tlWLej>DWQYyP%=qaKup!yJ zcT781a;Vk&r2-5MAvy4cyDGS{XuR6HatYYHUhQ3}e7tfIugu!Z>>y>;!N-ckwK9Sy zeCRrPP-RVAtDq{LxWYpad}bKn>6BGbRZ=z_Rn?TOhN@}H4kEVIQFT%@AF8e?S_9Rf zMZF&uB5R_Wq-X(DQ&Y4Ss^ux_Gc(pkwMpqhsJ5nb9aKkKI{wVqQ`FnFGhY}=Yq6n(1p{R%IX({MzULV0{C5Uk`R9{oN0cxNv&0$VvnxNZ5f*I&!rZ@CU9@lib zp02j~1?MvbQ|lKz3KJ7~3T%iPk}E5L8fvbr5o+YQGTeK#p2Ojn^p$;1Jj;JFy=6zh9^gZEOAf$#SMtzc*ChM2h-ilCi zqJGJX-avFhod|0!)JenI8Fh{y2<-ztxX;pe$G0U3a~ITwxYt2lH11td*LdzB^}U*I zs2kBVMBOx+?x=fwO%paUm-UI@eh6t68`3t0Ru#zHKD0P`fI`swt~4@JK{mfmHJmjyU-Xk zhFsM^G)8k(W6@Z0RlYMKn8xUvYDWMlxmmv?t$rLDN2(u;#%Zd51HBQi#X^R$VK}4j z?h}Sn`X!IYC?lYMhK#Ul%m=x$=qsK>=}~OyB7)M4Z4TXnA>(3{Q5a;r)_U;&1DVK{ zmIN8>5`&DvAd|J$L;fGg6t=V^$dLa7GLC#^8IQ)3E;1F3*L0ByXac?O=riU-1YZlo zqu6vbQB!mhnxySbbcC6VCX>=L&}2>NH_@Bg(w-5fiFXi~f~FA7Of*HKc?-QoG;q6w z%+h`W9Olx0+6#G4(>aC-J`o4gyJaexN@{-}P1V#s4NZ$rJkLu!9Ze^i`DnUE^EP^0 zCAKlh$xMg!`{@ELb28I$-IBr6*ph4YOKJzhVaZIB^h;`I$YH{VPw$78VXpLGr#>I! z?~-Pq86+Z$&h=eTJ7qTQa1V7%BVSgr?NlLFkGc~2(Mek~3PW#j>G>ep8 ziDqd^zlY#sna_8gA?-B*8t$s8f7P`4XQSD~d^MV_F@GPu?=kn8frh*K3Ov058qWL{ zd6V36bI=@8&&Ozvrk=TIt~NmHy#bns=8@8$qIsIqAD|DkmrMgRAI&GFKST31r5B(D z+S2hqYK)Ky&_cA3m~TQ0HRg-ZB5r_2xcW&1XoPQoJl$e3T1=|if);D4T7s6)s$f)t z&bAaSCFNq#QcbxJ(T8d|Z&Qq6exQe+T|G4|L(7Q6HndFRupBKX4k0_p?_nXkVncRE zu0ShD(Y+itX*SX@TCH5Pl&9@PRO zNj}c*MSDrnZ_r*%(S2wiDN24irnODx*R~(+Cl*)GevQQebRd3h2hl-N^cp&-DS8MU z;?(vgzqZ5ZFtNCf4r?qvN1tnJ^F;CpIzo!xKu0u1kD{Y$QF?7t__ZBF$B4x(bWCIM z1^Pm@@J8}DI!=n-LB};kPoNW=YkP}d+evhiSlmS?H5Ol@FXPvC3Y{WF@1s+iqNmYm zPHj{9wVgp{h{Z#6Mq_anon>n4PeU|~Z*vZvBQ}rFIgQPEbe^%PL2ahSDy2RK#r8YD8HkZ+5V)G1L*4TWFzGiIxpf>OD zZN5R@5Sth18;#Ak=v!hF@`?;HFy&oAS8%zcW^_eU?kc*fmZMe8)K--geuVPOdDqZ2 zV&Op7G#1~X?}!Ed>DV*7UPsqSxgd01Q|^28y;_b|^)A1v8|VhHP|yvH#Z7dRSi}vT za82f+64GAP+L_noyqT@JH#Rs-O*UMk=v)LyXY<{=R$Wi zzGi8~Q_I@f;v{p$(4MIED-38IDp7?I5xf!+bc$7&_pHgJZZTp5a8*&m3f3PefaL{cIuhI5Q46pn;)s$c3Vto8}qlS%bqP&$k_mB2a1$puGTp6Wfr zI2rMw`ebk-84;DjIYyKmjwDw_v`c=dtsdXAr1}(4It6ix#5u+(B^*hqUWgj}RB$2{ z5tYR`MwA+kq*g_=`eoee(?IDo#Hl>aF-~dWNLtlNtscP%L_`&FjuEAUBk5ETt$w+0 z_2fwrLYW=}>4{k-oMX%~z>y5ZEUx)U$TGswj6_id=NLsMIFd^msNU(SwWPQ7}mf!#xNTk$;KF}4>GIu46}nMJ29+EbfWdJ5-j26Qzl$ zJ{~>xy%X86FKQs%9!d6r6}6qV71yi14UaNfl9o4SEEXK~R~P^~5>G z3=fD^h?)0$l(_k_Dx9cFM7?p25#fQanku3MpJ@rmlV4mbR0lzIV%8Vu7&AQR)lkjU z7}SIlHHoM{&M_i9u+>sUlwhMCL2VG!CT0V1jxoanULDm;C8!H0>JrgloMS|IV5_H! zD8VK@g8Cq+Pt1nm9AkzDyauY7O3)BaG$f+oILCkImQeR zcuiC@m7pn{Xi7w*agGt;fvuS;q6Ay?2%3YSIWZfHbBq}t@LH&5DnT@yh$f;paE=k- zfvu$~q69H|1g$^-Jsdv3Pry0G3=ep%RWo?rx=9UV^$gp9s0}fkgma7`9`xEWhS#X! zRz1UZAZkYp-^4k_5D$p$wT9j?vjd#yKtylh93#R5Uq@9$3AX7GbOJ#qVm1xu7&AN| zc2><`-WWj*x9b^p0Z|uX_%_ZlhImly${51uuB7kSI%|HmOJ>^PDx>>rMo4N(utSfa z8`RQ`5WI_X3;`ZtyE6onso_pN!yX{&K@8u+ImQr=vOO6?_@EZ=l6J{m(k?xMUQkOf zLhwG$F$8$X?#&RuC%bqAyX6RW>k;&UTKW)zxj4rV;Bme$LjWHI;}PtUBiN%y&<|?q zM+iQ^IfejF8vV5d`aVhjN-6;XnNdIS?e0I`L6Wj)R@W_V(l zq?)M&li|cV%w^TEgU@DxLN<^D*juGL( zf0`fKyKs&%!{hY(Jc2oJVh$1Q z!8t~Rht|0qf}?r_^FT0$+fD85}ec{SO z9woQ&2)4tC?L_oF&M_i9O72iaGzMq%2zG*CCo#K;bBq}tC3mT2Y7BP6iQPnW8|N4i z9wqmvB1&*pk6{xVkAUb1G5iJR z7(+aY9@QEuo2cOhJ;P%lIz|kC#W}_hkFZ~84MTEK!;5-`$3b+Q82*NHj3FLnPcVi# zsNp3&!;>I7Neq9-ImQr=z+WUh1YheBdaS^kNG0Eo!-p08LGTs`ZV|H#ILDabf%i5sBaI0iP+imWy$dgc*DO8uezLp+qC3Pe z6V5S)c<^;IhU(8_H}nkeg6J+W%z|@_As(3TF^1~TV>k5-?}O+*G0cW@j3FMJ9}q*I zpT{1;iHAg#1Lqjg4{+oMRYZe+%TzO5vPVWP#z` zVj?2);|wLZr~PSMLtrt3z)Z{{agH&A;oV}<65t`&Vuhntq9}`Vi~@#ti%nI~>hJ4S zZwG;$n3cyl#tcSyi$lE@I+$CWaKcGM6>*Lc1;LRZRYVCMxXP=&N*jPAAV@;YD&ZVs zroa(JHB$*-60rmmQ5BqHL?Lh_L={njhk67_L6DS~Rl_;PEEJA}s%9!d7@Pm%xKA_HS}ImZa9&fh}z>EBZ8UH zl1CL$f+uGoz&thv2E+cu^Pxg^5{DoMX&jX0#OH z5fp_JMTw|4&M~55aHJTA;5WVTqBsbO6SKZJ$C$xXYAK;52vwK4Kht@I)agH&=b8HpQfdq z;W@SrG4l>Bo<~SaT{uyfh~C0EMug|mda8&LSbXmSZw%^#pgu91hI5P=o?{z$F30nL zOYVY(aI_&&yp3~=0#BrkR0XZxs@Dx0gP<`ndk5zjGdzhlQO%$U7Lt$lmZor`DG|Mk zbBqX2qRlt~u=$QF-T*WQL33jE9?mglcoJ>F5X6nG(QqP~h~CFJMuaEPmK*}RUJP1+ z0DR%Anz=Z~nBhsZwQ2@^m##Z7JIK~in&%MjCA9%j8)EnY&M}5~5^c*EPNA*j)H7@c zqISe^0nRaoc!F)u7>=igL3)NAK-7U4F2Xs+5Kpol8N-RxFo~XFClGZahD&gcF~k#a zXRV>PA9aBfU5MyIoMS|IqV1}RD1oAPBXt8oH)6IN=NL0Q0e4r;)Slb}PV^w6k8q9= z;fc1VDxw6zdIY^d(2JO@!a2qaPr$uZGnJqZoajSDYjBPc;fc1dDxw4-dIbGI(2tm{ z#W}{TKOE_=nyCZ>;KTqTT90##2+zy|RS_jfsz)#g1cQj#r#Q!$;YoY2YNiqlffGZB z=rf#SM0j!@s){HW8lOXBHD&?j0n%qV^t9)aOn|@1Hm|AwgcxFGdypj0n%q6I2l;NTx?H5d<(@!kD@T=NL0QZ%-m--Y4d`d1W%3m`p_baE=k- z`T0!_L2^BUDIl0a%nsljV}|GLw|E3o;lxxTI)rnK2+z;cI0Py52&RKzIx+hk=NL0Q zb-&Fcm;ond5YbVbV?=n0euqPlQjcIJ2xbzqFK~`A!&CRW3_;x7ItxzBBBB#G$B6J0 z{T_!Pl^(%t5X>fKU*a5NhNtfLwFK%hI2qPhZvs5ImQrA-*Z(un5^j!R^~K% zhVwu)j~JfCImQrA-yblB^am?*T0O)0Aev7M&*L0ph^Oxb+Dj%+bPM4q+yZd3T);U- zf#>H%s)F8m$hZ2?OR=Gs;mg9sAXrSyzQH-h4A0F=h*{{BeW6$4KG!UTqf3e68qP5a zJTZT$Drof?wbh4y58u7URlf`b%ZS-coMX)J#Jt>dE$pX?6>wq&5#7c)MuaEkk5myQ z$fPB}pDMfrD?zZ5n7MI|F~bw{Dq`k+rjP6NtKr0IBD#ljj0jK6Yg7>>$gCy6UvPQ} zJ_fy(*#vS$qjdclrcMe?pvo#5u+Z z&&r>wPAc;TII)3%IR&!boUZV>FoW??3r zW6bbmyhk;Qt9~yW-Afb}oMRMtCf?^!sC#!)h`f3b`$4v!SlV!ovBdN70WCz_&ytpd zaN-~lIdF~<;raNGDxw78dIX0-aG00{;T&Uz=i|>+Gq?%iSp|M+wH$#HM~FzlIYxx% z793#T>@d;H#3G(R?oCLv1V&=j* z#thHLU#ez602BLch`}j1af*nN;~XQxbM9$XL<#ci5u5?R8Df?a=NL0Q-=0;?RDyGG z;v5mB#yLiW=hXA6h!PagBlrpgUlFskILDab>GpzZrV?C)6Bmgn9nLYLOK{|pDxw4h z^$0G5;4(4GfOCx5*Kp)()lBUNc=G;+h%(_EBl;GOe5;BmK_NYYDW`~pXQQ5CfM658s?kIr$U+7l2wA!em;jxqZcj{K^c#oYo=;pkJMh{QQY z@f#fZO;yn9BYl5uAWs+1p!751R2JtLr{Ceo@5Cvr{JyaAv0+gV|2XD9;M^ZXR~hFR z-E%nd+@q_iSwdwlqkVf%7`)`rYxV*JFNj$UoMX)JQ^!m7a^eE;3XZ-aids0QRaoKC z!fH|#Gyr9N0}xle)eHhNF{^`fj2S$2SS`ei{k_9#g%egHs)uuo2%amfHdRCk%IOi< zL0~6l4RDSzgXayaLp6g>j-ET$>Vy+cB5H(lj3@|>1gRoQP+pH92?&x9vnDvlm?>~X zA!c#UrD4seVFf+IU=Rfp!xlKl7>2-+5XP`2HLR#-m=r`wiD7G;V+=##NT_LjZ#W_agf+H?fLyRWp?!4V*|rL|t)?5v7GAX;l#=sH{hTK!Au@cbsF);CaNF zPBl{r(!+`LMAQ@K7*Pf|l0g+wf+~6h89|VdnDxdv#tfcEteI3Z&tPHA3`a8)MPHm_ z6!6et&7vx3^;Pw%&kBO9#H>HgF=p^QV$G(SsR76iC$baKK%8Sl@Z4d|p^7L$H9dly zAjnC~2ICxK29G4xT*OTC5z?9)j^-wcp*Y7V^1zWis)ANuU9bAQAjnJ1hT|M#77j;X zSjU^WdM3-Tk<_q;o?!%tB8cH=oMR00!I6AgLv;zMxu%|Beh}p+hGTJ#F)RQ_3NVIr z38}f3o?$@{6(ojl;2dLE2#yqD4CxY5b8S7t!XPS43@6|mV^{=^6d{Ij-vfn=-xM~* zl?CGJdH%B&g%U-HdMeH_>SA!D7{$q~ii*RD;zTqZ=NJ(@!&pmrMDU;sUpDMeci&BB zuH)(si{*6QxOF@>YzAAnf_~wPv@_Jvi%dyCDM>JA;v9on3XYUwA~QKIGGViPFzULb zFzV`Il!mHG6O7q7$6&xCmo<{XnCR0$WuQbEqMn0ujJhlwDa&i1a&V#?5zWInMpPb- zl-F&bdVi*Y>d8f>o?c`s07?adIUna3%!+WNA`_V@dJR-x4x_#vMif*PMKBiP9D`8_ zj#ScO#Qmsig-2CuWg=RPbBw489I4_J!HYdSw_LoA)xcF(rhhlk!>11&`6Ju`=S!%xzUR5LXIjp0ONBKid97!iJAZbC$4#HIvI z^az@QpeZrifOCvlGdR+WN6;KjG$*2sILCEwuz8 zbj6&xnVw-Q5W(~W-|WWV9Ak)|*IP4&bc&+{GC z%c9NR(&f@DF25P~5ZVb!cOp&)agK4q5A&TpXoo$2suOoTUEo9)B07R|j0iu>cU48S z`c~SAYH$2*Am~QSj^P|*h9Bm;tJf08+yjpGAd2HS$0+cVd{0$Dt8cBXKDgbcu+!>e za4*pGB7SFaj`70}^Sy~5e9#Wr5xyhr8}qqyp%0YmLma-tImQ7$-1lW1ZgL#@ zL8*Sk;Wo}O4)}?_KjU!Ec!(s>3_ zxAU3vx#A9L5Y!>4Go+(}-VT}x>CT`NL8l;n81yoUS#c*xpCn(Bf{-ptvMEUnq$iSG zN%EcIR%$9Ol{S#BR<G)elZLt!cWD05@}W_RJ8W{;+_3qO zZVWpR2Jr~{Htb>8kBZynbftBrhqSn>nyV(HJ6$JS!0o#0`rY+HaVI;N?0m9|iaU9} ze3Ca$-aUCQNGB(sn;iU-f1CVaa_~t}C`D9?Dv%ydaUsQJNFS%PrF1IplnqjL zNC|OC`8-w9RKSy}WvX7O`a=3ns->xxL;4`qi_|8?o%&$v^Qobp)IX)Mq_HdRG&$3h zNK+cpb!m2`fp$o9AH4G_n{K?~&hT!AWf?w#bZ3SW8K7K-yBU7Z0N0fStB8>m$hBij*z~aby-%ZKkLq{C$i%6FS3PZOQyK9<;hk$TUkhZ zW*e1lETnU?t;z=Nne9@xyV)Kn?(Ej=DYK`6v|9G&*;_(7Ap3;ulOf%b{c!f9kY3CF zWA?|2J4d!0MRSyZv~G^JIXXc4ZjNO+puQYCbDYQl_2qb(Gc0Fv#ho*6&d8kQAnl!V zOwKnTotJY>&UKJ}o%4Rq9~5^kd#=>E5TrG7MdxY_>7ZPba!r9WHrJ6{UqJdIcW7?l z&Rr#U)7;Sia!=2_DECrG&*r|78~Q7}emOi(en_M8G|B__Rh~(C=H&SR()D?E=h+A8 zqr9fPR>hq+P2N0tBOq;=w^v^12YDytot<|sq=)lf$P4`@?~mc;aGT-|FB)DYygH<9 z!~2Cpe8ZQ8ZwiO|Cj40V*Wp(bcSKl3mI!E{h>{UCB5FfAGGcnfJCH7q*c=fH>D`Fm zBcPr0mB?2+Up+{tScX9YqF zz;za=T%bjPR*()aFr&b`kRB*-vB1}mJ}nqhFide5j4IfyU^Jvd3r;Tx^%gu>@KV8V zAbnCuDU?)k7phdKc_C=GLbD64DFksYbhFU2LNHFi%Zv*YE(~ec!lMd9yBA(q__M;B zA$1piQ3URTA{mPmDN-ELo<+tLnE>h1B3s~3F5N{Q6g3xxxD?G=v_w(3FN*dpI{ije=KG%7Nod~n=XD`1InyU3^{feZ>z#`df*lCE)%nk-tQx5>+7`Sz=}hh)anLB@UH10_pRT$x5bF z+$9T_tX2}niIQVW&MpbOrYT zio0}<(xpp7e=j|x^t945AblDc5(#mPtP$BJvOT0H_i&X9gt=0+Ll zS7ohb)0RySX@jy|%65lza@hrC7ejis?47bO9+Y#I%TO*eq)p28DAya(spXcGTL$Tc za`(&qpt#Eim(Nlj`bqf~<@=QH59y5Z%ge8X^y~7E%KxmmD}+_ZQ6V>^tt$+uFc{KV z6;@S%`>?{*3Xd!Ns<CaW2 zRTafuHFwprRVzR`xa!oZZ$tWV)jd`BL;7pA;A)|YyIMrGiq$GZI=tG9YS53X9jkV= z+I7WUJze#J)r&ydtNI(&CqlZb`kCtI6?cuKHL}&n32CJo&1*patueF4M>SSMdZ@sqgIt?J5TxUTY zXy-aR>YS=`R&m#L*3D2C+PQAox((|#fplu!C3T^l>+Y$0uI>fJT`#y^mU__6^;*{( zP!HO%-mH47>Oni!yISvYJ!r@JuKGFaL%sFe)E`)X2&C`TUtNDKq}S^IQva#qZjiD; z-Uj&~?a*Lo1K?^fx52swpF(=0!EX)zP}~jEHq76!5Tsoij%+vv(gh7SG~5K~orcdF zzEa$cN;Rt62)G;dX*8kHWJq^3I@Jic8$D`lYwT3qjmtJ}*ciAQ&uF~7F~qC!fyNgb zf33Kigf+?01me}CN|Wd&5U(b)nyhL9+)X}j@=cSgio0owrg@q||7%*KX`7~SpERA* zbZt}Ue@$;U{i7-LuV!hRA0gT3Xr_cgt)oOSX)Jv|r0fEvG=bujN-QFDdR; z$y()V1^uK|$5z8yjf8Y_tD~)8oM`24^`bS@+q!t`TCM9s+Ozez)=+Qjt*uYAJ_YH6 zHs&@^Z=2F>>a}SIY2P*z+rT*2W@nqzZO%dZV_SRMAjRFbT-!!%n?gFU?Uc6DAl=*c zeA|nV{?aZ+9z%AQrzvUwr|X@#wUx)0s}^A^oYdqjM6)-MM_{ z#+{o%I;itoou@;(uk%-(Azq!IbWyq_Roq=FbZOG1Ii!QTOzi^qbC>;HE_AsJ>Eo_J zU4s>O*NR=6c5MOaz^+re!gY7u+x2``xbCh$b#rtB|8C{GHSPxf-THT%-0dw$4|coM z4X(S}Z{3r2hwJWMwR_9%aNXTUcAwcDuDkn@?%#HY>+b%%N3tGp-92jdXxjs>yT{lb zvwOgG_c-3;yB=`eJxx7R^-K$C-JTtLc7b$4&v`u;Kzgd@&7OA@cP|^fpELuc4SRL% z)dSLry*}u*5Yp4VZuN32?%tN(X?mxFw0`f-y}Lm=srUTeiy%GI`*!cUio1`aPx?NY zAZ^^Id!JsAzSU=OpARAZs?WVX4;6P`XWtBc;r{R2q;HSDy&-+G@4~)IAU)mpR$uV% z7t}9fzbue8?bowkA4sS4ThwnUr04tH?e{=&_fOJ4Q~#`xHtXN3e_u$a_y4f}3P>;Y zf7t&=#XTVJfbs*PARRei<^YJxfDHo<4LAbn^MT0*LRAo(H3;G|sQ92-gP=bTnlNbIAc)JLErX5?I-$4+n+K;Jj36yBxc1e~Wq5q5=GIH9;8IT?rd2!^|kUkw1G79G7QB_7ok7^C+ z&{5Mz!F@C8;HXQZp#O~eZFJJn(0@i(9o=#?^qM`LYcor-&G>9O_3!u>q9@7RfB;eH;wbL{D{a6gZIILtU0{3IA1In#|x>)frs> zl_|5y7I(~h{FTYc9J4rsqe;;cCWoe|w|I4OE}JRH=bZOEw&R`i+M1`C6pmCY*E>(H z246&dQ;3d*)<#r@TGcj%3aq?#-ivnqpR(TaI0!Ojy+JW$GbNX>*4oRKx02?}Oj@nB zDWzmB+M521Mq67uQ|doao3}=9sMG#QtyhmjZ$ztUigX65)>dy+PlBghB2CrKl))f{ zm&6;$On&%yy>L+d^`QYSY0Ba!k`^l=yy$3<*OV;*(6o3769($luMOjY@q}#lJZ!+Q_^PEbxt%=QDC1Q>E7+G}`dI zE<83IBKU7eF#a;ZT;EjXH3^h9Sg#Wk9g?$~s=Y>`(uV7G#+T4-2_A z?Ege|?TuQ`)bbw~eQgW;Q~9;6P}|h{AKD7qmiQ-M18I%8Z)Dy!wfzUThPFli>DNI& zo#!;Q|A#k;wpsoS*P{J)w~49azo2!rE%a}>9&IbFFm?Wyw34=^{!Q0JS}Sf6YHI5G zFKR7qi~ZZK%SPG>e$4TF!4P5U{x54dZR7nLug$J$Ku;SsHTC=#wxPBi|E<>-zb(Hs z_5PQ(rM5l)&DW^;6wvoy+?3kp{I_4H_PI2|)c;@Js@j(QFI+2mBEpYDp4oJaY2bgL zfwhhNU%6iGZJfsZMO1DpW`<3UTMo!baiLnyK${R2I z5hO8I`u8D@6aGiH?aFC-FR^R=->#+YUWxJg|J@763qH!wRV7VK?uJ8dt(|FZVsDe~ZQdT|ebo3MF?N3{cHa2mM~}qV$=|U!Zup<(QDi}4*Zb35Puu+x zNe)ElKQ+hI^y8M|vJ@GMhe3jHO?(^u`lE z>LkX}_#KYpi2u)slo-+QbY;bDDZjQ^4td*h6UiNqKu z{4f!3xQH};n%I^9vaamy&fa0;v&2~crLp$L8xJ3evHt6Z56&>MDY0w+3dt?;+q3f|knJ1p%>Y>U6OExhf4 zho{80`1^(@&MG5;T^6HCAP_H(I(z@!NXQ!oBaL57H9bSJn>d}ZEh9s z?cyEAjwZIvYt=U1_QAthV%xkv!x?8-`y%nydF^f;@9pCq-cBU8(QDa8-gd&nTw)u& ze#0DRxcf5kR(fr3CGYLz9rjNDuf6ktukmcd`178Ob0kQdWA7kDVs9Z4MC{nHBKC~E z#jI6TRn=ClqPmn8wQ3a|s-P1Px2h_UamMxge!Y_XTgf@k^MCI9 zeqP#-du7*qrSF%NKkk+NmcPf8!F@bhc7L?=#1p{%!f}jcaDFbN|00=20iPpANsD;+O2Hlv?iRzn3w4JBLqtJ%*Bdnn%9=NOrx(m`0=z(jtgnzV# zPz^Sibj**gsm1^QjIuXfc*4JG;VNeX#o(aXyTN@Gu9;XGTzXp2mDkGyeQ?e8pnITy zG?WN;mI#)Jzq+PgCg=pq#A8Z@CrbrOg<-(f%LTn)xzNjnd^AiK7M2W_3`5BfJ@m3c zH&`}|W#f_3;l?FqRMc!SeBF`S@E23DMHBgs_A>riAEar0#>qHfwy39RQTjh)XjNHRa#(T_P;&ILqqnT= z^oRZ=&>!6)XbNmGW7pe=C9?ZNAxI>9_cPgOQT0@ zX$fg%kN&fU)|Qtgi6!Y7N|Iid{@>!lwS4r6K0TvPk2+O=PSL3(aO&?~1!x876}?I# zuXML$Jf~M2&&7wN`pYn`2e4!%*|H|p_Bi_YG5*oDK>9_$lCX5?XG8z@1nF1OwFP}` z`BDBgW$%^`{soXQtq4mPOIR|LFga$%R#}Xm(X(XoOm|Iglk|)&GdWwlp>>vENn=S% z#*(I&HT{qFm7;I-Et!4Oos(8d-`Gl%vz6-K+t5; zmOz%kR49RZ8Pr>GC_SWyspO&VqO@ds$d>$QyG+Ti4XrthC6OgD6-%OC7WEcgjXu)H zRQ6GKQd%{AWUEfe*8Fcj%h0mJSt3~??Vv>JWm0e55%iK?+KHFCo6^GRC0qEvwbj(% zhE`sSC6gu7j!LFpHuaWXhknveJM&X_R9ZXzWNS~27XDv9)6nAUv4paO+F=RR%c$P! zBk3tUwNp=ZSEc3CQ?~s7YQL%Z_YJMTAxkPtsvVb9y{zgZKx6t!U+vsi-B}q0=qpEo z)NJ)n`?C!rK~t7kmRJWUv3i-+M}sJOOK%;-Tisn55$G*Pgr{xO_VCXcMuiqExh%O3 zRC4vQtB(w==r8?sFn@K2Wptpw93AXoBuMCMFpLnpG z-t?TFJE`Z7y55(r({(3y{qMd9X#MFseRp!-b?4=`f9Sj8|JH}>C;xi#8W?_iXdp{G zb#aj+6aNS@KpRZ&>Aj11Zya&x{gYcGM+fIxAH%3KlqH`f--SxPUiS5WCo_)z(|;H9 zUq1u#bcg;sS8L~}_H_Gc7=cEx1+WFUU<=UOfIbS1;yK_saM5$1p9L9-cn+Sfg>uwz z&UG@3Mq}6#*b-d0CFpHIACboLJn%fY_<7LJgp5i&56(FPaI{OFT*G`i7n${xuEvWt^L#PuW_WB%=5wX z!IA184(Ov5&j)Mf)7Dj2`sWNI))cmof0PebQi1RF-%F%%)SAk3!gIn=>t7wvM=qX| zf3GL3wOkv+=rxTksU6TqG@cvQQdj5|N%bBLquNZioTn}~Nwxg^K8{_k zj3e7@o*$kcj%*2bKp)+BejK|NvX`aK{uxHNxoklRE(89Pt+NJn=kn#Cv83^ihxJDf#La zdxGn%tzqPQhb`)v%M*`|>l~dY?X_|AdynUe=Zd3Wk~yG{fIL^MwNI+S{Cf%W!!Qai zV#`XhazzajrlGU0mvJOq%=5+b#gQ<{9neQZo-fv1XYC`Y`MwMz;)iTuNnXBEb8Gpt z?WbfKN5!Q)XFO*d6_d>YePrZ0v!D9MUgUgxVHh2kv!x|lIpfiBzN3?vJvEMyD|p^` z-Z(-gy94?t$@9heCaigoa=f1c>XwYrnm$8=*jb!^7W5Bhih&a zK{v7mrg-_|5#$jR2aKcWCZ0o{Lyn@U=72tu@*J`@vp=Vv1BTIb3tM8Ul|vqZ)H?$9 zwD!gk^>dy_o=1+TsqTP2s`5OtM%z=baMjmh7+Jq$i%j+M=&Bm>egC~3#E-7w+E+Z6 zJeM3@?ZyG)+5DPk({A>KJ>>5_#8ubBcs_UVeDZvBFKet~W4CCe&xGN(^x_HJ-rg=ojwiXE~HyP~#y&;M*W@ndy> zc7kV_XPINQLpz|4*F4MrtaYsaToXrf!0^=iBwMpXmt{xNj;}TO%A|4JKFu@DGtF_^ zDICzpZl3AntDWpiT-%g%;Nkckrk!D{c8W5clKSvx*>AauAH&17b3EHT+Z@B4$^ql~ zzQFVCRC~+5YQKFoCHKa7#xL=V^Nh2HJEa5h=R82W!gKDFdz_MegFnlD=Lb3K@?YxX zIk(?E;`!m;JgWnSN9$MF(%I5Ex;wQ4#u5HH&%0Ca^|Q7H{(9#aFZ5BK=iNE>ljoBA z_#_7mBmE7wc(!Xfm>$U&K?Rk7H2rwzu0@eb~1TO8sUyle_3wRD(`W!s2SGpRDe_UWPaWvp@U`cd& z2jZ^_{w80)mkFo@8chv=+_3;gvYNBz2UmJngfRGgC|D?jtaa!(1E`kh`&Yz zm@KRf^n$g44j3HJuM?~d9GhKjZ07rYvh#*(g%?K$whcqu;L&;V(Q%daFj z!2$jH!CJxo;jBH8?<;BCHe5rj94**Zp3qi!TtR3tp z_TKCG`s~Y5!?h(lM-R501hgFqvkpH|q!; zN`ynH)dTr+?Q0g&ABnJz*w?=BoNzxJ$pORTk-Qv9IFfKAp##t0fboixkM)EuJ%dY* z)JFMQlW*+PuR5$J$+yPzmuu@P4j8UH1vsK`MB#`+2a>>n_^VI2sUYhLok{|yT%{%R zeLi{ojIS*LrU2F!))v+lI*^18=#N-fTb^8p*{8TZbRc047#_C-a&%$aO2W3qqnNOx z=&b8yydD){jbV*pjiCd{;DCNjVvS+nan@eS_m#SC8?H;mILfe%B|{tI5l`JCZZGR^ zyf&3!tzoTUt)T{LINGqSC1YD-331L6lF)rMUZ={i z=CJ0l=Fou@a6rFSvF5N3CA4SppQkg4almlBD#uZWZ7v1cTw*lkuW`Qe7JtnOH&tNm zVeMhkoZMj6eJ}^yXO{Fg*UL%n^tq z5Jw<7kO~eMuVSIBLv%0|9DJ5G%3td|W0-y=V;ypyJ>~i2UOJishO1c^Ma zDmoB=r+2_`Weews#1V-j5*@Gu z2aH#@2-YP!X$MYnta$pd!kO1fzrwLD(FbStobS!C{5D+WYH?)Z$i$I}4%m?c#w%SN z)+f4YM{aV|aja1%x%NxH+Oa;-hvagM-Hv%%KdaE2Mkxgh8(FlQgNiB19t2{{1wpO)R^^(uG+Dy z&NL?Qy(E6@)vtoASBYOk`p31S11aNx;Y!$)BNj(2j#zZS0UU_G8U~o6Shwh`131f( zCS^t%dtYb$ipaV}AMD*#zCJptJ7Bmfw&2Lck&7c29dIBAj9121tY383f!x(wFh9EX zIHq46S-)J{1J(iVzau(exI#vA1mg(C5sVHvpabz&$#7E)>lht&K!+W1eBf(N`mxto z%i6J)v6iux(E$f`z*x^Zu%6Ln2X>kBPSVdij<}}An%0RmjWvxmjSe`01Mzh&z|@6x zjZQm((~dY_@HHp>oGG>KzVc>WmDbmPe8G~3D%An8W{uBqd#sqsqM zgY}K|jiU=4a54wNtbOzNKl%8(%K8|us=Zm~ zSm#*h=zxxpFa!kHW}Txkb##AADR^7igbN0;v<@vX>swH?g5$GXS5M+aQQ z0sV^0x|jI=!QRWYqXUlRfZ?h;lp`P8y^FMamMO<7Q^~bo#w%|e>mTbM>mMC(F$eUk zFY6zBVsiCaeqXv}uMQZlz#}*Uvi-YQ`?uF)$=8*#EyH*f9>qGyI>HJ)i4M2kgfI!_{~UM?#JRE;YcO7&C$cWGF0wAt0Xp!&0sRWix|sTX zin9XufDYJ)1BR>gB#w+67dS4^0Xp!|0ppc=GV9~Rbz%FqkM_-d;69|b1NzmP^^q>7 zwu}7vbkN=$FkG>xaD?Ot$?FvzpacJKzlY1NxPlbux9< zpWbub>45z^V7Piu<4DPolGiReKnMQS0pk^XI_u@Xt`l3o{kMMZ5%(x19MG@gte5mH zC4A%0pl6QkfZ)(z*9S5te>-4Kc9Nt*u#^qhjT5tmX7Q|d=2$C&1DT`4dwhn2k1b89gsSD zUwN~J(wzjmn4!M7HAaxxunbRLLdpEeR!b}S}nsPMd6^{`&m=zq`f%F*FhH@*#X1v^1sJXm7^-Jesq8iB#8sY#{i31 zTa#o>9l6!=wR2RY14-wA{y2cOHR;xresV48039$q7Ff*Dm7^=Kgmi!oB&h?&#{(a- z#wO|7a)jXsLkH-9IG{f!V2z~@tO<004kWz;4<8qVn3i&sMQ!_RtMrA zC-|FIvF0Z0T02S`=Ii9hNC%SF0sXN8Yi{zcGd*P&>usv2Gdh}_LQ%UembiIhQ|?`I0|zV=2esq(1BEO z!1!2V3u|$z?18hkdA=`>uyi0{4(N|3Sc?<3ZuE@nMF;3WQabSPF-3&wbB@Lwjd?|- z19Tu&9f*Hi5n%d~H91xHA}L!fzZXY0I^eht=#MQ}lO1;tdH%R}bijEWc=-4t%=8sU zWsb_cy3zqUU>6P;A7gyY+H4nl!qLZhMj!4a_wrdB&>v^8Hq)bL@rb{c{?LJ>b-?gg zV+TiPj?TQ&(g8YPR}L5-Z+y!dZC884aU^NS5w0iK(@`DJA9Juq(_u$-n6I1eIA=%Fpg;a#t$zA7qhDMrIzR_f z+5y93kbNAjIa>1yOb6(IT{~cW9I~G^+phO2rQ11w9!E$zV4n`?k40Fs?Q?&4Zn!UW zfDRZPFgzYPz)_o{Hm}BXfDSl>1IEWB2U)uvV$Y1Nm!ESKqXVw%fd06IwcB+a;Q8m? z(*ehG!0_1QFh_5W-n=r?0XpDN4j3Pw9Ayo6sJ-LJ(9dJko;vcK{n@+HnJLDd6+)3VXhwIDrbrc8m$1AMm zbk;(oL6i*KnEP!0psJA)2!(Zy_XzW{yDO6O}Hkm=z#v% zg*Bc2yQ2Sm&-C8e956h7Im1z%qdKqNbbt;xg#+=AVFFC&SlgXqPn~W2;QQf7O$QR^ zfc`j!wLNj`NAI|9bbt=nqXUM=G8Z_yb9CpGoDR?dr*gpfc;*soyi@J1J&qK7O&oRU zK*~FyKc-=gPx-Z{?_6^_KnIfB0mI{(D;(uH%JZsD2k3xPI$(TkbCtE;Dfc+J#|3_W zj-+(JF&xkz->}v@#(wc!ai8b_9Y~A=hQ~P9Iofly=M|m~&;h4*ApUWVzv%{RzEkgY zVnzb~8jg~5!1)}|AM3E@JKx^&ymC+J03CSL0mI{+TO9Q{>ho$(2k3xHIADCtbDOo_ zCHDN$_Rp_564C+JbU=UH!`knf`_FUFeWwGi>A=IsJ|U(%9Q`@^^U6;L=zvQ(5dZim z$aI%Iz@_${W1nk|ecX5M`=bu%kAc_&=*FXN@M}6j2b|vlli8<+*}K7g6=u4}s{pS8 zd=x+j=zvQ)5dT=n-%YU>xTFId`J8{`;~sO5pT>c|9uKh>a2{eWqyu!og&lbKr-s7Z zOuQQKD7f%Zc$(3P{|rZLXLlg}aZ!MqJ9`3q0($}-paU-Nfd1HsJ%KZjv(G?$e{`G< z{I>&!$48#LD!BZJz$5eDM}}*}HF5<9jE|8l><#PDedPC)g+G03DzMk8vQrR|L5EvRBZN$2j8b^Ag`5?*w$<=^W613!A;->DG&0ah>P@ z9dJbl48Nsq<<){$3tlbg03DzMPjJBaI4UE123>iAE3P#Ei zLtnTibbt=ffxkOocs!MvR}Ee@c-5c-bbt;#g#*UNR9V?O=*&|%!}06y;}_S1>*1;n z=#Q(|J9q|M^$hTR(|tOSa0d*Jt+Mm#!K(+a9&~^X(18RvV0?U)lRbp)B)}bxYzZIP zxMo~4XLLY+jKv;8zn#%R~KGg=l~s{14-yW{Nu53w<7E@bSnwndUTxO*Bo)_fNMHn>@&sKXV_=hXXpSO zpaaR^fU(z130Sl66mx$oTfM;$Qsn^NpI>^JN;bbt=ffn;uxTXWrckU~1_8it*_FOtZ2k1buJK$mVZfW*9X!aSenY|m_R{?J2 zc;iX-Rp*4~niC%Po%>D){_cQ&>tWyd`?}B*t_K~U19TvH9Pl*WeDXZF{LFT%z{?LW zKYZ*!2j~DDNFfK}|F}V%TQK_%y-OkQI9MjnV99mmx;mNz@ja-dTV?hj_8|5kIzR{L zKngpc|7H+-5N9Yyo1yr6=`0;^d{Z#Q*VyIJau-NAxh2JWS|7#ebed zI2~|K2jY8DfLl0w5_=MR5*?rebRd--(0?9llnUdODDN4j3Qf)nadAZ(?tv19X56*og!B<2?4JS7RjF0!~u}85-u}9GXIzR{P%mMu|AA1yM zF=w5{_`c{i9dKL+43GOFd6nV_WoIK4ON--{7VaJQE-4*|f9&V)){wo5y^6hx4$uKQ zV5bh~kN?=KI0q%=9K`QMpXdM`NJ<9`j{zI=YQ>StPDiSwRG#09C6o?0t^@Ip0|VTe zvS+bpv1ic%IzR{P+yVWuAbXbM&K{f_xp#Dc4!DW~hR1_ZylQd8vhxwkRgNX!CtDC5 zc(Mb=$Am4|yV$$fyXXKNpaTx#fd06Uz3a(+o^ue_hYrvII$%Ez7#uUnlm7OHt!&G zz}ST{yvMzu19X56B+LPm*=Lj4yTN@G z?$&`VSSdV?U$g&gwYd7u}`umvuhEtNa)p1Nj?e)* z;0O*F{sST1cxB_2jaN20KnLi6lQz0%r&M1bbt<|oC6OZQC4^B$txVMaJ<6N0XjejoXi3J8pj@&a-#*uIIcAvpaXOu zWgNhNn`GyMfAOuXTW?jyqcpbsQs#oSGVxbFvze`-mEv=dK#&mrITGdtQz5yP-zsYp=%S z+pV6W7StfF2h_>r1i@P>M^P$e~`&{*|S zq3vpFfUkNvV7QtVa7MjSxRIJ(c%ynXFi^b~I8(hI;?(jaBoCZdCJ&RZ5l#38k)WNY<7$zy79 zskUlKsh`w`r8}yRO8=~umg%aNl{v4LmyJ~)m%Xf3lv1m%pjjRESWY zRCq(Jt(Z-%tJp)WuXssq2o6yjgEy;BD^*pSDt)0gSFWM9RNkgO3#qL>5BWxY5n5k; z8M<3-t@a+iE|moz>f`UDZ#i-Qk_pp7673 zZ;kG1UyY0EyNF(Df5ayBeN7*Apk_PuL(PxX!CEGDsMdIOxVEP{QhS0rR>!Q4*O{n( ztm~mp){Ro9>b|c|*S)QNt{11y)Vr(B)*q$LMJjbZvXQzF`JKAhps~8tV86QDFiKr% zcu@V)sFk|f=%~8ZxTw0`c$xaONlA61$yjx>sk^$>bfWsLnMK`hHd+1N?1;J()k@uq zI;8G5Z>_23$26@)Tg}wsC(W&8JI%f2NzJ2GC(X0fYR%l*Q?s;guBBn7CvBzR%5^|En?tMt>(brv|58| zX|)H<(&`Mlpw%5*Nvk)cnO1+uQ7v-lEv><@ky^vJvRb3KPqfCvD{4)Kuhp842-cd7 z*r-K~Os6#;8Kbovc|vP7s-)I>)N(C)ba5?abU&@_=#^T#(Kl5ZTdY#~db;&<+p0W$ zF8W+jCbtzTr_W^-tTeZa%Hnec%-!vv%I)(Dn45bb*i|r3_l(NV=Ng!Ydo!@>U>5f( zV84QyJ!P0qd2D=01>-hoL zA7DP77r^d^_*y{GPJ-DzMDvY0A%61IuLI3uXe#YTf|m z2A0Kq7t9?jyZH>52Us>sCooU2oR&y1GguDG%U~9;+?HWrX~1$>c7u6=<+ZE>^9IY4 zMgvO=md|n#EFG9%n&M#T!3w0w2Id2nKh0_|U$BB{=7VJb^G|aE%nBBeW(SxJtdLh5 zu#8}VUNyloffe@J0G1i7h}XMdS-^t4&VXeFE9SKaEE`x+Z>)=NcCZrOSQpqboAv{+d|(yQz6zEftbDo> zU3zWh!NStr0Sf}FlD;Zf z5wL3MgTRV{RrQ$#RtzlMXB=2@ui=*kl_cg z%3zH%da}BVTws5cruxMK`u$o}4ZHK^WfyLOq0ILnwCZidw4p=+eHL$v1Z8M6y^}sr0 z6nE=`wa+B$90}GbqpWiSu#TB}gEa)}lBoq)Be2ey7J@Yf>y~K>SQD_WnH5-5upXH% zfHec_o>|r)3an>lS%cg&ed`1k zmsR$yGuW_fMZmg%jmVZ6tSi{?>?W{oV572K0_zSoGW&C2J;26fj|Gbb8=dnVu%2LJ zb4~^81@>G{`5C>z#^;ou(Fbf?PI03z*uU@zo41vVILO0Jz?L%?3leG_ab*woxVf(-+EDNlZ|IIwAX(t!;JdpS=dun}O> z^Hc&G3HC~!rC_7LUduBRY&6)bc{78J0h^ImfjtNIdS3BrEZEGv;?+2?H}due8xJ-+ zZ#38huvvNK{Z0g%n^)fN^I&uQg25(%&GRb&_5#?OejUIjgDvo@2lgV^d_P&gDPRlz zWc^+Od&^J0-&C-7{N($+4EA=u3}Dm1-t+qd>=m$g^Hm0$4z?&?L9kcB-p@A*>@~2( z`MQC<4)#GlsY5fsKFlX|=nb$X`OtNIXM!!wcK~b_*hl%ZfXxP5o?io-1GX%GE3mm> zEAoefy$SYl{t007z*gn&12!LQW&W?h7J#kEzXI$nu+{m01zQNVHvciOx4}LsP!8-J zu=NGI`@(+=*mAJ1{Cj|X47SyO3D^p-ul-*KTM4$!{|eYD zupRyf!B&H9FPIH%4cNB@-M~Hp`=($t*jlh%1tY-Lf$c2#JlJ}$Jq7!LZ2;R{a0l2% zuzdwrfqe?Lw~*}RCb0blWiK~_eOE~O#}=>yg`|Ic2KIfS`Cy-e9W3+$*cV_w6q3I6 zCD`FY(zmvP9SSH4_7&LCfGl9!z>Wl9w($KL?05iX3*YTv#{y=8?EpIwFc$0^upa}q zfPD*gGGH;-POzT}yMgTjI~{NtY&Y1c!a-nrz|IuT1hyCK=fYAG_ko=&EH&{vu(O3{ zfb9pnPOD#SCcB!z`;vc{+2D*bC1iMoB3fLjA%Yik)4uf3{ED3f5?3X|} zZ%4td2g-Rn26in_W`W~iHv(lA_z~>az++%1z-|R@1N#Z=W{}i_lVG=lq#m3C`z@$0 z*lDmkL1n>y2Kzl|D%csYyFo+2&Vv0BvyIyo+T3yA77U=uNQS!O|6L4R#02w^$Xh zKfrv7O#{0NW-T@l>`$-^#SVkr1It)!6WDz)TX7$iHiH7oTz z5HL5eEXAjSxr1dd-XF{ZEL-s-V4h$(i*E)qgXJiZ4$K0UyZAM*G+?<(v;y-2%UdE8 z%o{9Ei6vlZ!Sa=O87v)`Ux~Y5>A?z=I05DZmcL|4Fki5OB{P9#0P`<73d{-?P_hG< z4XjYfm0%gc0!zLDmI&xxh-6b_dH1R;JWBusmR;OIHNT3s$alE-*i^vZW`2E~)WiLyE z)hzo3SQ)T7W#0!Y3s$?FFIYLSdS!2bl?SU^t_D~Iu*h3=E7t>S3pSwgn_%t023LL#tUcJE$``;ofDNs@3#=p9 zkdQoJoxtKk+`u}64GZZB)&*=tNJFr$V8cV+0_z4gDr5p!cd(HmSHOCJjS1NY77I2y zG(T8Ru(6?LuwG!#h4uyO4K_ZsDOew{aiQ;m^#z+4`T|%#unD2p!TN(u3OxWe0POiH zg}?@aO|Ie%HVEv6Dg(g=gH5T@0&ED_i&Z`V8wxhH%1dCwz+S3y3oH(7T9w0K!@*t- z3j!MfHa*M-Y$Vt#VMD=2fxQ+M4K^C=)v%Ai#(>QTdj;${u-C)xfQ<#48Fn0O9M~IG zi-U~^n_blgHUVr_)e&G5!RA(N2lhPJoT?v#O#+)&^>wfpz}~ES4{S2nf~qIMUId$8 ztu)vau!YsKfV~9vR<$u;Q^DS;)(Pxou(zwN2Ac-SSuLGM2wzT@2V6(tJ3ikw?4Ys`c1+Y0_ z%fc&x%>`Q#o(Jqru#dwhfz1P372XqUKG@3ePr(*|tqFe%>@Bd>HN3zUf~^g|0`@l8 zCpD^oy#uzsMt-n&!PeE70`?x*#u|OW-Ur)I<1?^DV4G^Z3-$rnrxEGF7K3f6aUE<4 z*yf1pU>|~g9#IJFBe2gR(DO1Z1^Y4rJukyDurDHh0$UFDRm4`XkHNOqECsd#?CYAD z!B&E8t2qvA71)lNUBOm^ZLhf>Yz^4AHP?cD0`^TUf3US+yK1EYTL-qYmh`vvV0&sw zf7<}IyVm<)8^QL~dJ*hXu)Vd=&ogWS+g}U)Ji}(N?`jtY+X8l=b~>=nz`n2D8tikh zgSD%GeF64EZ8=9@f*r0c=V&X~q1wm5z5+X1`!ld@U`Oi6IrDud(w4R)$-0N5U|Gj-E~?FIX}?l7=@ zVCU+#0s9W@Y~3AT`@t^MT?+O+*!g-=!w!I5sw*|@2e6Cv8iE}JyHc+V*degX^`wR! z2D@5MYSp-~u+w07>aPd;8SM8+sbOcp?nX)tI}7$lq|}^qVD}=W=9~xnGg4~K z1)obM6)836BG~;%sX3RxOp#J^E~{XZ)Ku(S<*!F~htZYXPi8!UZ8S^M9?(luNP zb_dM2;dHP+zXD@M)$$o!Lm0x1?B;ktugk}>Is&!G4|4G2FuZS0+0!s~=d|W~lepd|(xtq262bgO!iM+FJ{N1xI1+t^QyYqh#$1f>n-^wJ!u#DQX#5 z09a_$t6+t}LZa@11%ib|od630tI`~Ev9$&1Et);5H5V69r^2CD(qveolo z5n$1+V!>*HwQh9~tQJ^ItBqi_!P>M&jkVSRYu6ez)>;>=ZRb98;M#$er|OM*24>l!U<)fB8pw5(M#u zTwC-HYj3deZP7oheZa=G^9Ab*HnHsuuzp|@+O+}e4>qY?Rj>hI&$pWnHV|xbyTM?C zz+PzgBiLZDDeb-h8v^!X`;1^i!KSvm4K@tyrS|Q?;=rc0uK_k3?B(_|z(#;gZyyIX z66}@sr@%&mz1Dsk*l4gw3FO#^$cQ!v;oVDEN%5o|ixqE3ClUIlxMr8iLa?=6#I?7 zS8?qlu+O@QYfHht>?*D;1N)+zxV9YZt8U`j$6#B#iEAsszV0TjtpwZFO4nKTw4dWv%9#q9&Ar{acu+G?(X8+MzDR|#kEht z_V&mMwh3&1_q$-5!M^L!8EgyKfgZKNJ_Gx{$850A!4CEq1@;Bl4?WI;eF=8B$2VYG z!4Add1p5l?D1K8i$hr;eNNjhoufdMT)(6`Tb}V)d*bcB0v7^Dh0sArb9N4#DCu6?_ z+X?nl&+K5kz)r{B1KSODs%KZQJz!^g)&<)O_H)mf#c0K3%71oi{i#a^*s2f?oNY5;Z!>~gOKV28o3_8Jd%1nieym%)yLUGKFQ z>=@X!-kATa$H8v&#{6gf5$xCAJ;6?Z-Rj*C>?g3Bz2||Q1iRgPEZ8Zq-+IgYJq>oJ zx4hqT>*3N>jCx)m|Nf8U{}FB`!)u<2IkTCZLsTLmcGw}{R(F8dll>k zm{;HZU^l_i^s5SX3oLCvf3V-cy!(l}x53i)6L)_HOV@83*c~w6eoMgq0Q2cD?%oBn z_7ivi1k2FBHrPF|jQxv(-3PPvhr2cfmbpLNwP|3P`lAopOki32qYv8Lz_JX0yEb>Q z?ET@c%>yjk0Q5ndCs@t_=z}&hSdIa3*Jc6BJpk_7(tza}@GY1ZSl$84!Mwrp49o_W z7A)U@Kf%(0`3;N&OAl6HU@0&ku>1qzuFV&$;6S)*%K+v-a3`1*EMVZrU^cKqgW#?$ zBUs=-xNFMGK1m0Ee}}f!F$2-f|VP*8q5!@?2w^g`M@d+i3ZCLR({BR zumWJgLr#JDgH;?F0#*>L@=!mpLSU7K_6G|93mqB-Rv0W~n5P;`)J=2CEr& z7_1Cfow!Y4Wx;9>$8#=QIk0+hc+O=j4_0@0G*|_&$l+mN6~XEc$1GqA25UGRvw*D< zScBoH&$h~7jfbN?+d{w^jX-_2g@QF5j{0n?0@h>%>a#5jENTSmv#lyvvk`FIRt>Dh z2sm!54%U1G>a#5ztknqAXIl-hmLp4mMSw+*%m`K!to2CDz_waoF(WYp+iHWg8My|m z4p_U9v%%_uwH;*!s|VI$&`<0#BwwuWF`Mqv)KH3I8A z3UipPF<7@zn8R#Mz`Bmc%xY^2)?*ZAR$DW$?xQga*rLFCj>artYYrAW`VFuaV7*5V z2Wtt|YczVTtrb|`(df0d)?j^<8hy(=#5`0fUoTsA5HkfFnF2D8{7+jc@Mz5 z=nHUErPcB(P0Qw8T3L{VyaT)odk1tUU?Vq zSns~xgS_LsN8{I?@;PtohaH)qDYyDwi@n-wUhjFuXkIhC8f#wjyjo~puXr`kyq0<` z)4YyJoRpaD)lBnR=+#>DnrJDi)G$jXrQ#%pON@{hDKSc7w8R*R=Oo5TjFT8IF+pOY z#Pbr9Bwmo1Eb*em6p5E4rb@glF-_tXiRlurO1viVy2K2LHza0C%#xTbF-Kyq#G4ZH zB<4#jka$aCp~Tw~??}8W@t(x{65Y%Tm0Bd9eIT(|Vu{3u5+6w{l~^XRT;gMi6%s2Y zRw1;E5;pmAwZs~UPbAh#tdm$Tu~}k+#72ovB{oTHk@!sFbBQk`zLeN1@s-3jiLWKL zOYD&NM&etEof5kwc1!G$*ekJ5;ya1`65mT4koZC3pu{1G!xBd%j!GPpI4<#{#0iO? zBu+}4k~l5#v&0#Rvl8bd&P!a7xF~T+;4)mi>V7m2PCZSX5BO)O27CCbuVrI{x2io|q@S0!GPcwJ(K#2XSbC1y#?mY5?k zSK>{Hc@py_7D&7$u~6b|iFYL4m3U9$eThX9A4n{gSR(PE#77cKC6-Anm-tv>g~UpU zRT8Tu)<}FJu~uT8#CnMh5*sBxmDnV)Sz?RCXA+-Fd?E3r#8!!~B(_O>EwNoApu{1G!xBd%j!GPpI4<#{#0iO? zBu+}4k~l5#v&0#Rvl8bd&P!a7xF~T+;m*Xd}hgQ$%F73qqIy~W~KE)m^Mj# zCh?WTc8OgQdnLY?I3#gQ;wOaGUq1U;;)29wiR%(KC2mXnfpAk2ZW0!RHbg%2mhhFZ zNo1ACA(2-izeIpUkVJ8W7AK#Tk|-xpQKGU$6^U?(niBOS8b~xnXd~sb<`U5oZ6!KL zbe8BQ5i8MKqMyV-gf><_d+8#7c=Z2yKddwoYQB#Ab;vCALX?Be7dzzr+s`hY{K<@|o<1+X;!&66Yi? zNnDe-A@RG!U4*-a&|Z_z+$GXTq?O1Zkx?R>L{5o368R+j5n64DS@NaqjJxcNdohX9 z60#}ol_WwXs!K#j)J15r8t#!2O(dcuT1&)8bd=~KAzR@tTj4HSp~?EW50n@tAzR`8 zoWyvE7bIlq+^0!Acv}y4;T`#MuEYX~cO@1{$lANh+PllzyUW_Uuanq>&_0mQzL1a; z;4aJVzDr`S#C{1`d-tOfKT4cLXdlXFKTF8kyI+*JA|V^#E@#1A&Vu_N688`u4|ZXh zeC8=3yWo*tLUzF;vxMw|M{Wr}iGmV^5!wp*tcZl13J*CD9%UseNXQ0wgi2JE2$zsk zp?xBs)sd(#(NIFR!lSuFD~UD|?IdJBJY+w#_3~MFiJlUDB>GDXk{Bv6Tw;vGIEhIJ zt)9fE^5u&XQzc%JkUjEvLt?hXn-U8pWRE=Ld}v$bGubGQ2XA$?eD>gFJotW}%a>av zc1Y}$*oV*_uG=PCri8}F-_uC zi5U{JB;>ew&PQmnbe^&)p0X*PvMHV-tEcRTr|gI4T8Rx3nd zl{g@ANaDD}PZFmk<8ELxGn)JibC5(aiINg!B+5$!ON2;-Nz{<2h0x?xnPsEQ zkrML4%~2AvQRWzl_7a^Wx=QpwX!1VHz2q}_Gn%{^?HgLLQV&e>K1>xQDoa$A2$zs5V3Jp_$tyL$D=|Pq&c125#2ATj5|boeln}#AVwm>e8_bk1 z=SVD&cw1tT#1e_+5-TOvNUTGcCzvNH^LE@sEF~-@HA@*wQOy!+siIk`$!GN}^)*XF z`K*Q|LbKGyXXf9{ca+6!u_*HmTw5$|a)H?_SDCHy*+Kd2nEAM}l($sSES2O}>@x3G xmUNc%$|4tDOMs=YW+@`yG`rk;8hSNTs)Ni;O}$zx^DuLqvh~Nq7B>&2{s%<}rjq~w literal 827382 zcmce;N7>K^YpiLsfvM*K@SuIpSlcyx58IF@Z3otQ07PZY))yNe@*!P7e?hvvqL3CDAt z<$jjF;_0)l?^u%Caai%z%aAH*5=#fVJOE?MFsla;I%nTOB3a)ceH-pCM;_z5; zaJI3ZqWecjCJM82)5T4$6FYKxwm9QfT@rUIt}D8cOKxy0+IQuaxv|LY?Z-y4j-wiKTa#$Q*8 z9|^`^Uy7d$#&0ggpA5#|P>R2^6yH|w>iAf~W&W{r&TXrYQhfb!HYFPA@!L!B$Aj_xrTFHmK>mY%e6Ieu#P6zVk9yOto34qhuc)cm5zRH{ zVv)5S$8+@;5${4(d(1oK)>PK4bR+xfbM-Zgh<8O-9OKUf;&%n&-}kUULQRb-;KjUX zge#h;xv=KS3U`;A+R)*)6;`^j=w%i4D`Lr5oks^cSyNxLzrsD@ro7R_kx1KC5^8Qm zB)Y$6^{SOvU7~r#zDd_zoOYKlxq8ojqbmE z@p*0Tntib)?y?;>HBZ!6G;dk$MQ(0PEzhmFAQP!Pe&fiR3pQ=OGUg`QbItArvD1rl zxwTVQ$LggLr~&gBt_i)U+^T6Wc?xBq*Hn(-RR<_3?(ItynDDl{a+{8_r z4sSoQdS81k7pAVEb5)tyh`f1I?;3yPB0f=$;aVcS|Rn+u5P_19*Hc@E#K8x zA5SG>Hx+tw(eaTzXSQ5(AX8Bn8{f5q1R9&GaUr+DQ-zw!{My4?SHeioq3rm`%3RH^t}IQk zyVm5=#qCvRwqQMncVt$tuRho`p1*nZ6_d+0R@B5U>*spcf*U=M9omdMCiksv-n^!J zYt^BqQ^m_0_U+i;G*eSwF?t#I|LA$SSax{p9hYufb92*3{>Bx1$Cs@=vcInbC+sD| zeEuAAmv=2)aS|?SJ+Zm!%oU9XnufPx`_~-Yc%(D4Ip7IFMUje|6zJ?1#Dj8(nWt-NuF_mTOk!GTxFxYvavL$FHuaxH1uoMvlhT zF0Sdte(&#Vt}k5BJQyxSsux!t)Nyu|iq9N3;%W%Hi#W{*uet#_H{vdrGfURpT$Q~}nuRR5{;9Y#RwA+a7 z>i%z?X|Fmnyo1uO(CN7dmA`Q{>Zf&X^SX|jm4(Zt{=(A8rF=eZ93I&-v~_Y{W~zAO znaiuaSY*XgJ`X0mF7B`Ke7xc0*oB*p?9ZH8y5rDwIR3ZqR^#97QT;s)r*M8bJkkd= z{zq;arsKHMKaQn1@15#C&^$YO`7E}xajrcxbaM6b^|zuvHe9Xr;YR8F+)neu;r5N) z$w+%{kBnPuWC`)y*E}?OdCNXJPn(2aWM8bn`d``tmlIDLtM{3sb|+dcM;XI z`uvSE`5Vu~CokA^xQOS`@nsbWuQxS%MSXKkVmB7>G|^XI$z zHkwxo>#)8Ra@!P%sQNR zm&Rgqi9z?O$l=SE*VNo}g_o`zJUOv{UF5==vGc~4(foAgMD>B@x%T+!+%<=q4|i3q z*gLWB+G2YjBreNU6c5JFY#HC5nb>@D!+DiAHy_@AJ=A*#T90h5UD0|C&I4WXhGpZ+ zTBmZciZ-MCNjSJRa+%rA9qs2;b-7ht>)_<-L)nSVeQXwb;yfayQCcfri(~Q^2 zx}Isj`ONV6McKoe>9_tx9IkvoYZ2QJ&U45ME z+dFwv(^Ti4mXl-qmml7mIkb1jA@@AL{O0Qy@9jO%G&Fd-)RT+tXPxfvS%LLz8o#=t zW`o-qITEYuYR(nB8)DbUc{Wmo<8o1JWI2z2>+DwKQN5xjQd7hIIW(GCy)svb)g)qz zuUy$4@s{0QE9bZLH>N{P?-Wi}`hMUe6&njs3ZG{7~zWe(Z18%bXawV>@0?&~aSn(Q)+AacsZDlYY|acwI;5 z!`jKw^XHBGmWe}66Xv+@zy8b~)LTthH*0U%ybfx3Ub_)aPA+RX)rGpm^RM1pTfcYB z{-%lT>&|Rx+~0DzD}J2Mi-SwYPQuO2M>p4E|3q7hBYkIvCsyEf${okH;=B{7Z*FL< zzPV{KUyJ9}zSg-s=`u>`m$r`YZ#_J@boRXZu#Mvpr}Hb`cre51lAo?$nof}pb6(5% zv7Qb*Pnu2?;`xft)= zwTXRF$}%)OoFASVDPX3Ru9KcVp(F6{L)nU$nsi>&-m4>avk72D#mqc zOBp9MrK?>hHGRUjL$t{QF*AeBtzp{ABtGKWXlN)*Oina3C!A*2iHuI-m~{Ii)iy`H zhwg`}q47d~XmD^me{!fWiw=t_oo6==H0G!Y=g5y?MP}U5QP-)YeB;IO{A^()KaPzd zjr?@sWPbSM5EjZ$8&O9`DXNNc9hsXM&*LE%CtPQVipWnMnH$azHv92uiXWR9%n#0v zA%Si*$$#TVA<-ls1}E3*WIv8PEivTySi8+#ZSb6j)VUs03ejKKo9fW;W>io9J$uTnz_88^~_45!7 z_t4C2eqxfle|8e-LTSXPN7H0ZjSl8dl9d`Bo0~bBAJ5NC;US8FWfsq1(PEx^BtKm| zeqwBhhKGB7aD1vbK}~}i8%!rN%`Fej6~^+&BVdKou$sz_+(0hBqjN{TyQ`;@j&p|m zV2uNFQ)9&zJkEWgh-D*$jr(qaCJ?@>HMv871cGvU?b*7B7caKL; zoOd`Cs3a_g`P4~h%cqiPgi2?ppK)>b{4*JI)&yn^KkJe}Rz0O)-rC^Q;AdVM&a5U5 z%w4G_8$ToJRUZ-7T5P~P>9%bH`CLawUw#|*Ldojx#bf2PzP{Z4d`IWbfo(WI6ti_3 zX3q6*%j5h3enfxQ0UW?2nF7;o18u>IeM>4PD_C(Qb!gzOI+3x zhfL;`U2BP3XNhY?$p`s$_T<{SJCUI!7CBmCk)nf*y|$girSy?sZ%E!VR>-_|wIkE?@3Fs>H7 zf1oqJx2uEBE{WkWP%%c9-9iLONF9BhTf2ID zd`kVfjy{d~RF;aEhaz9uu_Kpn+r7n~3{qnE=ezKP1>YdWQyZMOKaZ!h>zubG*FS(K z?m%Z>-|n3Q`M%DMuD;H8JR>T*+H>vOI`bLoB;>Y8*?~T*3P#Z+6^fv;$7p3X?I(qn#o+^=fpTdWFmoOExn>EIBgR8}0e(gFHIR;v=jgQg;- zUOGllG2K1+{sX0M;Za1Q*i+Ri2SwrG(YUIZ-kxqeTK~BE+j~0l-Pr%73^JklO!^0M z12|L3q5Gw1CRRu8cN;~O4%{C&ilvV52L-9@%(ZXlh_LqYko*WbLTuhQOSM)=B%dF6 zIGDljH?iah`QR~4$|;p|?tsdrD(MR;tQF5$mEr}n;!|B)cB8(Po_#~<**96wHC;WZ zXJZ~W<7nP7<7nP7~6H1C*kH1C*kG>-@4O7r;qSenP@$I?7LKNfjfVv(sO zmge#KHPAdhKbGe4U@Xm@G>@BcW`9yXvp*@$>`#g_`;+3#{-ijwKPis*b@%2v@&mp3 z-Tj^Uo!z_pkxQbxe|H9FIlK@+RML%aDBbub>!yk<(r8Z`)rgnZ;Rrp;Q*=LG5XnNp z)<9t9t?B8_i{2@u2^3lE>}tCbWy}f-MIBRe@ z|J2}oGCgp%z!)AQj1pwGpYNDMQ$418*&#iJvT8sI$mt-pPil?#GmC0 zW9@~pv3~S$B-~0|ERRf1&d$tE7p7e2?jVCQ{)piH3RXKhF%pak6&yG{RV<$vq_2wl z1UG?O?Ji2WRc=jn+^xl%+``n<*lE{kz=M9Uqr<|B-6ge-<1Tfb=s(+IryI7uxrqVnsfL7m0S?xV-j3bfoelW>gxORuFSc@_dr^hE!bSHA-$70nXXeIc z^W#ak9+!`)!gOK0h~6aXh#4NPgMmSnVFve7w}FUVhHFCU=1_cG?iDylBgI)6ch|Wg zI7q7Z=T{l*RYN)8Ug=(ya#y+NeOXkTn87DCa)X1#nVHceV@20l7p&hXTDI0}+%+le zhelLpVQ9#8wgxMb0}UMc|DT$h-3;{(PKkhhd3189y)byRh~i&q4$VA`<9U*hGMN4R zv$s#PqtWwNbXh4X%s1g~w4KE`kp~%~sTxN#|D2~Oo_r2UF@uxS)A{M7dqcPq%%v(p zG`|vD6M{{msd6KlpBq;T^o5Y`3H?^|Y!13U(0heq#S8afJ(y9|gJ^y|xWdeFq4FrQx$LQ6#`#83gW z{Q?Lr1yFRM0%-dM5LybL?%2yYT$q_f|6q{qaicEG>eq$PQWt7(iM1D#?g^tV%<9*L z&{7vEkwzE&g-Q1|qckS^r4d?6qwMIxxBS#Gp4uN~l*eShJVHx(6kMnq(e?`lk{~F_!V*V)2}x^q zY%VXq28>Of#CaW;+4mZCm9&zzY9)(;SmxI?+LS*wimS}YX}pd;Le+i9sIH_WDrljG za^dU6QT(Y&*1V4!Rg|=qwQ4JiVhMFeNk^1qY17bAwxlD1mI5diJ?-H^e#vOCB&)1d zRxO6C$W|jvaDIa=D3oQ!8eANonmsK&^sR9Fl-sY)s<0N6QHrW749-X|ZZ$t)UgN)!-7G-|AW%@?b}h?H91BVJ!}Es6c7- zDaq0T4)Icw&(P!?-WvrkaL8pU zql?0!WW?;Kk~%1>g)vGXRh$^g^RZ(Em@7Cm>q=@NXsG}tQDT6{jJLp{3QFo(XI0NS zlt_sIRdVo*}oI;*-`vC~Qnumbep2P>d-H3|ghGiXIg zEv6Y^YJ4s~K01R}t0NP|AyNQ(|3X!jbV!9PRiUmz1xk`@wMwoPg%m1K(ikOKS}-)$ zTGALnO94X?ttCwnv=l(0gea9X)N0jGD++_}!tjDD898E6flN; zeQDSUS_eT}GQFeXO_YV}qd&vej`CoZsdK6oIsv z@sIQA;WjCUUxigM8w|ye?H8~rW&_H?Z&MxT^Nlu38lub=+J=TUlr%)pQUGP4TyXTH zRcTaTZnRud(gv%NHW*4G+do>Xk~W|?DrrhaM-e^bhc{!9dyGa)Qli`z_J));l%zz^ zQUKK<4ms7Ra^6PnGg>YQY6HT>^IR6qO(>hHz@0ZoRQS$7Oth6jo$z((eD`89@-DMJ z%&hA}Y^x7t6y|^tx(s4l8PrX<3`XcOh;3z1I^i-Hq01n)l|hw+h8LIGPngwU9$gJ$ zTQ#ViaMKu}%OJLuL9N)k8998xtPeBm`ViadLn(zhV1zD%*j5HrW4{GK4&N~A!_2xq zyWGez9pXR{ei_0R4$aL;r{63VP*t;CRn3{CGhh}A2&>sHtmbUe*=H6DXsg+-t>%`b zv)?QhkXN%^Ud?Nh4nCO@?vj94!0Iwb3}`@+%^2X`Fn^ zp)RKgUB)gq@-$cA69D+!_at8KdN`QjDgrvAytZadoskDxH*41!IhL2x2|RDz9-SDR zPI}jxGy;O7vNjr~;KLj5F3KWSm(crP99gMi?ugspK?aO8H@joSrB zj%L0%9Uh%#S47h5Hd_uTjtU^Gp6{AvhWnkJ`n zsG}%Cm$B=OoXg=d0fAAXtsPTfqOBcM8su))?bxM34rV?hhNp{o^OE74LvPk-oO1aU z5wjdxSfDpDACpqj(oUGKo;b#wv{nu zL9S@c%`OXaHiz2@=ztP!?U*_shqG?St^;x@huaD0fD&!(m^vW0vTnz&19BXP+Mx)) z3}H(<$dHRA*Zrxn{R-*?WEauKt)u**0!l4ax&|-?J8oAvm7@)r^!t( zGMf$vi}Kr=Hibp5X5F-1Sma!;)z9Pdk@Hiu(Pd`)m{He-*w(%&IC41aGFHK5$oXuv z&rbtKFA2BL8C6}3=eM6}G9J)x{Os`nI=PC9HGlt<&|k7d4<|3 zNr@9}$74t-(^QfYV_O-NM!21lZZb_)-DH{!-Ef3H9;gk-eM=!JlfIb-)RXUK;f>N$$=DcBv%8FC<3&fwF1 z{)vN4-)L5Yd2}^)L6Ji_+%!h$GIl|cH@Vcb9Ce>rO+aII?{kK{%i*R28ne5eGvrWS z6gq11oJ9>MHfPfZVOJixnZvDPgf3%O9{H9_t-bB4xF*b|YqE>ZbVp|>LYJ|N zjy=x$*lD&V%`<~r3}26jhvhP}=q2D%TX&DsLevpcIZ_a34cmL+`bJzPy-db2yFGvtE~mkEfB z5-rmxKkuxY#tt4&M)BGAa5Vvi+1=6^@0%KbP$?n+izC?uX7~@#ivg<_Wl>G2Px8-olyPLoQ}b60waW-olv! z8t^!02-}LSOFB4Sp}`=ZvTn^jL6JLoN$GPhJRow?C!_b6)dgfl8YLN9kKe$*A$uJ}2p8wTsJiMrSBOm$560 ze9!#*E&l44jDEqS9MBTwv>mvqCGtk=MiJY}m?vDoGo2x9DMNnd(4YjI&>6cEI%7Ja zIl|{giMDo7ANL5R}=4Mw1xtPQ4V1zDXSI4@hq_f*7 z7H~Uf>~80b>2~G_zbU)hIYVCN5WRrgnG-GDV7i?%6rtO(OMyJg;dTO2u)Ccz!xaVeK_zU2O?{C6SrbNVD}xdUHqJK#`0;I{@qlQ^S#7Jx6b(70b>nu? zkUzSnbmYSmd_kOyU1&BR&=QrgG;jK?GXcLfV_O-VOv25}(c^pUp{^$vwtpmccXozc z)!{OMsfH45&69-q_jG=xc~Jbrp53dRA+L3qK|pzSmv)9+*5NV%k=gy( z8FEmE%LGJb_g-hnSsgAD&=V!vddJigd93v)*!4ut>To*&;ZUNb9n*WA33#s=+sdFI zLhX>p+UI8XUT4Tb9WE14h~0agA!l{COh5;eXyaz;fIQZk8)91-QwQX+)@2ae%9uJJ zkF_p?*jC2WLBM;RA#5vS>VQ1fx*fX?$XOlkw}1{P(b5jNqC;f@e(H?fPo3F-j~4DR ziv^@WZfjdprWD8(?H`ieEuA4RbeLX13Y2JT$CLuOopn2QDUioG+)h9WlxSvw!*sGjf*JxEq zmYm7qG9{I8qK!EUfuB<0&%RC%;kP@cld)%*6_uouwY!|NrpuWlG-0cBvgC3O6D~=I z6K#YI>14^#tlP29B3beehuR4^k2%rOj_Ewk2As!?ZDoupBun08pPT*B*Rsy8AE#zAJ zoo3?!ao8V6&YJ#Tj?j(U#X*kTVB>PN`9Y)cfa^DFcl~Bf*Dpu-joV$nS@Piq8)uhj z?2~5W0U6o7zFE`j%MrS9yNt-O8*H4NqOmWUjR&-4cLirnS1?ED#_if7*KRG3dB6on zbI&);_5+%;`-8KlKbRwQ`*zKdf7fVVM&58wWGSPr3$f)qF`dHMz_ZGXEoI2dYqT$e z|8wK`1Fqq$-8GywUBevVbGEyNv*h|U+L!VFz1e<1e0G0vmi)n?c_QE}=0w}^qpZSZ z0y?uln4Bd~aJWoh4zs(7v*Z#EmkH>}{tR-Ke7)f^7@_;qt|#*K8Vl)oGLC!Og)0h( z$?hG_l9xAJCa}QSUBFq>1@BYr23rLYJ{$8=21>XDLFLL2Mal(*>LjJaf$0 zR>l+uIeB$Eh;3y|aRi<@&JwnjF~t#Z^JeYO9B0XSTdlro&!280-$2}W!+~>Y!gj@& z4%h z8C&{*e7B(!gd%i1c5#qnmp=;U58QZRb`ZbmpNwB`Ru-62sFaO>sTzI?Ssn$++C9Em za_Xk!i!uBlczlc5E@sdNVHb?~)NwZ80cLFDY6>Rs)Nz)ur3`s^LmeD&|7Pv(-z<4} zYyDSmh9{>7i}|C4vDsvNz^n^1`p0Q^3ujHYFh}Szb|H}$xb&kDZnuz(A2M6UEV>rN zwj(#CMb2Se#x5=XG6wJKAU|{XTR|k_LneWMwCv8}toh(FM`!}5I~!?KOL({fQnLGn zv*v@#9HHB>U*(XGcUkBd`RiBsr3#(_r%e`^UDs$An&}?S2HeApEk{ePUVd^H-)^H_ zHKvpCTaA_jp5d(BGn_R&!yMtWwR?uMbUQ*{OQnS@-(Y5E=^o-Fj0*<>8Q`xj;&m|E=5IcH5LGe_u#?NbZ+l*8== zRAPUqIcqwZIYPICim{CZ3L)GMM(8qjm5?7fTqZDE*qzKRrjwZ?R6C64b8BhB-y4j# zY%xyLV{9vi&t_d0X4pc$XWg20&S)XeGGEEkyf{jqCRWc?#D8j5R?-cZvT;CF1iPq( zoYI;AVp|zhf+i5yax5ADjaeDy)RkHF(?ZVVFoBYOIMGG`CBp9;4fxfrP-&2 z+|#zY3|+O5OImZb>Z-+jvY8`v8S9l!i|K*p2)~T|@#PlN1I-b-jCB=iAt!UFKLZ|U zPPFs^d7%9(D*0?u0?b+hQnG(5qs8<|bA)DVmy+p|ZVC9L8Qa*JiXlI=ZU?cgOl#8F zYaUWS9QJQxw2+fI+?fG!*geoKrU#lMG(EdG$e$c)C*W*uu{)bvOlLDk`0d!8%`N0Q z4!0ASZtQ;L7SpfH5xO0eg{8aAr-@rALYJ{i!E_4ZcuBEgbadt~jlD{`pCg2Qiu{(oXOlL4h z_(y1W2Dgx3H{4D@8Fr^{i|O>`2;Gid8RXXuw-Zo?-Raw6I(<1pw_{g^>GW+0JQ&Q_ z*4H@rVQzsL!v6Gc3%PK^Wdh2u`*&N&g}Z2U2EW%aR4n3#0E4qL=!Z(=&6)!0uzP)5 zOs_9T_&sCy`nH%}Uyjga?2C%&^=%1weHmMN)Aahb1iZeCZDmjlFoX~M>dV-~l+h~z zKX8lv!QU2g^?HR_y|Rd{ZZc*)A!2}nj4D9 z)($EnB({L>x5e)JZ83en9O1WP_x-k*zF&^eWl$n%+=3y4Tl|a_3%EUMbXC`t_@a=D zuj@b{0UhF%tNdLxH(?e?JSp+yw3AHSjb&z!j?Um4ZP&c&;`&en|D|ChGnh*4&&ZdHj~`C^cGS>ol?(kswWd<4IkIa17z(Dt*7 zS9Ki-9EraTv4@)m<5vs|M~~!ZaT_2Ul~N&W_rgHC^NT~`b%}eZvDf3k;owDw$42o~ zJD;1v?*@&{4HX;l9Lf(KElf-l$7XPVVw4AKzBF93H8&*QoOlb>e;-PgD3-Y4&BLns zgzzVoa5ijcMX90r1t4*M;vLk&12}lJO>TRx8|PKMhm+nX_ka=g(C(D0T1K|ZOKkmp zq!b58yf^VaqWXS3LypYic;WWCM+-AY%L!dcDKa&P=TWc_Hnjl3b8$#~B=J#d_+$7) zZLp5~@Z{JK-bBrdYkGENn_mdbyE-8g+>8nY6ua$QEO)tPGx%*FQ*>Yjq#-%o(mx zQZ{@{GUWZ`qBP7n52Z?_s{zb?8Z){<3a$_6ndw2=qC8KnVdQvmbmZjV?DSZEYI2Ov3BI!M zBV|3o59CtB80uh=aYWc@vzAW#e|~I`tVpJ?my>DiW!)#zEH0EfCeW*VQt?(<6NC6! zKJ1qvI?YkprN{72H-s{6o_M(2Bk z&Ve``J9R^127kR9Dh}xmk;BIE-DMeHOO@rCGdcj0=O-_q!CS#6VX6D`^dl?HtF)mR zj}pe;#juP(vMxC&Z3!pds(#@`O8Xzh8+(%#0L)<_heLi-j}AH1u%o;)ydU#l=wEx za5xDmqnXU%~Opv2(HE=V>fGgL2@#r0wK5_q> zSSO;uTdu_TF`hW_TgG^a=l5;s)K97`*j96?JNt^q=SFdV%F@(pEe^>|$!pV2Jb4{B z2c1I|P9(V*oSU6Ip&VX%PoJO~X7D~{2@+6!+2F@EYy#)7Q=rV9m_tX8-FljiYi_nk zJFQ|b?SbUhdY#ORNF1iF{*8p zulkTcu_0X1F{ude`Bq}bHPBxkS8CkgCEviin$y*PcUMnmzM*&=FR@ptokP`i|CM`O z=U_PQA-wsZ+Ao|(YXEO8_D)U@2_w2S-viE=Xm$piaY1w7Ob9v&&ZMBz;7kd+4V>eG zZU<*t(4FAS2zod;vw|K8&YYk}gL6XAW5GEo=<(p367)oHP7C@UaBda!WN>a1^b~N; z2znYgw+ng(IClto7C3hbdJZ@b6ZAZA9xmtw;5*0nTFt zy$YPi3VIDVj}!Dda2_w{_24`~&>O*dqM$c{bC;mEfb&0s-U`l>1ic-cCkuK9ICl$r zCpb?L^losTD(Jo7JWbI1!Fjr%4}$XyK_3R^nSwqF&a(u49Gqth`Xo5d5%g(ro-63H z;5<*z=fQctpf7^+0zqE}=Y@j43eJlJeI1+^3;HHFFA?-@a9%3tyWqS`(D%W4xu73{ z^9n&f0_T;2ege*`1pN%0R}1<%IIj`(OK@H*=-1%9PS9_`xku3N!Fj!)KZ5fHL4OA4 zje`CP&b@;E4$hkd{S%xw3;H)WZ(&s7f^(lB51h9Oih=VsK?!i)E~o;W`vs-Jd554% za2^m;4bD3S)qwLZL3QA~ThJ14-XrKdaNa9uIXLeVbOAW;7jz*w9}sjgI3E;L56*`K zT?)>J1ziTtM+98~&PN4Z3C_m^T@B911ziKqCj>Qu^GQL?;CxC@7MxEDS_{r+1hsMtK&}MMHC@2Tcmjtzg^JPJu;Cw~UR&c&5s0*C03EB?M*9GkW z=Np20!TF}3UEq96P(L`|7PK3j?+Drp&UXdv2j_c&4ubQ2K{tW(13`IkekiB_&i@J; z1m{PBis1ZM&VZ&~b2nA!r7iUkaK7=U0MGg7a%Z zr@{G+pxeOtt)Sb%`JJFU!TG(QhlBG6L5~FIkAfZz&YuK57Mwo|dOSFP5%ffG{wnBy z!1TNwN`Sx|S$Y5Pj zE>FHEH_)|5)n?DxpWoRxKqtbM-0toHsdJU3PQI$lwYPWn_p?Ns7M@j|I18yYv+!E8 z3(u;$Y9R#HF1*%t3(wjrS+9DKe(mhZwRLx@o?TdG)wc`Fta^80nN|NTEVJt2g=JQK zys*rwmlu{<_49)b^p0Hr_66#fvMx}+ly!mnrK}6oFJ)bzektn$^-Eb7s9(ye`qegX zb&zYmE!VR>-_|wIFFL=(rgP4xv)GnpscJvYetWw*{AKy98F@kqWIQXm&i3|Tg|>B< zTb8p=j=(loa;7b2vuEWe3t*{J&dRT6w{)QDytDG_>)hJa+w&kjOuv^rSQdSea#rrr zttIZZ<+fu-F5k9$OYjoPwq8lL{(P6ZxUgM5`FVIH;;RK~Cvb!PdAeBPOlvGM+mh=a zz-y0z&c43gI|uT8ogH0$o$YE}vmHiPd#-(3XFfv`RwG~=e3i`*x@}B@IsGfu2g~PQ zh}b5sV0{6(KM2YG{9e4gRaKS%20GPd^W@x03Bji>tPt?CuYUr%cmy zdIz*qM!l3XES)kZIA!(~R_1iXF5H=G-!6x3&o_U)vk$YM&z}VB{p05fABb%Q?Fz4; zwkeXc1lO^%W>TZaqia_c5))3PQ~s>|VJu;1Wna?XS&2Q^D#wRdewC9fdX=+I5?glT z;#GcC>QZ^iuS$L{y((Gf#U4D97IyR0Wn?XL@o8o)bMa|r&5FPm!nMrBr&(*6i%&Ca znTt;|Ynhv;VAcn{d77WO%+1sM%w=w#=4V#@Yn{9T11y|X4=*fpnVYBiG|JpO&Cgus z<|&w&?gz@;JegS+s9&mef%>Ja3)C-VU7&s`>jL#lSr@2Z%37vhyL)pT`GMa2?*7jF z&hFj)sT$Rn&$Jz7&oUJ0fN6GK)?dwn%Y_<`lih|4G*%~Wdf}O3gf!={!H{BMAd~7of zHCD zrQ&l9)qzxe<_Xg}oK8yfpJGr|tM8a#`W9y^rQ;(;{KSY#$EQAqCdUh-6PRP0(?vP( zp}-(Het&dgb{I3<=xnD9_&`{&1Nm7)aJroxl!(8h^$5b>(R!sj@OQMGg79~=U4rm; zv_3(%fzvM~@OQKULHIk`Zb`-8(e?!!J)w zLUKcLBR)KndJ;a@7#RINe130w2#+nB+Dge!!KXp49i14R#qYfYpF7$Esi&o$o^l#f z&%m+0rEsFqIEIhlHVzz}o;*npa3)gEN;#LLo{@4^)4xmU-<9<5aw@U3p)i3@d(KTX z(5DKN9_Yay`VoWb)+(J91wK$R`6UCF1mqtnsauYr85^JFM zM)0gn-AH5l9;~dShLIk8*0mv#dLJH|o+J8-61@rB3sWDcNWDMxK~%34|8SuARAKN~ zVWfz~KN>9VM|1IySEN3c!o378!>4L=1AdO->B;e~iP?e4?ooU`s6eOu($uF?SmM+8 zip6e7eU=)nOX0)vm;0RY!QA5XL}9FPW^xWcm@_&tJlWXKuzPd@h4+P|Q$Y_|b(dt> zkK-~ivZ;%n>p|guIhFci>MQt8ieF{tsj0Ei!O_`ve8g;Ytk^p>J32WrgNKDr!Pjfj zXUWA!`HhOy*HhobvxS-(#7BtN1+Jo}ge@*X)w4ta2Kb(pTd#Ghws7f7g`JwssF_%;u;1g@y#E;uE1wp z{q%>12#(2*Q$Iwz4cAgq6@>nNQe{h`(N(W~470c#NDJPoxGmdcs&4~DP zWZ;D>%hQoq=C7&0;iHhLzhejDWpg9{yq!q>6AwV1;p7NBM=9sO(+yqI*HZ$10;)mBAvo#B=_Ren_Wm8p8^bMlVUs6 z^QW624e3fe`_fhP!cw{Ob?@lV>`^>hm!}s|{u(@6@iE8xK*d^?xX1VO>{z2Jk*-TG zPC3icOI)Y1)Zg~Zr6ZK9lGJC@=izLSUWW6ke}qB)iS+rdb91TIhen=Zwc~k`UXe;) zkjC%&SNkM(Ob*SB;WU`O7^ilfU&Ye=kgl&tUy@!4sTZaW(ik;V$J3WBN*(kZ$4SsX z7w1oTNu|FyJz5wWy_Hwd^i}x0NlC|}sNZA7#_q!Sk)gtl;%s3Uzl}CIeL9g|jf0LK z4hzJ&&SQd8pel+Pj!q73!*QT&Meo15j>k7@I ziS%Z?Zt({^JU=ATIXu6HCi8`Y+XDxg$fxjPR!yG*jAV+ zip;Q^+tVE>R9Po-!MTms6Y1^J*r-J&y*0fpl}@L-z)iXpB*^W!s+Y1!Hzm^ev~*m? z-*q-vy7obopnJPFy))%*O7Bw43Uf1fT~3cdmzva9j(8yb>48-0kLlfkm55H|L>g}? zu9p*NKV1<%1>9?e{-IQQU+SmeZWc2SZik=(q+XV~nT~J})i<;#b#pD^7D&A+RiN0T z7(2QsRj745ihW&bh+@Yvc4AR#sMd*6>>E=f6g!QvGmBCqwN8v;-;%n8Vozf1sYR(< zYMnU6zCATgv1c&$_C=}jS|@?APMfs$aJtq+)?0<#qp*8XHIvhQuCuc=ZT-g*kz0`T zW73bsMK%36aJ!|wCxE+4&|QJ9rQC`1lfd00X?NqDjU2>N=>ik!9+U*Ua8DrJh9d=h z&OR{BhTpDwsMtR%{p?iw$?50dO`r_m^XQr$*&G%&FAQ-Azk=}}bCC5W{jBthi32_y zSd>Qb;lNu2;lqLBf?h?Pj9I3{d@Z3 z#c_JK71D3Uid_op8K z_fb;jUHI@EX!TrCNW6Q=}zBBK>oSAEJhTk^UvPFO>>^ zjjNMCWGC^Z*dnBVD|vng?kgnEAHaRBpg+-Zr~#h271Dp9@%=^muk@N&*F(1;sI$F2 z{dekue}MaXY5rf}-pdFaaNi;*f}S1jIf#OLzr@9Z2Q`HAEI^W(0^UZ|g!I>5z*|MY z*9hx0ebyz#)1nNO6#!5L?mMOGML5m)JwWfq0@O;)b*|GFdtZ-1Kw-*XnCmSu*+;D0tID_YHW7(l|ahOIKu#d$IIXafnNA0yrNo z!0QOWm-AXm6L=e*f1A`LK%k2L;_<*;mrOD4Vz?-UeTEl~bu_n*pyu)R)(-*d@$|tX zT8ZvA8Mp>?$qBj~-1kU7uLAdjg02GhV}e$L`)NUI!2O({CUCzfCHzo8g0`Ul3eOHF0^7j-hs50o z?!N_f<8956(*Sf=m;NC1LL?#yc$E;vkKhgi^h?qJdh>W)hCSqjc?v{gl5;;qQi2Xb zq*BmLSbA)-Fa(g7(uX0kNRo~~q)yNfM3xE~hRAY3MGAxEWRB&3vfajJ_(UVNk*B0e;$!G5^!4z&fuvUX^{+f&?$(c zUp(G0G|jSlR2OvU?yhE!p1y5n00FUWlBMxHm)OHbM76?5eI7D77=#vn6nV?TY zT5s2Tsu5V>DczY39e3i>)k-Y4jr5K$Ayw;}QoiTf@@J}&6{ z5c!OtA425wf_?;%uL$}HM7}QQXAt?0pr1qJ`+|N65jBPU8X`ZFxZk3q8v7b2gx^Et zmlF3!bXiN>pCO_qlfR<#TH^i=kv~d4bee=Np^B$aBmaiT-#EDv@1H9h@RoK)&zzMW z`jpc9Dx(njr{sx)CsRyi53;K__pSqt7WNnH%y1%j4> zcZr~7;9V-{eDGEYS^?hGf-VBDNzf(WWd*GSZ@r)f@HPp$9K0I@tpcxI&{g1V6SNw< z?Sj^Tw^L9Pc>RJh;O!IC0^UJE>%f!qt#Unha;jBs1aC-EuLW;J(DmTSMQ!B`;EhXM z8+cQKI>4I|v<19Vg0_Koo1h!PyF*Yncn=rU1Kwi;Js1ME#SRb z&=`1c6*K|f{eq^zd#9jj@Z^-JoCQx#iOLh;eN<9Uf%i#4w}SUML1)1GqM$p#lT)Jd zVc^LrQTYh)z9p%T0`I$m9s}MF1U(KsIXNny0Nzg}?k@0tF6c?%$@*G(H+XVNR6Z3v zSzjxk4xX&9mCpoER@KU9gD0zM<#Qn#m0F$;(S)EE(#0O#(UlDK;zdX1nrLsV(}K8PxfzYU`6B=vrX z$|6(w07S2sxOYJ`C+Iy8-6H6H5bYB50f_bp`Vd5S3Hk^`_XzqJME48&1Voj_KLt^x z@y|eXSW-U+(NRHPfarvvFG2LUpszsmgrKiM^t7OFK=h2DZ$b1++0i^xrhZj!N7t z#EuC%0Wmq(s!l;n&b6vrAvPavH|47xtAa=XNJpy766Z9yEJyOtPAodtR zkAv9b1w8>`cL}-+VowqDB#6oRS9LeUo+EKjh1l~2Jso0lu2nq~VlS1rXG822f}RVp zR||SR#N@22dLhK#AaO5-*qa2s6k_)YdO5`2F6fmIdqB{uA@*KDuZ7qL1lIl1wr>g?5l#_2C;7lx*uZdTzCLt>Rfmi#MHU)9*C)P;e8PMwUqb( z#C|8}LlFD3ppQW8Z-PDsF}W71`UJ$4?mq=_rTfo7T{s8e- zL4ShyMnQjpxH=L42JtqD`v=531^o-+H!`YrAihIT1mZgdMIqiVC=PKs>8g_umy@nK z1@Xg@3J@O@R0VN4!KxQQTu!j+T8PUDR=pVF$0grVh|6MDy$s@~CGLEP-yvuP#2+r` zB8bb$RDB7=C-2m}-3u=S- z`vi4B{DXqF7%K~YmMBrZE$r|MeA<5##6MnrW2(BVdOO5FCRO0C8`||3$eO6`O;zv2 zl`j5i$=3(*&j}iU_!kB3fw-(;)%zg+b%{Fw@oxz_1aUcUt8d1~p?IdOJ`C|6O6n1O zFiPTvATH-}^)SSLA*n|pF6VOfEfD{M#En7x&w?f({trP@5dXKJX-Gr_%|aq3=maE^ zf=)p~&gJS`A+bo}&OoA0&>fIiD(GR5kTtCO5%^@0@Ou;_ z0wgY%vUfp3*0t&IX5m#w;}Opq5EA({hx6CK63p*ty59`4M;pr5`P4#UrXXoF!86gPKug#@ptBH0>3Uk z=mQ}5v9H+ixxyHhb2AEK=w=nh(8b@TIS+>JT7@xm@ds*-$Ixw67(;ix!Wg<66vi+@ z8yCd6F$59XuRtsW5!!e_ECdnSG(ao_5!x$2ECdny=)YJ9BJ??bu@FS)%lu*?h|o9p z#X=CFPwk6ET zUM%85-+dR0xX|a`#Ud{BWp=g*MChCAVi6bmnz~rTg+8J#7IC33po>LZ=)>n?5f}P` zxmd)7zDF(=aiK4bi$z@MYvE!M7y1r3TLdEX`ERj^3w_61EaF06=oX8((ATxaA};h% zZLx?8eH2?P;zFOe7K^yhm#xJjF7#Pyv4{(OaGEUw5&F)wSj2@k3lxjE&^CZ#5f|Fv zPb}g>yYh)eTxh>Nv4{(8vnLjDq5bj1A}+Msomj+$_OWA&K!kRp6N|Xe26SQ(7us4* zEaE~RD-?^k&^B&j5f|FMO)TOlTxiENv4{)pr6v|}p>5CDA`qc1%fuosv>BOL z#D(@C6N|Xeeqmw}7upF-EaF0Ye2GO|Xk#w1hzsq^UTLdDs6P8%S zg|@U3i@4BcRbmkr+J;Ij;zFBBiA7v!yC|`U3vC1?7IC5dpTr_Aw2_lo#D%tKVv9h8 zHe3>mxX@NgVi6bGK}js)LK_^3MOs&l$Vl0U&_+(mMuax9 zQa1CW$yjVcUNcR{%4U8vAuF5t(Uh!g=0}sVvY8)E%gSbcG%+ii`O(y@Z01Lkv$B~V zP0z|^el#zOO~`AeDO%agk0xnlGe4T9mCgKUqEo6M^m`6nIBE! z%4U8vjVqh^(flnoA+MRHa%D3=n#`5W{AfB?HuIwiUD?c!rgUX9Kbq8)&HQLuS2pvb ziCx*ukEV8IGe4Ts#U|u6)AX)v=0_8}vY8)E@ycd?G|4NQ`O!45Z01K3y|S4fP4&uV zel*!DoB7dnuWaT=^Ss!Eyk?s6mCgKU(pNU~qiJ8+%#S91WivmT`jyT6X!2J!^P}ls z+02g?0A({jS^|{K{AlhMn~>K`%Yd?(A1wsRW`493D4Y4wVxVm1N6Ue-nIA0(%4UAF zBq*Et(W0Pi=10qdvY8*P2VxWQnrUfJHuIy!LD|fYmIq}sKUyG^&HQMIP&V_UMMBxk zkCq8#Ge24=l+FBTsZciaqcuWoLS8d17s_USv|uQk`SGTEJf9Q7{F)yjv^76MXls6i z(ANA2p{@B5LR<4A6#y}A6dPAF!Hi`{a}Q)&yNw>K0iii`~AlV zZJ!?_wEg~LgtpI*5!!zLF+$tt$H>d-^@9=Ge*ZB-Tl3@fBdgaBMwqVo@%oX~>jxuD z*Zg?>$m;cj5vFT?ynbZ$`oYM{>h*&W+L|A)A6dPAFv4`*f4qKV_4>gG({=yx`jOS^ z2O~_^{m1J^R<9q7FkSZ_uOC^xelYT~di`L8w(dV(KeBrLV1((q|9Jh#>h*&WrtALW z^&_j-4@Q`-`;XU;tX@ADd0D-FFhX1RAFm%-y?!vlblrcveq{Cf!3fiJ|MB{f)$0c% zOxOL#>ql0vAB-?v_aCnxS-pNR^0IpUV1%~rKVCnwdi`L8>AL@T{mAO|gAu0d{^Ru{ ztJe=kn6CSe*N?1TKNxvgy?!u4TlXKYA6dPAFv4`*f4qKV_4>gG({=yx`jOS^2O~_^ z{m1J^R<9q7FkSZ_uOC^xelYT~di`L8w(dV(KX`+CzMf`;>AL@T{osx1RXQ@oblrcv zeq{Cf!3fiJ|MB{f)$0c%kN0ht`uP5X_heT#_9Uije!PD0{^=?mdlJ(%KVCn0-*c7D z{Pg<4Tc2Zo-G97(@V?|KKQhI1-G97(@E+ol&i5a@Ke)1)pI$$BM{rLz{XUMKdPZn# zetiGIyKk%V%ulZ$S-$_^U9(j>GR5+`|M>nRtJe=k9`9bw`5B?@>yHuIe*ZB-+t(i> zw0(Yz(DwDm2yK6S8KLd>A0xDVevHue`;U>wJ0c4|_FwUC$I7PuRpn`XdE;JXBU6tz;uV|ySG?h_vYDS=KX{*A z%&+%N8QDrkfy?*ePqL^RzAFm(0-KWaW{ioLt+3}Ni=Tzy;Pp==m2Pf92^~d)gykn-y z&*Q7t58flw<6SQ$omP^%h9TUgOI~O#%4@6m-gIm5RYLWCssGw*aY(X-UMW?-4dNU7 z@(ZH>E2L!YC^eC&n{}P1S*m}i-+K+c6)UgPh8U~#(o3*zb=`?n-CP~ME?9SpJ^;b* z@CK+u-K}*qwNAS3Hhf#We{^J`FgrJmuSrJRc}K0v{#pFk!j8h!0KJBS4?oby4tnOs zj})g>Ol>#5+dj4jHzuPTDsqt=_|C#~VZ4aX&(GkGyj{3A7anZud}2pPRuSnQQ6GG92P}WjMsI%5aF^l;IG+D8nIsPliMMnhb~dEg25+ zn=u^Xr(rn6kHBzTDx#80tsh#z9%5I@7h zA%28~L;M5_hxh>&4)OCV9OB1UIK)q{aEKpX;SfK&!Xa*c485Q2H!aG!WrwSjY!iTHy5h{G73LmAyN2~BLDtxR8aXT44 zF5FCpL)=P+L)=J)!@E@YKPr5Z3ZJaPyH)rU6+TskPgCL3Rrm}QK2wFyQsJ{z_#72J zSB1}0;qz7a0u{bcg)dU!i&gj%6~0u3FH_;mRrm@OzEXv+QXy^!!^er6!ElIM!ElHh z!Ektw3SY0nH>mK9D!f;PZ&Kl#RrnSa-lxL1s_<7D*V0* zf1tu2s_=hR_#+kmScN}PA#TUQ$BCP1chE7eyax`RC6MAcVI1NaK)fUk*;~bJbk)o*i~c3gcG1}%G6--`vjx;ycI+HwEs)F#}jguAKkVHknWxZ?k|x`*Tc zOR(mcvkITwS%~C&YTOW-Jzbk zU6Z<_94UNIe4$gq!_S4(o)D==Xi|?XN9s}kRZ@@Eq#jd_)MFP;>hb@1Pd!1CdSW?J zcP*UMlm2s3Pu8UFE=TGq3n%puXzHn&)YHn5!WWblD)e(Y`}T%}{tQj(ndL~~yHX1! z^_+7VzA&lhYEsWDN9y?tCv{HCOqkRQG^rPsBlV(%lRBs2+ZP(X7i&^4DMt!lW?Sg+ zJp`m)rb)fL94UOSZlR=JbuO9;_tdL3sn?Vv_1cA#dI);zb(+*YNxeyvdUH8aZ&^60x1Nip!aemiP3rCCNZr41Qs<vM7aJ^7cU;fXB z?<<=XCakN&Q%p`bjxbKV3Mfa}s)()Xy}j|0_r8=L;uwPB#u=Qoqooep!yxuNF?~ zoP-`G^=nP)H|0qEcHyMXY50zYg#J5C>i6YH;rAo{pH7}(Qh(H>{#1?>e#&B@r2cv? zQ$m>3-!!Semm`H=)mSL0hhX^rsY(5-9I5}0z4L&RqSoX1_Fd+VEA-Gg`W?M<^xk{# zz4zXWG!ZFwks?S3LFyg7h=_=QfT)P5sECS)h^#20ynnJcnaPsL3$yD=+0T2t$e131cizeL8T5UR1}4Z7D2&tX=LYA5Hb}@q0)$;;1M~pP^Nx6%nn~V3YA_2 z1yAddg);TqVHPSQg~}v?f(Hl5LYW%Afy_kDOrf%fpt6P(DjS8$E`rJtQmC91DwhZ< zP8!OV$IRx*4qsjhl}`kfUmmJp;85`tDnSHQNE*uAj?QMPFoh~2f`Z3vNv=LyaWk13 z%&fi=6sn{Ms+2rbnZTjSQmAqwsPghq70f^lVKP;bLRAt$!86Zfhp%ejP}L|@brBRi zeoYptmKms_Or~m6s5&C3y7Ex<1BYrrp&E*y8p%U7F#|Q6$y8Gc)l38h&%%=&K6CpN z3)O-`wG=_YWBEb|)tW-J5kbKd0wtkrrnUq&Q}m>nO?1)>e}jS~R4|6GBh6GNQKsOz ziIPyk$W#{!)l~!qk0zFd>S1Q}jbK(^PYTsb1O-o%l!P)jd@NKS3e{Hx1rN3iAyj_~ zH9!Of&)AfNGWW`p&D0`y?e^FWpq3D@B zo9Ij){?0a8s3bF)n!;o%nGWAh(eUjGDb#KXwMPWCR~~A=nM_S(GIfAL9TY(w3Mmvl zlV=m1$;038Cp)K1eKPtKlc^&#Q}2p0bu^?DTO*Og8EDz>T@%hn!#l1B8B=w z1odS|p}wL}mqbus%R`wuC^(bJ6g?>Y8zF7>^_cT*Kh%)t~Jk(V) zP){>ZKT)V_BB-C`p{|>On$1AbGkG@AnLPY`va-W>(+t!z4AgHlQ@2E!^2$TqHUl+> zf%=0&{V9UF6H=(ZDAZjM)Zg+@_snGKS$(GL^!S@ybo|XOfBelB1Sop^%`Q6rhQG~N za-v&J{n6oECQ~kT`0Q@M@Zm334k1)33Z;mk;JeTyq3o&6%&B=yrs(lEyXg2E{<`T9 zLeb-IcG2-S{LR<0Q0dKNYCe;x40QN1iiR&!NTCpg$}ED)A`g|#Or{nvnaWO~a)_XE zh7>9ng^CkF<(7xaYbI0AF`3Foq4JBM3P?j)P5sd!3ssOp#fzX4q@nDE&1C9%CR0Ty zR8bLBv5-O)r%)wCP$lJ|N}I{l3rwcUP^hvZsB$5NDo>#jMNk#wp(>fl)XPk!DpRN` zBB-h%g{nrOs*9j%$U~Vr{`Lx!soE5(jtHu5NTKRcsQMzP2J%pi%*?4*nM^gNP)$To zO+yORj6yXRLA8*FYGo!<3zpy(s%?4n1~+2tQeXA1(<0Gg?RqD&2v&(u;gnOeqVYA}TwB7zzkQmA1RYPbk$ zgfx_Wl$lH|XEHUKLX8nYjSVT(I0`jh1T{e#$~MnTrruyOHIYJ15Ld_IG%?c^h(-dm92zGV!pipm$pf-jSY7>QeO9Zu99xBPq zKDD07)D{Z0RRpyyq)^)_)D96;l01~D=Ot`lGL=lBc8Z{Og%oNxh1w&6+A9rZ-*0A4 zy~$*X9;vj8j#S#^k5mQ&iXN%7i;h&<<&RX_kC@5SMkZ75(&0NQ8ou}Bhwqpfs7(yi z`xNT92)j1of3Xl&Md#wlbNz zM4`SGL46ZaD0Lu1Sop=)Gj)FYJY&kr>34(vV+MKeITS=^gu|v`~x9vL4cwU zgtUtu2x*spAf(;Y`@SS5Q}lt5cF_YN?eY(V3Z3@9gsa*3ea@=&SFWNIgqDTP8sh@c`v3YD5dMTwxI<)LEDWNH_a zsWcQStq3YzNTJeGs0<>gjPg*(Or~}-nWB$5bch~v=#YQRp(6-T^f8AH(PIuB@{c)m zhS5CR3&8@Rb$~ zUm5A)3kDQ@Af!X|KuCxD10fxz-nJiLGF6dgs*)&Em8CNk45%s;s;UU8nmkkuGpp|) zlc|~%s+I_P^h{hsCx2H4a{Wf5R<8f6snO3s&Po6noy{wBB*BaP^P|m_-!Ur zEh$th5mf7tLbah#ZADP+Ym`n|%P=iEJgF^~6ghCA!K@F3K z8et|=?=qPhNufrGphkxjY7B)MD}ov)4Q2b>Os0-9nHo=_CWxRWh7@WNg_`FKKqje@SyNpk~rc%@SqmY57cI4Htk5oEDM=BliM=Bkw%s`!FpjOjNtr2Bvt$e1| znSnaRK&_`x8$?iV%0q231N9*T^%jNNEP~n+QmCyIYMTgZyF8SsBbBF_Owoga4$(nD zhx|c7M-ZUsK|zP;prGRc4hohwGpEilnc7E(Z@*~x4oDB5JqS<-Dbyhm)Z5Zf=AJC^ z5tFII6zUxj)DdYY$5AuG$3neFp^k~5-j|0m_3XuSOr}mysFNb7Qz3==kV2gnL7kC@ zGWD3lkC{x-gMtpxK|zQ7K|x0lpy)wChv=Z7;{gr|ntD#&c_vfzprAu^P|)!J2L(<2 z#r9_m)E9J4eJPq#UrEm?o2kFpzQ91ygMtpxK|zQ7K|#l5GyBx%4AgftQ&&Wp`d&Iy z!GQXKLj5R$x+)E2?(dK&pxkqPy&1A|=p*$j}R3U|; zrx%@~(~C~|(~Hh1GZXzACR5QgQ!%1U#Y$%?7*O=|qEmEw(J6m=(V4+aroLq|m62vD zlPFV2K2t$}qNf*~qSK2``O}Ne>}E1`naNZRnyH+kOy!c#R1l!(=|!jL^rBP#^rADL znM{4hWGX++Q~^<@3d(0H2vG49DnSHQNFJ()nM_?_GF6m96%#=f4=Gd$3RO}BRZ1Gl z+#el&&t$4Jg(@S0DjQO$aulk(2r5w?%G5!@ADB#4pimV>P?bUoMW5&C6g|(=DgQiA zo2frK{E^92HJYjFqDMw#C5K<_5_|z#neCm`xd}{8w!?&1B(Zi=s(cx34{NdAJKnS$jipfIL{Q_Uq0D{a@H>;K2^4Cg2x?MDp(azPDI%z;@=&Heak$N7 z>M05}O$0SPq);;`)Jzf7ENLi*slRRigUQs>6l%5z>Y0#2(PO$!(J@`8{4rhUd^0!X zKbcG|pqYA3l&R;XGZhRddQ8_TI;QKCKc?$^#Z0E|FqwLlW@@1*Q?JQqDhN=EDAZyR z)DmeZbFV!AVlqXK={iNnbe;0Ybb|r4oM!3`QKnW%XUg2Kg6=YzT1lZ+iJ(@86lx8H zS}THDCl6)nu{?h>nWAThouaeDPWiLL=H9lmP#bBcHiLi6aC4%}e zq)?|R)EN=fS$U{)W-?`GGW9Wq`a}fvX-J{YQ>f2GP#5H(E}F@dgUJ* zdQ8_PI;QKAKc?&Qn8}pFWGa<9(OrsQqPrrbCwefTA}LgA5mb~kl&Q~TYfZ;wst|=LEP^T$QmCR7s+b6>xHOc_%r9cC>6uKGpim`6P^Cf& zRhmMT5kZxehBEa89BT$9Q{^aBc@b1%NTKL~W|!zdvrGO!v#W}keJT@^sj4(n)kK-9 zE}f}hK-Hj7HAPUhkU}+}Pz^;;jijMWou9I1V=~p4LNyUV zH4Q0LGYZvQ1l2+s%GJuuoXXB*iXPK-iH_;IESc=uo){0)r~@R7eV!qhH{xX5o^uKWQv}Mb%{>Iy5vv91_O$oh;@lh z#JV2fM68)p*4A81rs#=Sm*_;SOa4TxsV~9tgBn8T)KJl!8YVxd%sh_O8pmXcK91ET zdK{}u{&B3XAV7_wnHnp~)HwM}O)#@h5@O^84ReG>FRq$wEA9^UwyBcnN#_hOwn_mF3~wp zm;5~U) z_JkB_FNNACg4+KtLlt8(b$~)06hR#dDb(8(>aYmv9cd`nyJmLu;!LKFQmFStP{-t< zjt36)0fjmtf;uS;W$t&LC74W|qEH`-piYMr>I{WCD}wq+9%`PM;Va2xiat%(C3>2! zOa5uPwje-#N;7p{l&R0;GiByaeyydLOkJQ*pNpU_h7^jPh;@lh#Jc29#JVn-nNy{i zOnpr=^^GV~-%4l7W$Hw183u};h;@lh#Jc29#JYYolc}-{)K!|PpG29uCZDMwK+zMi zF42itm;8xX*RN(WRgTHjO`56SM47rJpQ#`~c`4NIBBLbEkdpDDLRg>qX3P;OgDq3jgOA%b#BL%B?S+FpUll#4>SMNpoQ zLeUekZqbQYxBQ7%cWN{HR7ECJQ8ZK0qD;j|XDS#_u@owe2r8{Kl&R+qTPrb{N=Kp6 zi=Z-u6pB8$)-8H)ty})VweHMj=2T@SQ}pnuTXgu;Er0mbX6DN!tW_8&dic~WI(+Ju zKYVI4^W_rOstgo8eCie*K6T3VKIw^W?(|}H28upS*DZRQ zu3P?Ty1{^orlQst*De1v-C#h~rC2&zd)q3F|e-J+-Iy5*myYwqxAJtkB1X}WIF({$bPPty$s6g{Tv79G=d%OBG< z^?fte`b?(iFyDpFGqRGf<5fsQwgcfCy@!G?ckdMw>8DgDBKs z5!4WADEBZknPQ=aQ>YOlsFCteqs>4yWimyN>AFS7blvjDblpLK8c#DdL6oV9(wQ=M z{H+<2sYw)SvIuHQNTH@usHa3w)1;wnGtJDY7EGq5Q>YmtsG0ImrarE1$w1AbP*01X zX8+4jtr)0hDAXKdD69Kf_gsrD?PQC^l4!BPe=HVPe3o7A=Ql#lmUb%s{}wC!ukTqJ z8GJ3=FSuWX82rpV&(g(WO*;+hPAmMM7>m{YlKbWREE9IQU)utW0yI=v)03U=wSotVT*e!w}+&l^^ok|nbHF@J@)cDxPN+J za5_DF(EHr`Q!IuVhYJQh zd?nk%=d_25`W`-q9xjp|F7eayEx&{N2aj~1?m1u!^Wm}q^bdT``_n=u1WC(xdT5v$ z?(awsKf144>|~>CYH`4SEEZ3EmaK($xo`5ji1)Rj8-~YyEoC`-+&@DNZ?zuxb?D5V zGOvFkmz3HL4P&554EzvZ+HVGzcAMYt{g-x&jt6sTx9Fw);r=saPHC5xP^j=OkA>gG z{g-wpr3;VyFPuGcX?HD+;L`A}2$ysRI{OR$-Nl#Wv3lTELvlIN;)efNEK%{$A#xxm za_#a&^1H3;Ye_R2<*|EGlerw_ad@Igw^1G^?iM?GTu{T~6y@(~IpLoR{<-0whX6)%XQ(GFAMCyv>WRVmNSUGVfABS@^Q2FiKOKPu(0 zw=LysMXy)!WK2o3LOQ@{Ry>&?hObxgAgDQfbIFr|bRO#fNel*nW--tJgJkDlTP{9? z)V0NVa`Pupe!l5_6Np}!hhCY-cV#IPNPiu04Fx;}?^}!sg|hAP6p`$ZEIhmo;$^AM zSiCG#7NaLVrDMDZ)ddM17xff_fyFPEbT= z=*MH}z_}Ce@Klu$YjgmQY?BO%)4Te1)(6EoEFUPRI&u|bJ_J2Ub!JZ*0t5tgunULhE zx)laf;thdSv2+9=^5V}kG-X$XAl}S|d4{L#JeqZuBu{mDYweAJ&(boGJE2EPO=!y? zu6VSZcraHyR!%&GD;_T=9?BI@loJo*iYLp7hjYbK<-{Yn;%Rc?kzDZ%Iq@j2c$S=a zG*>)ZPCSMyo+Bq7%N5U+6OZGH=gW!5bH&fei6?NyFUW}}a>Xyni6?QzugHlfbHxkg z#8bH9MRMY)T=5b)@l#y!>vH00T=8-_@pP_ug`9W>SG-D2Jd-P4BPX846|a*MKg|_y zkQ2}5iZ{xMpW%w%k`vG2inqv#pXG|T$%*H3#XIE0^SI(sT=AE3 z;uT!+B{}g*uJ{`{@hYzPvYdD|SA0cIyoM|OK~B7uE50fxUdI(*lM}D!im%IwH*m!_ zu zr;`)!=ZZ7Pi4SnandHO=x#G-n;zL|Z5U#2<0R)#b$JxZ;{};*YuF+H&GgxZ=8U z;!nBa`f}p)TyaA=@n>9dV>$5!uDGe3_;aqfxt#bSSKLxg`~_FsT2A~WSKL-k{1sQ+ zUQT?8EAA*K{+cW9EGPbkEAA>M{+285E+@Xs759`Af5#Q~mJ?s$iu=lmzvqhk%ZY#B ziU-Pxf8>e>%ZaaY#Y5%9KXJvw<;2&x;*oOVpSj}Ea^mY;@mM+WFI@3>Iq?myc%q#6 zSFU)nocJbJJXKEo8&^C{PJD|io*^gpa>cXc#J_XJv*pCMx#Br;;y<|JxpLw^x#Ib9 z;yYaNb8_OpxZ)S&#CN&km*m8MbH%U7iT~k>7s`q6am9SG+<_?BI%5$%&m@@fta?iz{9yCw6ni8>Gak-sB&@8fpIcRjQ4A%h3T?ZsJ>x z4Z!j(zUBA;EI0ElCk9}-g>N}I0L!g>%c%iaZsS`{3&3(a-*QF(mOJ>CvjVV8;#9)RUxzU7JlEZ^Zx7-(i%nv<;Q%>V*yxx z!nZsgfaRxr%M$@up66Sh3c&I+zUAovEHCga&jw)mIp6YJ0G1c|mY)P*`32wdd;peT z@+~g}VEGl_@?rp%m-v=n24ML$-||ubmf!F#zX`zdTfXJx04y)_Ew2P%`5oW#hX5?E z@GY+fVEH}Y@>&3vKkzND2VnUl-||KPmRI?fHv_QziEnu;0LyE9%ijaA{F!h0M*x=B z`IdJAu>6H@c{c#d8+^-u0VvQz+;k$lTC0a&KyTb2vJGKz1R7=UFo z-?Cx=mN9(G$^lr$@-3?dV3~$*Sv>&Dw0z5&0a&KvTh`JWmdjr>i{gX@h#g1V40n7***Zv9DK`; z0a)hbTXqh>G8f;nYXFvUe9P_uSmx$i_6)!>58twP0G4_AmVE=T%*VIvAAn_kzU9CG zEDP{02M1tTkZ(CO0Lys3jU&@hukyU|E@OxhMe3DtyZ&0a#Y$ zTfQEEWi`I#@&GKW^DS2dU|EB2xheq5ntaPO0a(`JTdoVhvNqpxgLz9!Nu^H8A2zIzZ%griBz9?~K1bZpUtESOF3S~@Cr;~oF3S~{f0ePgY^xVoY~u3JAn$uqk3lf?HWuKwbhN>5JDz5RRk zeXps%xVF-VBkt!f_I=f-zqqc_pCcaVFZO-=rN6koGKeD{;xG1nA*8>!p)!;s9_}yp zee<8cxG`5e(qHWRGCY5A6YdNf?JxFy?~=c`DOWt!U)-9zB%5)?5GM&WWK_;#_Uy=x7(?#z%$;e`%;o>(0V0( zb)aj#8d{TYmeaSc39Z-Cmjk-i>!I}qfA3n*`b~QO*R|dRt;u)F>Ah=1>&^6ruWP*( zT5t3Bt^=*N(>uJbbrQ5r_HSJmTJNN{bY1J+(0Y%5>w3_7ud*-YYdVHnQjza@sU4rJ z9NeZHf#T>kQm!vejUzqbg zVOfr_v5c@BN7(c}q3ga5%X4(i@6$Q%(I~3Xuj5xs!^fjh}H*TkPk()jZcnfpB&MlabeP`Q(@XFBGG{$jcPl!+v+iCbu*ksnKRH;P zq;&P=ZXlzp^?!8hlawAl-7rR1`~T=RB`Ljqy3vfT&i~PEO;Y;#bQ2g|-T$LYN>T>; zbW<5!z5k=zoumwjhas7k95FpH6-q^hWF|_b8xjR6>X0bk>84$Sm~zI`?wKTIIQ5M{ z5ybad6ruBtM3G$IhX2QRB$;WcQEK8j52e<5MxiL;8L_}Op~+=MqiE9fc@(W{8iQhJ z(*=-$7n37iN{mIZr0FXtR@XEQf=v?UFLqs^%Rm#dmm4g+Mc}z4IbvyIT9lS}E<0+GK73zv;5|f!(5qRyTN9jpFt5AAfKN%40?kVheiIdCBh%%CYrAG*nrt1*WHO-7NbLpGLR5hkwuhKV-LHE&TL0L#YZ=x)^ezKyhDiYbC zNJ6urY^3QXlug$(JIbyiMYL6WY8I1~>4{9894H6TZ$>$E`kV;vX*f|^;lIfdJCc;q zcmm@sF)mrfCf;(Ur-haz?*N9-{LVu5})iN8kGGLlN&JM;z77 zrq(fu#<_c+X((8DCsc~OC@-Nnh4Shs@}YccmdF^B%gc}QlcuLpeqGZ7sDRd#>3*^? z=X$1LC*y`^RnCH_AnE)ZDyZu`9>LG?X!vsL%hsoQ^H|I4#_s2nl(A&26OiwwcL8a4 zy@D*Mw@pkPfhW^Bp4tYR&t-K1v|*OocQB)2rznn!6Qb`?aUD?!RKjEPOm<}#h4rBP|(>_w$@&Sg*;Zf4rXbThtSm`-qE zWl>pTcpH_~8J0uk{7~;W^sKR#RmR4Dvn`)8ZV7X4yf44yQF(%K50%$pB%(w=3}1dL zpbEHkq!m@rwXTRN`nA^Qx1CgeE1^on*^VmdoGYWs-2Ao^<~K>17@r*JBx$aKst{i{ zs-p9)is0RZwt-$vj#RcqMiW6bRE-E?Q8k^QI)c}yj3AxUu1k0On4X5&j?4%R9s8B< z+S#?YGunHE7Kb8Ha%8sT$efIy@dg{2TU{~jW70sc>RZ_#;iB{63y-N1qxb3%lTW~= zdUc3N@8^}Dc;(PvW=AQjj(%1ouQgB&lGlQ$hAyu)QB7Z7@ynGYWwLKl)?L~XNVlCvs1czki5lrB8Y6g5q}_4o-Mk5ELRyzbO?0iB zqNe)R9OhWdG{YGZ!9d4arW&_Ap_{=zY-YhfkgL=ob zGWJ}dCc6XbKs>9V4m!_{sH2(#KhG(~o|l;mnq=INzToa16AP`>Ukr4nuWLJ@P6Vn3 z>ZF6}j5;&Z)&j|0}h=F_nxF>7wk0x)Jj_sGH8bJL=BO zdEb~G#-8w6AhMn=M}1>0GmTs8mm;*BZrt*`nus2#2Vrf1dgxetqMr9BLjM9E+@Cjg z$IFtWxfkk1+#8`@I``hF_kHe>O;t@F)Q4!Aqdq!KU)1-0O)EAtpBWRudWdY39N9Lp zAL>Wk+oOIu_x`BA&mF%qW=ySCV^jU)g@oKQZmHk-pydwZminy^TFy6a39r$n(b+!$ z4Ir1*5e?8?)<85+pESDH3_^oQ>&|G9uJvFvSl^n={>X0Xuna*%h^7Y`qSFjTL+{f> z=-=D)k7;jw3HpoeFWS!N(i(<_5sF@Dn2usN8crz4cBTT4KqE-gK4^rl=}0tEYpNUR z{;`%7#-QujmV#H#XOol}bW}#6Q3RnM8l^)RjYjKpMn`1~8bewSKx1^R$D*&#Gaika#tHD=NI`4oDJu#87f=~$*A_*J9t#X;mmr;cH8 zOi@GQ$Vuv~nU1Ct(1;IH$W-#OhQx?3YYx4vXV5c*07@Of95jbdFjVTYo<+|RQz&(&bJ1KQ zQ_0I3`hPBKE_ru056vUJL#gY1KAKN@SAX+OHlqb-0ci@QuIY2=IbT!1cW2L|=SgcQ zb**1OFX&tQ_R?1B#C;LLTM78(1(Z6?OXwvn75ewO!()tJ*G5j#P2Ayv_x=&|&h|2T zne+~&uJ>2aEB6yGREb|juM*87^r}v?5G~Y*9Sm};x75ED7%qI7t-d`Q9+L&^w08pdw`Q-Q*GNW|qStg8S%emmj6^Ow6uB%p z62Fllb80bKOj@r(i*>D+AoyJ;=iT#Cw3M`7gO=)Azm8tlw@$e~>k>2~rk?Rt)8Su+ zmJ#!HXqnD@Ia;m`CG)y;M9g4g&$DWRM#SXTB?x}w3kiAyy+QiffZovcvjVNqCuozJ zpp|GPX}uY()U{rPR_QO9zJOVcR+H9S(P~}mHE4~#HAxWjVq~OLg4Uw7#C$tit21AR z)^QUwGG>TGf=2o$$Tuz4qxGb#B(z@F)dsY|cOAaZ;~0r%h-RaoCME=^WldZxM&cz2uX>$o^j<+Sw$2XK$moiNjg+w$9-& zI!qkYvktIdElqp}y+fLwL+|LC9zjR6rfO%C`JKIs-X#v7pm%i+N6}Hu0VXc#>^<}z zX?h;Lr)zo)9n+esolW6)_C9)_I9x#Q>l}`wNK^7E zA*D0;^&`KxljtO|_!6DeS)4+r?(gkG^dV__34N$*dK#VP^!60Lw=?JrvG@j^(OH~D zXZ5}L68RDOh%~*7KGHQkht6qD>9tMc_x3URm{?pvAL}eWL7!+AY9>ELpOU6Opigy8 z&!h94Yn#sR?KAWlvABvp(^*_V7w+%vbM!fBdJTQ9YkCn~SQlnpW z?QWu*zOL}So^~}?-&F*?iT{RvBNoxzP0VuR8e`^xh(|L^={^-iQxQd8Tw@dpL=;~FmS%OnEw2mfD z3An~M#Xuy+*S&9ZAo~c2V&Mm|L{u2p7*QICq|rpQ`&abcsNEiy8X4jh znVT3^!8OJ(4@B}1L;agI$SPixd5NeRt}&u~5Xq;BXpUYtBEai1KQXI;Ym8X|h!oJw zQr>z10bZ8{iKrH?F`{^gz;uFNau94vu*`@6FUAd@h$f;0%Z&)|>MTmk8sHjZRtzG=G&79=ug>B`)CkuYQ3;5Y&_tBr4I=`)KuZ#{ zCb-6!m4Zkq%}gV}3$!#5HN!PVR0bktG!Z3OVMKrzXjx*`0@oO`au6v;%u-%Qsaqvp zqveUH6|OO&M2IA6B1*7QPe5*y_+1}ND!fK35VJP8#+X%vNJY&|+ph3BtVBfZaE%dF zhDc>iLnDxLl#;h(x z>S|_M4)7YRM?}4FjS5e>pMM${Z4%{37vSZ_pt*I)}`HU!rg zvz8EPshMd6cn!89qG7nkh+0FWwI-qj8;l6>8f-(%M&KG_))pddH8YI>ufcXiGz!-k zQG1BMg!O&+r+eq~rV#;NgB^(37+hn_IzptQW(Kdfex;YR(Z~?5&rZZ}9Ii2jogvbh zF}y|%HyIh?HQI$3PQW$Buq#Bm>J8OB6R**3L^KK47*ThKbk{_b;4LEpyheKvvnja7 znDvB6Pt8mlCA>y^5z$k)#)x`Dq_-xb1e=Wr@EYwy%%{(o6%!Wc_sAi@S;59moi00uMBN`5o;hKmNY%?OjYjgxLTYzhf*+__t)XX#jyhcY6 z(et>*h(<$Xv?ihi+l>hD8XZH-Uc@!VY%D~^YGxV%UWem|=w)1EMB^bcUK3G*9YzFr z4Nf3tui_eGHW4BdH8UWX27k!~_fEV9ClS$WxW{do|$Y!fY;!3Vzvy|7_%7=nW33!IlyahCK0`XYm8_X zL}qCsItn|D2=E$wnwYJ`HO6c`eqB#(mqlqZNE+YcG z2A?HnYjKS+n+uV-nwgdZyawkH(Ry5CMDrmsUlUP+-9`j>4K5&NZ{iwb_8df>)66si zyat~qqD{EQh+crm3z~=$>@gz1Yw$&4wi(wLvzH+9l4hn6;5GO%5pBgaM)V3qUeQF9 zV6PDYUW2a^v+cOXm@S0JLd{Ggz-#a|B1*zFMzjbbi!>1>*k?q5*WhAewiDMFvn3FL z7rg4i(q>#c&W~(5wibsIg;A$dz8`l`o8i=gn5F9ijz-w?VF?$Es7_)T{ zS;r&5Yj8agy^Cv%XahtxXd*ff4jB>PHTWhmdk@zbvyBkhsF`W=0I$JKMD#wcF`~C1 z@|Gr|1aBJ=;5E3Jn0j3^l*$(o1~ykkUw*WgZK_7SczX1gG=OEc35@EY7rL?7cC zBiaLzJ(`FT95EumYj7_y`xMt0vwaZRrz$(;F%W zDd7ntL%e=JCWc;IV+=om$R~Qk$o$msq>&+B!=Dnv+qlLUo`=YJ#xO56JY{5v*Y{_{ z@K0Q03@CpQ z|Fr!h{qfGI)G613SN4y@DH_)pr>hXT>T`-EpA@Uz;}!f95v9d7Msy7#*EA8$|GAh5 z?ZZm?Y2nY%`e)*l9@iMB>kzr_bIQnckJtMzM1*jS5#4~u4NXM5|2QU!?OuH|{3{54 zC1zQ0jWN3kk(2HOBCFi2TkNY9GK|FfzoO$8BPm3)dLKKOpi4G4%TY4sQ^D5>akkV?=i# zaz_)f@~II#(wl;gAKxFC87jeV?;KH*fbF(_#&p5mILz9k8hsXVDGTm ziCJM>W6T^7acE}rmTZG7Zems(*BCPoL_9t--}&6A zlGN}ky`gUE+fsoj6)`N0Ym6amR5nF#nDQ#a76CtqAfmFk#)u*z5=lhl;~z?JN&n%y zo**>{QWLZCxW<@8K_p5~fVW^9YYm{r3y#w-IwGH7NRK}PsN zMk1<#Ym6upL^5e2O7N`_0qn^(M9ga88e^6jBAGQajR5vuTNWa!gKLZ^D@3wtB1&-C zXcS=IwPhn_^>B?b%MOw3nwdrbd#f!65jDUyMwAmGIW-X__>MeNK=&6DDK`}x?5nn1 z#HL<(pknuG7jW1Tnzu&>$*60=sg#+b!J1iICJ6{Qm3 zeKmoI+Ta=^Dg=>2nurqoU_^lT)xyNA9j-BEMIcf{Gt+W__tm0A)B)ERQ89=V(?pcu zM`Q6F4mL=_=Y zQ4>*uYeockFRnz)`r#U5Rv99diJ7_@Q`Q3Bi>naP09<24RUuN9L-4cFj)eE(YQ$_1 zt}$lSAyS=3fcN4WL^K4~7*S1#)Z`FcH`j|Pp(4_ui@B+$) z_vt#sa1^dFhIJuQS8qt}w0JYFM-*dljZxHxNPSH~yT9R|(Ueb5Y4PaEEeTM^N8Tw_G7A<|kC zQG(y~1o#E4N`QChHpFZut}$k9A<|Ye(-t<~iQ5s;)40Zn+Cv0ZAKVql>uySL+lT<~ z&>e``Gq}c>b%aPqVy2!PN_pLlcj8V&^enD1qRtTMtcfVWAO5RA%>mw_yAZQ^xW<@u zg-BQ5<*0w+2Cp~qHr$OU7T_AA=nj$Ynu2!!r_nUT+j9?M_B^gJW<4R&Q!|4hSVDez zV8h#RFCuyo*BDW6i1g+p;Ew;kq9y=u&wYs5%ecmv^@T`Zh9G5c#oKT{B6=0q7*T(S z^yd)#Wt0QFJr5veui+YFHV`5MH8X7*;%#^k5iQ0wMl={AgEbKyg}dZYQ@U3=Y7X%B zJcO7n#WlukC`5*8W*PzBhKCW+GF)Rs!yz(U6H$V{jR;17U<5IH1J@X{kq{ZFnP~)g z-yTIoD{+kxjfTi*O+*R)F(SZQ`WRxi8rK-Ju@D)nnP~)g>mEl$YjKScjfcp1O+*Rq z84=)JeF8CCk86zCM2Jk(%zz+eE#TdI5)r+LYm8_zL?&w@mB4B-+6?fnK82WV!ZpTh zDnzDgW*PzBy`LhY&A7&hra=UDE%jwGC9oP1;9Y$>G24o3jM)r`%+Sm<0=#?AB%e@W#G?nC-_k#_TzWJg1py1b72~ zo`??O8Y6lEA}?qnO5ijiz#IFE#O!TcW6WNH$V-};Mu0c)mx<^dTw_G9K;#uoL??`c8C+w`RzYMHj{tArtBL3%Tw_FQAhL!-pcoP0jeRXK`xw_4vvm+z z#}K5vKENCJdLsH1*BH?Th-}~xL>Lj^jr~nx_8G1*W*Z^0QBRhF{?tW4H|> z+w_-A-kaf_e>+ipjcbfz2Sj#g3cB*5{kxC)HaY4tyu`&je-bgff@_RfGDMPzS=0}Q zqJBtuZ-%%1okVdJ*BHevi0sl7wEMLB?xTK=Pgc9f+x~81_6x2tW_uvA$9FC4J0ra9 z?l%1`-$0axWl%1ZxgfIxWL)@?nt;@A>Z&vwOJ4 zm>q}6ablM82AweD4gUkIh_>Pyqc{PP6Pki{pVg>)yy2fDW_Da-%uYe%6fsM=`H=4M zZvP=sIB|_poQBA0O+mZQX4F02?avT1H?A>eXCZP{GfP>4c&q=2C{p1Xqc{hVbDDy7 zpWUc?yw!h9%p!1&G5Z7}pJ-+&-Q#`!Q=&+XYmDMNM9%vZ+T+J5L=GbeyxV_9ETeIa zvAh703wj9k7x#Ea|D1?oag7mOgvdorLl5#ZhY3u2ZQ*BG-eA@ZeW28$40=)=dy zwy)p^UlCDyTw_F+AaY3)QG#4X1b8$5nwVw8HOA~4hVk86zCO^Dpo%zz+eCgOY7Z$wlO*BH?)h}_ad zlpvoG0luesiCF@!F=oF*UW7}prZ9}xLNQ_$}78+DIwXnzv3qPWJG z-GRs*pPBl^448xX#`PCb6vs72aTg+YH3jXyfKm7OhW0lxD~W52**_5ZM>B)`r`(S3 z!4K{cQE6P$i|m#o$ZpX@l%SxVfc&!7cX+}M_cXhen3csf#>@s0n`TA{>~Qb0+li<= zt}!A9L>!uk62u!3z-`U$BxV(GjWKgU#HE>O1aSMZyNRe0t}!AHL_C^^5+oQAz@5#W zikMZwHO5SVh~hKTepzdW+m}6pD5~Kaqlkn^q^6+V7t(i6KAQLKYIeA@*;5m<8o0)o zML{G=GxIG0JKVVJ(L_-T*BC_%L}D}r?Y@}*CnosSg&po@_E_Rn2iF*!&8)@sUqBSyOf!QUnms)+Yk_NwSq6w? z&@Lw>0dUu{XC#VNxW*_lK_ru=pb049p8)k*;BIC|#Hqu4T_c zMD1{m5oLu)R!u|+N*WQs-OQein03H4#wYB8e^CTB6%3YUevIRks;je z?0Jb{A6#P$^Fbt^cDY)P;I3xRPelE2jS&@qNC8bm3CbD~z}?PXkeCg?HO4F+A~2!h z7e{{c1nz3~1R@%QYmBH6L<(slN>I*-0B(5p!o+L{t}$jsAW}p#({cbeHhWPb8is3( zs2D_wX(CEc-iQG1dG_MOYy_?`W+fm}LNn6{;NE60NkpS?jS-cCNGVN32@;J6;GSnM zP0YsN8e>)lB4sqQl+6O)*vb;cI9y{CB%8pQBvTw@GtLZqhNP&;UAtzu+| z?}@dD;WN0#7}kbJZN`uuw6#_>GQ_vWI>hivYvzKv=F>4Ny=9-yCfL|Z9Afi`sjS;nkNJ~vb z32GV<;Fk`qh}mnn#+bE+NNdeZBfu{a+7QuVTw_FSA<|Y8QG!}V1o)*xJ7TsJ*BG<* z5P`g_pYZ{~67n&<9lu2AKt#)MjS+Q(NJmXX32GY=;Fk`ah}j#s#+Y@6NM~Zk9(T6m zmk3>mXeF*OqOK6>s);B;9X$a#?ws;UvKt7x5wq2}#+Y@7NO#Rl8wLEDq6ZPJ#WhCM z6Cyn|5hbW=M9>Qay@=U*Tw~07L!`IQO!xA?4@CPA#hbXsDEdOAucn~g*VA{efBD}J z1pSEFCR}68`a`6@W~L=z0Q_J85pBjbMl=v21Br+^9Br*{L@)>hgNWHyTw}}zLu4?I zUj@(1V@RzHjSNSCXaq6biEE7E zNQjJN4Cw<&t&RK*$-AUcpcqBmcH)-9l$k4Hx?pe zeY!*XcS%k3e~uIVcFJp*anO1kae4>W7^m?N8Sis?*Z21@Dc$2&C=-b2JzQf%6CpBD z6VYkfRG$F-I>oPCCK0puag8yX43WviO#iY2zdV^j6d&LkqnHYjshWaz-%Q_qMCWbM zr?pp6_{Gap#P2MwF@Dn^GL87b>+i_D@q3~_w^)*+zih)eOovv}iNhsaV;p8cWCr7K znd2}MTFoR5S8$DSm<5qpjKfu*!&d7%wt}{DwhD^Z*2LD?)(y(Jwxzb^Q0}xHvwfg= z9rYa@9G#(D;n?m-hVpl(+o>pCXD(+6XK5%KIy*VLLb=?z)wx6Qx;*d&*;%11>8k0f z17&B|5Z7=hkGei}U4Zgew+#%u?&9w1?pjdxaF2A4f%19x3ioQo>&fUT;7Ne8x~GMw zHIxTEr#&Aj-c;FA6-iYb%DSoArRoUf@>E+>L4QgKrG`=)%C5>VWh9h)ln<0siZ>!6 zB5OnrC|`(J8LJ8d>QjKlz+uW#)4mL^VlA-;1jzhc4zD!#ha!=nuckbK-n+N_%xHCJeuayG?16H z!_!Vr3p{C0r~NwZWyPD$kuH6@Oi*@DHzM6=#hbo-`ugdipY(mwk4--T%Ejq7rr)f1 zGvvxpA_I&=hK3nBWq@(W@L`5a8NP+`?~G9yV-;`4;u))F1m2AEGcL=xLh)wmnQ2s} zu~2@S=~kxOiWdz*Q_*xNkD!mydBvN#cIGyj+e5iH^Ty2JpCwzCB3U5sS%znso(1@_ z+{kLp>QKB{vt%ulwJ4PJvbN9K3Cc-X=VygHW&JB#WVUF%-Jw<<0vZWojv#$AeoJmrqf9hW;VlofL~%H0&o$+;Kg zegVq$x%cGW59Lp}@8-Uzc=Ke)lRr;9l; zZ{E^*Yv-*8W!JpJ^1^(~yE5;NyfDA=p33`G-ft9dzSw+m`JlgiZS(cZHxSBY`L^WS z4&{}6xAWamy!i{~ubjUclq2)c%s(5-CHXhy-vZ@V`ETU^P4O0R7syl~3zYQ>bSMDp zvcT{H(+j}36i6y?w7~mNeo^3hfnODG!JGw)7c2#3gMu9kc7bw!!DR(u{0r_bc)Z|A zDDTFnj*n5i@$vCh;;TbBK7K(wTzCA&__yPaK>24vR6?xcO-M+nngHXNFe+hA!aOK9 zBpghDaY(pTC{>|I#apOgp~{7Tx6p_}vkN^7<+?)q3mt;;W?^?>*e43-FI=&36(~m* zex~qTDAyF;TlfH!zZLNmiBP;nY8Gi%1lDtrmy2vDvI)xLMZPKmc`BN*XrZDozC{}r z?N+oWl&=+it0>HyqNj>}Tl9+JEtaKNv0^2mY+9^WvA$3)Ew-|n3)eP8UV;w_$| zc&XxLp=?>aUvbED@i&Sm7vBx#C&hm%eqHgF$X%jb30UVP+LjnpVknfWOYA8D<6YuH ziC;?GRJGZuf^jTev~Y0rS$bUQiBN7WeY7-;PZ?X8jAb%I*`iF}G6SHT zU1n(+*l){xT;^(-pA~OerEHF}aZt7?JFx5!DCd@aqb#h8vY(Z`UKYl+TvWN-X{MuH5Q!>!AFi+|6=c#alj2`TXT!o|f-Yeq{MEP`*@teff=0eqH|e@_#Dc z#0-fEiLn1A_DCF?2>VFl!o*F9FuxMNOT3f#x8kjkxkAwjC7|q6VPb_TP%f#kwZaZ4 zf2{CNMXTbin7v}jie;c2P;qKSSkD!gS4^r1>#5?;m28!qinmf+rLvV0p&U|aMy02r zTvcgzrF~HTTG>?@)??*-l`B-P4CRQ*vn#`Vsl2Z8{>m_4DtoIaRZ=V7D)CjSRDtpK3DZcD7RF7x9Tw{|E`v%T6)D> ztwgmt)#^hzrP@o?UWIZ;wfC!?P`uTx)iYE_P?o9Qpn78{r&nKCeKC}~s-LWWTJhF! z*2r8V8yDF0Z)~%8NCB zt$9oF)+$`9daYVePOkN0tyiG@u-4^T-z(nQIct}$T@K1twfol|1m%j_J8SQO^3&Sa zYX72m>*T3ZzD`9bTh|#-XE2n@>m=2IeAYQ%=jS>%6mQ+Qx@GG^KI^urJFqUyhq`an zO|A>`xb7!)f2s@fxL)phw4QDijacsD%;qHbojtzfp!-=sCi9v+2j!+F zhnv9qX>zA&bkj77w`tL)HJjFfa$?ixo4y3))}}|B!uo0YPqVbmGAQ0=C7ac4)&R<> z&0cP{5Xz)x$D5s0yv=RRGd73y)x2!;hRvHmIivY&&6hyAyZNc+XB2M>SBoqyvO`&+ zMbj27pq$-eX$x3?E%vuK+u~!z+fr$nqb01rmK|CSZ3*kE<-C?FTCRrjLd#!T-c-D; zB3tEZl?Tdptp>Lm2Ic%#D_gCB^7B?VTK%SYTgSA{+qwXhomvlXJqpSfTCZ)r0m`ph z-)enZ@wQ3VreK>wPj+h=QEqJ3#7`?sIc zej1d^+V6lbVDz@X*1_7rp?Evw>QJUbc_;^WnBHL)lq);z>aZ8e8y%e;J&Lzu-j0bK zD?vHDywxdHr%1)ysbHtdovJ}Oy3@0r=0o{rr$e3If%1>esXNCg z-p++PSMLn#p!4|73p&35<>t;uI==_y-7c|R(kb39#kU0&=0>!i!}F2}lj zpm@7lx~A`%3Chx4>vwGg<+QG^c3lMJ&aNlAeyDi6Ip9lGvqIUbTmNpbj=HVswznJH zN4nka9@#xw@pdoRy>fTp>OQ*rv)zHK`?~J?yTiWH-P=Ryky`Qgi0@IQ2ka|7#`Kum zV*!*Kd%WEP_LUxg_KfNY`%2FuJ!|xYeWmBvp7VObeC)ZY=i#0(AA8>E72ONwW3NKJ zs`aV~<+xt+dp!^3o4pS8g6r<}NAJ|V;ktXr_pZ_#{Ckh-J-0Xb_g>%oKyR4uz3=vk z?E}}{r+A;*ec-zLOz!hyAGq#5+xr~r1J~Wx(l>oyxbD8C`_}IZ*WGto-&gy>b@$!b z_e5W~?tTvV!cw^Ie&zc$?$->;S^XCGdmYNX{Z9A$Nb&af^v~8mCzO@?H}BsH$~pa) z^ zwt;f)z&8f2g7WQwpA7s=@eYa_lzUJ3rJI%X)$_o3T|9vcdI8T!M}zlXtm9#(o-{b7)oVf}|q88!{dox@HH zgS-s8HrzTK=JW9K!y6BWybK>aeEM*h&%^f)KRq1sGW_Qewh>OnJ0fvJlM&6K95Q0Y z2-wF)>>F`r1mtDJ^^x|GF2y^t!pNp0Aul86j(lSzT=&Q?M&2ChRlK8$jH)rJHk4CF zy)^1oD0hr{f7A)ZJK8!r!)OF$nb8eKH->Wh=!K)d$+}q5L(!+#?pELJz%+1wG0?^$wK z94Rq1e$V1&VjyTsnwGJ+bWPRfb;!@+EFQm~sXxbdyq~GI);Si1Bh|}|e(t*(xQHf} zNCOMKji?Q^YG8>HSgCgEMaTS~wrYEv1evyKQY>+nG!oW&d)fAOGMo#@s5P*plk7#` z(}QUAy>+o)SfQ@$fZ)y0z4B!x<%CNg^f zKB^Z^YM?$e!DTHu14Pne1;dN(1_do~K|s^v1ZT>mT@!P_O zm5=_)F0ZBGLz+T;8Xsmx{V&ERSsFjY+0qm%NWyg2lM~z!|S8n@=rCgu(N0D8>P#as? zKZ4oUkHDkKuOEd5mX43;DCkGxQN9K;8Y!RH&9!uXghxX^B9HoY(0Au~EnOe+A<+-Z z<8Uqd-|n`wbbky+M?XT3%k}6-X{Dv-V=_wmk$Rl2iHsIKHq!es8ZG^ZJ#N?Kz~h8R z&G!q21WVt?Y~b{R_c&ggQ#XLVF>Gb&{}_&;ejFdy>$`s}Pgw>&remoe&&T;1b?*WO zKgL6;AI``9I`ywh6D&g?^HJ50?2~Y<X&hxW#khw z%KDLhlCD`@)+z5$$6H1}K?ANI^e64QbuYliK4C+yAND8l+Vwkpf@S;@IQse-@T6Y9 zy7Q;JplfNF_=HXb{bYEObKo~2PFf~E!4pD1DW3E^=s&_3ZJGLn&kFs_2g zX_RGtcs3c%CUr)sf9dsHI9I}4srkZxT^7!j@e0Iw!vA!C(e^@kYW?4-rJr8meEt9F zh4ZEVo3RATOW|22HOurfEu1sCnTB)b_m}gdEU$zoob-g#Pr7j4ZfZsufdzHIIrwW zs&(O68`N2=pSj`O26yKA&))8q4dK}v^x3Pps@%9nU^}n}$aJG?c;i>(vPi=L2tJ}$r zaLz-Lb2aaHTM6g<-``d^+e>nIs)uZhAJW{b`N!K$IQOC3ZaCY{p77KU z`P5gZzq82BF`EINQ;I@KX5CmV&w*)NScdcr5Ifm*u;%ziMhL7Gh%Gpl83@^n;b}6dM(YLKuwpY!9eUD1q>Q=nIx41bh*Tdud*p4%vk9e%{mK`2v<8ALzS+^oi z-PV00yrduNC9N)Nbql{49`DC~ywx$sTX}fAAMdSP-R5;$`mOL1eMu!{h#BZ1J3}{*UmIf1;MWy6k;hew^h_c>JHZ@mJ>n-ulDi|730boLj)% z@D}hyZUO2xpxz4p3D1Kkb{?p60pAkB^We$6CER~&u)=JBUkg3i>3GtwAAh9Rz#Y-} zo+Yo<7M>4J^esYN3%-weBf|6Hf9;(KoQ>t%$M5IN%sIylvmN`s%@{LwV;hFS7-Jh_ z8~eWRgRzfYQfc2rNm8j)M3IoBO_7jFsH8&noy7aQ{Cmv(7BS3nmfz?7^qb?GX3n|q z?|og@{iOHL+Ia0eT>p0m4GnLW2$qPykA>bktn`9jXywvuA@qXdwK-PE*Xyk$#;~(w zuw-Z@L-f#FiZA`3AOG;fbmXe?Gw26fi{4ty*VkK2w2_k~geBw#CB!Tv|9kKiX86++ zdU6v_Ojo4k&=a;Cv(4P-tJZn~SyEV1{-dOrWyNek!Ssc`+`<>r8EHlIg{|mDE$E+2 zYe~6TVpw8sqr{kH#%xV_=?%TPO>azhq(#viwy1x$qyPG~)~fQez z=@0!$r$44c(z@smTi1WJs+;}2>n$wCD9jSX5_AV8$SgzuYh@uuQF=s=?$9ICC248& zh%N1AZR>Wp*4m1*B(WsjMM*Nt(*IgqtWlCa(Wkrg>7P!Orc-n(1DyK*UWFN<^om|( zkXNQ#GM>{bj_2Y-M*XFY>tQTe8Mdq$wLPx>ebW9zoiHPue$lTCEM4Z=F#j7;`jv5Q z!CYH@{eS;0YB`oLmat4HVRFp$R#}0b(X&kQ%ydm|lk|)&Gc#MfcDt;^lE#vji6zY} zYvv#At3u!CTPFKvIw!4^zOj{NW-B$nx7Jc4S>jmYvY^D7WzKA^)#)9*%OdYg_oT(r zJGNM}4Q9nxt<~0K$z#dO!jfl}J+tLT(Lef^#r~NNO6#S6Y`t00a{u`=v=&^4C6FaB z8%m&A2F+Gnmmbo?Z1T`_QCc!RWJ~^MyUfa8YppqkC6OgD8%v^D7R?sjfIia4Z1&M~ zQd%{AWUJ1~)_k*{rM2u>mPnRJCn%9-nKWB>9KEEMPU5BMrnGQ+$rgUIwwfJWYvu7Q znJk%3R5H!7X}0vH^pk!%nV+Vk(%R`KTYGl2@LT;%t;IKI31ta&!V+qhQM1)2&{KNq zq@J3tO3SCGZ27lpzuEcswbq}=lFE|m#3j`%tL6yMn!eIkC->EKRz?B(%26OYTm9|+ zY;7cH%M!~H>jEX#EVJflkVJ3kt&4bTx+^0Bz2%5-yKUMTexEifbYRJ4$#tQUYnEMe zWavbH>933VYdS2W1O4Ub;0z-{df$UKLUdsXW(jt|5^R>?|BVu{MmKs)k6qN`f4ba* zF4JWfcKQGN9A@;Q&-B^FeKwtzYae~)wNHF-^}n=hU>}xfm)}lT*D<5szy3e9)sJ4& zYd0v>=Gid+*D&d|>$hKXPx#`pwbA z9Y-4NX~__laF%d4Ea7GuH~)OzFnUhU-PCi_bs1UcIY$V1gEa@!iZd}sM zvTlwrBk4PRcXQuO=Vg?k?;K^!w(rhgwUH);C7vbT14_JE=FQP&485oK9^$>}zKl5Z zo+FMsk2e4OY}%+ZjwPQZ--AlNS@zA5X9E4F{~qSQc?M+kq5m9x{y83a!mqUvD3vXM zEx-d?fY}DjQD`#H0ndSlo&)nN$VkL&xkMxdL0Mr|~j%9g;E;K41yYzyXyG@a*x z=fT6zgLx)oRN{HysC2V2!jrf*GRQYpE;LdS`i$+Nd^{E$6n&jk9bY-$(YAJAGuE$MeJU!;vlB4w$1G&rkN& zGWHVJTz_qZdzLLI-Q|bcyQcOTy>I#`w}9t}=ZK@+9Xnu-bUa6_tr=aXJ?Z;tquoNb zq&qH0o}>&v>&;89KH@FndE$BEh$O0YcTEJL`Juqvg9icRY6-Ewju4bHwDiV=Z>p{@{-9OB*#;v*l%3xpPOA z_?gmQy7iHB4bLCXA4kqCcfcGydH&L0zgY9RW_Rm=HiE8Y3(WHJcemTef8ISxfIf<@ z=Q-p#1$2E^nM(>+GqHg4QLk?(`m}3tLnt}ow4OzA89x9eDZv9q;)z6%+Z$TGh=HXdkNPwBOK61+%MTe zovwUl#1`{=xPGb7N8PPFr#z<|b)D7$bL8bYb^W@_-s!%3sExkc*ixOgobm{|?-5MT z-lmPfvBq|uSDsgnz)tUger9*_%sTykrKcYA_quOi*3a!Oo?D(<_F9*5KtH?R@$98aQJz3$t$VWpIdH1muQ)3s^m}7>Y(#Ptbc$RsVd6r$;0du_OS$5wm6#JHE?5#Ft?`Lav>9Wit z>lsJ(R{NYbZig5Lc&2%#Ic~d!1LoMxGtD}Gs~*6=?;4I=AHSoG-`J|%qD=GXxyI4U z?0rfb!y}A?Jlj0m9K+qp0dpMZ*=D`Z>|Vm}pS6xzZ2mcIehF7qv~ifN+pWqrk5bki zC1+jlwDCO5IKnf|GtTkcEgdk&be?h6eP``Od|!9xruG#57+bkpmT?}DyE`K8vVQv5 zeu8J6XPslaTRUKm?>y_Q|L)Sm_&ILu^7S!3#yG{+?$%|UN8rXsz|+|fy7=h0b$~vw zCU~v`X;%Y_;z+=efL8;Lc0ju#SS+ju9_<3h0?!=_^u7Q4s=#`{-pG1L2ef~iVDaXN zz$3vUK?mS~es!?2F3<_q1v>Dz1LhTib%9q({c6eAp6!G7Zy)R&8Q3m3GSC6dfwU_{ zti_l0fo^DSaCGqO(ZSsRv>Fj+$;leQ8o?St2X5ei`3QnFf_=m69sEicbO*G@5&j${ z*hX&9Ms!{H+H=cC+O;FZ63AM?TESXD2mZqW^ZLPB;kiA7^8)w&b{x>IA;BCi*jE0d zt=x`I{5|epcG9jRVV2yi8LSzs8Fb(_95AmXtQqd#BRB_ek2Asn?Rt`zqXyf|ZM2z; z(2n23^~;xjP07#N!P>#vK?l;|fO%bE?Qs2Gz<$m>%t{BeYfC|n9&9`5XggV{DSwvp zmPP&gQkXS_HH0;U4%~qQ<~4>j#CdBy`!M&$nH|usGetRyunpZo8**m7`QEaw{OZ@5 z;;bdCC9EZM;4U06uQ#kESy#i^FS*w4=zw<3Dap}*{_TKv{R!o$!ZwuwZHmY2-^a`o*F?Vtg|W7Io24~7}gj%kO>Z$ z*Cf^$_8nL1k9@DLk_$N~qEwTQKdwTKR6qXXvkjJ1gU$({NvKa1=6tXkfZE zoylwmw8u})IYM!S;s`|toX`RNs+YhzMMs^`(adhu{Qj;n4w_d!)+yK6FPNJR&n*nzYwV3?&f>lIyfVplzJoZx5v_ZV$n1zE5Dy*BiPYeEN{%K`05 z*p?#}M=Xw5bif51(65F`tXp)}1)SyR<6NUpcI}6GMP%Kg5834)e=gliuLIguu>(gg zj$9nM=zt43pkEm~v3}8A7jieft(w2zJ;yuq>d5-#p8Lyl%YAic2ed0>7mi>Y!8n4^ z0T*;Yze;vv9izi8=&(DF8T@RwKSrBZO4hO4Uo-l}wW0&g<$!jz?7@+YBN<0BI^e<% zq+KyXEWKFI=&}pD%u&g?My2f95A&+YdPX0z%R&BJx|dN7XjjfY9ML$UaYUm7Zs0)L z)icb}k9CbsyMfag)$;j$Tzh;pub`}JuDy>uhul9pkmi7P6&=8ljUyXJHag%&4(M0X zL9B0d+l}1j7?U=}c=B49S5wwE`rygufS=tx{nxIjLpZ{5gyRTD2i(vB{i-^Qb&ig^ zq2nCU+;c=r@4lK>R@OQCkY0EA`{|6UIG|l!lR46Hq~l0O2i({J{R%sh^^UH)vFolf zg7AH2?zn7TWm)escb(}m*Ov}tzXRHpHiaV|M?8*rbie}~(66>*Soi3>2RP4hEBnVS zXV?Stip#o3ADqEQz6W}k6%J@u-EkcGIP!7iqXQn~fPUqj!1_n`J;?p67%%uUoPUfp zufD8*&c9bYPuwFqkg*PESKw5RfE)oi0@48wbU?ofPi7tD8Sua}z|ksWM=MudPxDI5 zI!GT})nUGGx_h?{XjkK@90@rRawMb!9_)aAMV`)j$g|+VXW?!~3;y%&F`k-NW!6LY z*iW8I?js$za|g65^GuG291%Gp(g8Z4^sDnM)lGcK1OIYBziL0kI{B~lao6_9&&AP?4y4Zk^UBRSnZ9+SXIw8j z;5iOxSMNtSQgWo^wTlkWftxy@U%?+^y}aol$as=fF%Ig~)pabc4K)=c_U>!~O`ek%mOfDYWT1Ns$z5$ow4uOml;>>mxd2iyZ^aKOCkv!2pNXYi5lfgZZD z1KO2;F-KI6sJ!mc0XlHk4(M0^mswZudOcma#qzy#M5F^5=YaVLfOR$F)|7s7E$M(~ zJD@!ZSi+H&BP*|gbbtt2$ph$q=o2;`LzP=m>GG-j$I&vLd-2uJUE@Q1_t>rvJ z2k1biIiT0uw^?s9ZJk}cFZ2C#wxk0Y<3L)?4Y90b&1KEyd_xE5K&Cq&b@!_BW6h;& zneG~ArHq-CxQ?#9j@lnlc$cFt%MM!)9iRhQ;(-2`VKr-SmaI9)71thDxPRQgjB>zy z+`!sPr!vYZejmC-2X5_v#pZv|=9h3)#aPyG^yTQwD<>VG16k@o+T({X%UagpEM0q! z2)7;)xJFzfPjJ9|48a;q-#x*1enxukYz}CD3SvD+VUEJQiqZi(kSz}Ak0my+7H7*I zI9q$>`{Bq)2eQWj^YH|0arUe~z2~~q0XiTKXpbp2ax~^>%quD#paa?Jfd05*6Kis| z?ghsrj!ATY4u}KhV++<~`oNk%2k1cdJ8=E+MYQD;j>;UBd3B`&bigSb&>v%b#@g%@ zd%}?=`$rb;0r$We955eeur||2XYi5lfgaL<|2c5|u||w#Ge>8R&b-pn0XpDR4x~Na z2(f(08tqhj!!d%RBpsjw;(+;>gEg8yuqMy}I^cW`XpcL#a+KyM&8sdQpaV|nfd1HH z8*8;w?h!{E=NoajC)|_laKL>0!CFoKvco_AOnOHLZqEVjG01j~)*P*Q1*QXZz^NV3 zABXH@&35X&;uvy!V+hxY>*VeZn2$wRv+26KyUx!?$KAmJ?eWMij@lfxc{Qd3bigGX z&>xe0$J*@@d*%)!13v>tUpjF24w#QiSiA3jE$JiIkPgs+ta9M`W0N?`ZjRm@y?JG( z19ZTp97ub75@y-M8tzhimsM?^KZheF9dK?3%*QCK;m*BJJV)FgIzR_*E{%*QLN<({|qJn!6dI^aGIXpdR; zb2R5@&MP(@paU-Lfd07U0BgES?=6k2V zbl}DgXpd`-ag^sM&#O8epaX8{fd1I#1Z%xp?lH%l8;?0$7p{w^Ibc4%VXde8p5{J3 zFP--!2eijHr#RYkwC5F`4$uL&c0hlebA~nFt@qlKMj3uqj_!2e<_?&Tby)LnzDD$i zYeNUEITQJyL}P*%R0k*c0dg z9q@Pu%*RIT3C`KKIZtt4=l~taN(Z#ZM^;`HJbpyTO7-}&SnBA2^E#kEMzXUvus84# z0v(_Obl`6X%*RRW4bI!cIbU&a=l~taY6rB(O1`{0aAe@vNC)Tu9nc&|d%P6lm6JV! zZfI^~^|->H#}SzhIHv>VV1s%D8BiT91@Mm+BrUTC7fcf}|y~26+gy(~MK?mr7vpI16F;uiyFs~N8TJUN? z2j~DD_zwrt9!EuZ^)&9%mKhRfJa&UPb5t9iRhu;DG*Et2lcJ9l8UD zJb4u3XXjOf4x~9?KHg$4Nm~>8!L^_Rbbt<|&jIZ*S4mz?cs1eGgbvUFI&c>bq&@D6 z^(xJtLYMBsC606H8|S!QTrYQZK<_J|>?`am>??GD4$y%Na3HO>gn5Orx6r8!aLQfh zFn%uHG3Y@095DZtJ$p;~){UNVz32cPpaVB|K>Jtt;k>%=>cXoF9iRhrAOjuHACHw| zkD*%`=oUx2n~!!}8?KEfIbc2}V~?Ttp5#40D}AQ}S>u5AxU2%NGQ7(0Dnke803FB# z2lU5gmDp?OSSC2eu`z4LMy@m0+1VX1AD^+;&{b!5mG6&^(gD|XKzoc^bx*BfaAHqEB>y4&2BA?eSW5 zUUhiY;Z=tY&;dG-1rDS=W()DE$=*ZfvcS0;jX-1^jp=~rIbc3+WAE|2z2|x7p3?z3 zkX;UFkKLkp_2JcrS06e+2k1Z+I*|7GEzGM9dl22rLie(3?BdVm$WI5H%K`H-9D9&+ z?F-Kd_k#}50Z(v1dmLAnS0P@7com`pbbtP z96K{-?Bu#~U0uxqy)VVFFR?GNFVO)yKnI+_0lhcHvp3O6Cvei$<~zP$-bv^{<~X4D zr>5*r>`&}Zbbt=f0Vi@Gtw)7aAc z^H65YL;RlfiVo0$jBr4E4A`1iD~?o7I#OkX>iixonRLMQ9nc>Kwq?&^&tlJ_19X56 zIJpDnV?p*T*PlT+M{*D803C352eik7NxW)t#B%Zx%iWJ7KOb8T9k@LQ^v8r9*t^)f z*t_Te9iRg);(+Q!_j|1A{#BRKbaRhU*5iC8b z^Y^ke(gF8%K!2>*gT0KsjJ=Ew&;dH&q7Imk7un0)cV^){%Dtrnbimym&>l1P;?;~J znTw8O?tV=9`Pho+!0kDpKW^;9p2nWWo<;}g03C2~2h7Kg>}j_*2XJ2EI?(|-KnI-H z0qyZ)KVH>1qPh5p#!}&zycBe_>}fDX`s+jBsBTse$aIgW5{Ho~zC++G>rI&q!c-2wfvWiopm zdmVcn9iRhrz)c-6A78T9akg{!*^Zx&j?)3pbwGQJIg(d9j&yE1(y_#OZi(aGbMJKr z(jI5VdZn=EvFEYp(E&O@2i)9&w7ys0YYh7yeRp%;^_h>ac?X~ap6ftb?~Cvn$KJ=@ z$KFQ==l~t?5C_aZ(!$>7xib*wU+z5}paY)ffW;QD!RD86RYiME;MI>KpNEWmo_5Un zdD+_Nz>OV9d;A&ZmC7E-9>^X@2j~DD@Gu9=$Dr(iH=YwXKXF~?03DzM?(2Z|U;Itx zRgfc~hmC+NZSGszxVPNf^f-|ASTw|IDtjS&A$uVmpaXQkLme<5kFpnXj!MrQ#otR` z=l~sXCkL)SCT-|7omWGSgdRE)y3>*7XJLz?19$F#c|Bx5yz@1re_T5{KnLi6>pOt| zuyD(@|FE!{*Gyg!c}3(Ekq*!SI^f|BnAb%1MAsj2IHqzB=>Q#|19#_uc2%6kt0G54 z4<8X(PVTOpaQ(P`?&5%XU1VRR)9&IlKL=f=19aeS9Qgan=$NXM*KT!ADV0OzRlcgM zs;+ve8fw0(sdlPbMotxF#H!jxs;XnGRMEx}Ro_xtHL%Q54J{{BtXG(7wfBus9sC|p9diy)opNF!p~Q!3V#x|Bwd8y?sgzw!E;U+BDYaisEuE;Qm0qu=hm=z@ zLguNNp>}moXiGIK^eJ_3=w3CuOlfsrnZfG*GP~3RVfEFVu%+t3via0QW$#fBmp!c> z2_LQ=4L_zHix{e&j5wm6DmPd?UGA`&TYjLLU;dzawn8oST!s79f{HoS^A#Ub3o8Yx z7b-ob7FEuzUab6-T3jW+da24h^>Wq1>XoVs)RM^J>ea|a>a}X6)$7$>R!gg$S8r60 zS8rC|tlp~8TrI1yRV}ZXsNSx*U9G6qR;{eHOT81-LA@KbTdk_yMXj#APrX;Chgwr- zzj{Bqk6Ii3n_5?QfLdSou==3h5VfJ+G4)|gvf3DPN_|v6MQy5oPJP^9ocg4}CG}~; zRP|ZIE9&#uscLiV*XoN#CDoUWMyV~0HmR*~dDK^NPpfT>3#hLf&s96(3#y&*&!}&j zZg8a`k>m=EI{pT_Ndy|+@XGK-bek^{5SP;i@s`qi{I5R2?N!E zgg?};Er+V#S{_%wCyr1D6Hlu{twyWEt+oqHQb z=U)v=m;Q!VmqUhk*TIHQ*Q18D+i=6y?WAGvKFY|^{jA~JW31uV-p7o*eUgp*eU2N2`wlaT^gU`6?Ki|I*6*ZIy#FYpME|o! z$pK@HQUfj;r3X$lLI(b2gbtcwlo@oz2pc@fC_DJ75k6#^5i!)uC^vMvQE8ZAR30|N zs50DQR2@Fkh)lK`)sovA)svSPHAaLRHAgHpYK^R5M2%c#)E-sQs55H05uH-WsGBm) zsF$+ch#6hVs6RTzXfXPm(QwQ-BX-OsqtVz@BW~;!qw%<@M*Mh-(PaEIqv-@MquGRe zjOG(|87(H3Fs+F*S(h7${O%Tz!7D! zgsH*-M^&UUEIpMy;24;=c;Y@($Q(Fq?Nb zurpx3-tk~(!E$)N3w91Hr}sjz^I(2HzF-%?{JqbBT?EVJQw{7ASfEcaus^{9e0qRg z1`GCS3icORkk3l6D`2^O7Jyv^b65*2d!Pc#YqhEpfd*I}Yhy4ASbl3|FfXut){$V| zU~d$76=w<&jS_&7Gh5V3kD0b$ACG&%Gh^+TfvHhRrg&DRsyV=Uoo(fU^V@6fRzHP;rB9FX|O22N5DeB zYWeL13k9p=w;rqvSnZq@z{0@l=FAUP7A!jFEU<8}n4HOA5n%Olt^z9u)*$B#VCBK; z`v-tk0E^9a5v(FuL;u=fmB8ZsL%=G7HS+HVRs}5HKM|}dSY!W3!6Lz$`cDL_2G+#? z1F-5~&HY~ms{z(5K=!gGSVDm8Wi7B40i(d8z!C$xg4G6V8Q21>4p?jab0q?!!CD2v z=fJvPZ3E$RU_G!lfj@)AfF%Wf0ahQZU66c^24Ecm<#RLyYab-$?j zfW?7z30e%+7_4(}OR#vbZo##{nt*i;o&?qutVeKvux4Q0gT>wEV7-FH-4j^eGUl3R?uyJ|+1nUhpHlOTUAFv7eWZ(LNjnB6T ztRGlvzByq1!6xP(2Q~m~a{gXm1HmTcKMyttY-;|W!3Kj(DKG0o05%cq;lf?PQo$Z8+!$;U*rSET z@yTFM6c)#)fIVI$0BkDQQ-v>rO#^$fNJFscU~`L<2b%%*bkTNTGr{H+tp|1w*fT|C z4Q7EoTU6HIUasdlKx` z;v2!90$W;qDcI9sua}VZn+x`4aaq4-z}_e!-)|n+vJ&$B=7YUeVg%T;U~iY`4E7w@ z@)FO2EdX0tViwr*U@J=O16v68Zi&ypUI2TiWDc-JV5>`<273`~Rmo;xi^0~EtOoWH z*n1^q4PFLYTT<5G6|nb9t_E8Iw!Y*duvfv>l@!Nc1KUti9Dg0`gHj=2OTjjl3IKZp z?88!tU~htLDisCx7T8Cn9s^qj_DQK!u;pMMms$t*HrQvSUIAMH_GziBU@O5kmpTOY z4%p|V!@=GK`?7RyuvK7RlpYGU8f~J02!ye-GHH zFgg2s!A^#K4z>^MOxOyrAHhzCodo*{>|EFnU_XPMEgK28AM8TeqF}#(oiE!R>;TxM zvQ5B#1-n>Q>fdi*m&;21`yK4hvRl9of?X-Q3hWTrU*Ul&XW-$0BZew_NreRd0d_UK z0oV~ROL(Y?2t2AH4I}(9uw!7};bXv#gL#E-0y_a_4POFw63ize2<#M?J^U=#X)s$v zL$EVoz7b`>&VuELco6IySk8zMVCTX7A~u3u0P~M{8SElhu5vlSE`bF`oB;b1ETCL{ zu*+b<!D|!3vj82D5<`D!(4g4py}MBCs4_MJo7#`GOTMe;mvYtXPFE zU^&4`R)_)11y-WM8({umr7JuN764YN!hWzou+R#hfCYhtRICUV3>H?=0pXo*Fl>n<&xdvECu$q+%ft3QQQF#bh zX|SluiC`gMwJN^{77A9U@^fHiz-m`M1{MZZxAJzdvS86wYJ-J?#Z)N<76DeTN-|hE zum)Ayf|UoWUu7Lw1+dsEFMw49YgpwJSS7HyD!afcgEguudszi6zN+kHRj|fYQ@|p@ znpW)qRt>C4)epg{gEg=E5?BqeW>wFD)dWkZx*Mz(Sc^!w8x#eW7zuZSYJ;_m90yhh ztaW4;uxPMWkspKA1#27mDp)P6|g2?U8@fUYYNt*dP}foVBM=P1Zxh~ ztNKi^7GOQA9|cPQ>r?$}u$ExGYm@{_1nXDB3f2m&Z;jz#t-%J=Xam*;tbdKgU~Rz$ z)tC*|4s2kJlVC|;Luz~j)*ftd%}}roV8d$qf^`HNT5}XwC$Qw2?ZG;O4X?QbtP9x4 znsdOqf{mzo7OWdsO3m-Vx`U0X6%N(|Y)mbGu%2L}YmEi#1vai$XRzL2V{0u1>jO5S z)+1nj!N%9R2-XiQwbov+{$LZMDu4|Dn;aDkHV|x5)I_jBU{j;IgAE3o615C$2-x(f zC%}e+O^f;qY#7+gsGq@xgUzU21uPkCR_(lCBf##dJq2te*zDT9!A61ITYDu~3fTR% z=Yov}yRVJ`HU?}??O(yhf;~{DI@ma{hw2mr8xQtiof%*gz#gg7A8aDn!*y1JrGhFxU*Rr=!<`%>{ciCLHV;us32J2b%}BEM_d& ze6Y7-J_CCe?CqGPV9$Xqub&5O0oclzi(t=#t*GA=Y$4dY^(%nA0QOG(r@2 z>_xCu^}hsL47R5JGO(Ax-fK_*>}9aE_5T8U1?>F>31CaW);FjE_A1!A2J^vQ1KZGG z3fSvlA2iqowiIk*gOy-!fPL7o2-uron;IHmZ-IT(ur=5+uumFR2U`yIal_}q-Uj=u z;S8`9V4pVJ3APe!bHmkO?|^+CTLSD|urFhMz*d2M5t{_I8f%hKl)Cg=n*v>{}!9D=n(da3#4Pd((O#u54?3+fvgKY%+ zuF)4@AAx-vR}*X#*zUN(U>}2hA2$^26RZYx5jdgz6SfX@d>c) zUZonVLKB)5c)Gf?aGXHS9OA%T1+*{SNkL(_g_3f?a9)IoKhvznV!6 zI~;JtqMAt!`vdH1v;JU5z%0$0fgM$m7NeQeuw!7}&7_7M2lHxn2T1lVCp0 zrG}jXvp1I-b{fpqTx!l4FyH1*6Vxef&;)xB?f~9f`zs` z2NnbtlGqq57%VI?0?YwcCh-Zd++g8}nws{Y%B3Q$=m|ub` zfyK4O{DOZA6lrPH7V}1M6|nfWm^Xr}f;DdY5?CZy)3*14RRe3%_7qrku;y)dfz<$O z)~+;IO|XP^cCcDtE!vF$ivmk**AA>USj%=VgVh0R-R^#{Xs}l8PJ`72YuoNyuzFx^ zlET1Zz><=3g4G9Wmoyrz0a%Bmj$jSJ+9$mR77NxX=^?O2U>%drgT;Y$N%{e-F<9sJ z<-p>>y0s4kYXa7_{dlmZU_IJ*1#1S@z5VN8&B1!Le;BL+)m0_zMmyyFV6E?^@&J`L6tY(yso)(tGB;{mYlV52%! z1M2}crc(j1o?xRpO$X}*Hm*}Yu-;%}JFNoi12&=4e6YS?<2!qU^#e=obP%jR*u>7Y zzy^R#?py?HAlRhNv%m&{P3=4gY%tiA&hLW_0h`|Wd9a~i)4JHfhJnrOd<1Mb*o-dG zV98*!x|9GL0d`N9`@u$n&F(S`Y!ukNT|NLy0lUA;i(sR{?(3QpYz)|(E+@dof<4f+ zKG-<0hq{JqB4@z#i#35^N&a!(BfDO9gwZ>nmWBz#i=u2sRn)iLPhBrhq-( z4Lvz{D%exq(369wfj!ynF|g@ibGwZJn*sK8w@<-lg3aspI@mp6&vefXHVf?8ZWqAr z1)JZ!3D|6~1>MVo-3Rtucl7w+`@t4=M~@GF0POkhUx3X4Th#q6um{0j=#d}nA+W{W zFM~Y{_F|6~V2^;k+@mtsqhK%fmubPk_DFV+GigV6XNp4E7Y* z(w++JX|UIOVrB@Q3-)GD%nZTLfW6TZclO|UV9R?LdeJlKj}vi1wX-t8r8{{q-My)fGbF9KWL3$tzTi(spI=K@;{wx-ufu$REz z>y6nq_+_xQy)oMczXJAt?}x#bfUWO63hY&|b-gj$2EPWjp*LpR;Mc)E=!4ldcq!P% z-k5EJ-vIlt4`$ooH^Dab!E77+7T8C9q|Yn^`=pQbndM*~_mMvHHrQuX4FP zN5CvYtYAk~q?a+IJ=ifY?;*9pj)Qp(Sqydp%sON?*hw&-A>V_Y0<#ZU2X-3FHZ&CM z44CgwU$C=aIfixsI|r6?XdSTgV17fTPhSA@A1ZzNB3Q1W--2BN3mp1B*q>kl!{qZ` z1`8f0pZ71YpkW=su7Kqp77cb4%rOjo+M&Sm4nv=I7+`sZeFtU%%Rg)_m={>S;UQq& zUnS+Ja7 zC6jZ3W24J-hxR5ILk1cHSo!(B%ZSjY(UK}RrHSTg#c!vR)i1l)Dx z1`8hncO7}a%8r;0mKUtth<;%Cz#>M#T}OVf3M1gIqX1a>k?4btf?$`b)6tV9iG_1FHenY)k>LnqUc|{{pK8)?!QoSQJ>|m?~hk z!CH>No!wCfto0b&*&Weft;TEvs|(h4%u29&U~R_Y&hCf-OB#ziyQ4l>yRouX4Zu2# zm9=UJ)_yGR?2cHlPGfOrcQgX)I9Apw4y?;qS*ylioyWm@M?6@!aq!;J1gz`0B(SDn zJ;p_WH3RED?nSWXV7-X*r4&U_U*t1j>kE7B!LYXk8|#54>ov0C|C!uVH148I)V+I&>5@~ zSn`B=V4cB+Pgnxh1#IMmIbdDEMohQ})(tFW!d|fMV527DF68I|HfAF3LXMtbqbE)Q z>jgG$VsEhCU}GoZF68I~Hen*}LXN&*<0oDL>j#!PaX(mpu!*V7zy^R#POS(w5NuNF zB(OnXQ&W3_4F;Q%x&>?q*!0xpU_-&CO$q=T1~xPGG}v&k8I$B3C4KrN$ z{$O1Wl^0xW;>xZ{;2V^}*V6bJimzqxwJg4d<7+v5EswAGmz}B-zE-*R z{ev7c@zsJq*n_u)pJL#T>>0{$6yEhL08}mm@5{*PS4G*8p?+oj!u-nmMc}V8f3v=R z{jRfqf3rb;gRir}f3x9!$=6x(-z>#%^mR7+Z#LdE-S z_S$>-->-l9$FC2WzjlmQzIf+-{Ra6B_e=2`?>8C$>@NX_9QR@eo-veHE8kVVLk-^* zzJmHsmY5gAxx(JS_2u#G?|ANjxs`gv65)Pf0v2F<0UliFp#8ZR?bpFRz}J zcur!0#PbphC0>wNB=MreVu_a|UY2+TVb~uS&co@w&uPi8mzPmUvU*Es13k z%OzGwtdw|1;$4YV600TNlUO71zQkIIbrS0(K9JZT@u9>=vbB@TbaDHQ%O6)s(0q(MqDFL@kNd60yF0lx>-9 zxl(O>la*?VusvX#qwt5(8cRH)R0sJR9VI$RB;p^l53>(f_7V1xD#z;*OC{crcvIpn ziDeSYCEk`;A+b{89f@}(R!OXucu!)D#QPF!CDuu-m-s+pgT#jt8znxH*d+0>#3vG; zN_-~qxx{9PFC@N{*dno2;wy=55?@Pfm)Ie(Q{o$mT@v3)d?)d}#BPZnB=$(`mDnfo zqr^`VKTGVF_(kG?#IF*+A$;Q`8p$tzmpCYKNaC=>9}-6-PD&h=I3{si;)KL0iPI8i zB+g2llQ=JNLE@ssC5b;JE=&9+aYf=P0)OZeVMtgcyd=COd?c(AHVL~#4hdfgKZ%?Y zxg`800we+@f+T_^91^)D@<`;B$S09sqJTs}i9!;EC5lKCl_(}rT%v?TNr_Str6ocn zLM6&bgh`Z@2$zVEC?`=~qJl(4iAoZcC8|hNm57w6CQ)6YhD1$?S`twbwI%9EL`&3_ zs3#FC5hGDwqJcz1go>6ERY#(|M3O{Z-_A-U$ib;CzickAqVURI%N~XBeNY*8BZo42 zAS|mT-j~=Q@sY$Q5}!+KmH1j>m&Er7qp!T$C-JkyuM&qOj!K-AI4f~U;xB}k1z`-5 zS3VN*!@c|@0wo+0`6UWT6qhI^5r!~^%Bu*8N)lBiYD(0Wh>>V05iik9A`xLE%d0jL z9V9wSbd%^Q(MO`c#I<*I?Pth8VT=}rKPs-g#z{<+m@F|(VwS{x5)Vl{D)9uum>{p7 zmY65;oWw$j7bRYncvWJl#9IK%#I67NgME_lfr2E*G?7SA#semP%$`MiW|h4(8GuS+bG zSb;E}l~=L>-m(GS>m@#v*d+0}#8!!~C1eAc@IE1N zTH>6Pg#j_5|t$)C2B}S zNkmJ?(J)?8(ORONgd7r|&JwZ}#vAfV_QR)-!~luG60#pYvL8Mv z5@RJqexFGQqn?B;tj|=584|N3?vs!`@_AH3w#Vlg30Zp|SxG~-!bcXz=h{bIBClkl zeBP8;F0oQ#mBbo}4-kgzo6kmxPbD@>d?m46;#-N`60%1=vPV9$M~3XQk8G6BafwqB z=Or#lNYS#&_E=?mtg<~;KZGG}Sp6k}ByvmSlPD-rM54GvDTy$N2!!#Gys98kSt3%R zhD4Nv?3T5GL?el&5-kwMXYwjhqK$;?kyZA{+C!qZgzSt}cE&0@V;zAow#X|vF4pl9 zlO?7}$W~ZoE3C2=RyiqF*$V5^2xFVPlKrsCepqEItg;nW*$S&{g;ln~DqCTdt+1{_ z7(3+E8i{oh8zioM-fQpv+IzY7ov-~qIX%|z5k{=Uck;_U60$wkUnFFEtVbkdXRK!= z&P!aDxQZ}-K-er2J`#2b*&bVG`b#rR2Hm68aRkRxO(Cs9$NibOSu zni91o>LQF^Uen(J5-Sk4g|-)z?Er2k_Gb3xhP|ad-mrJHcQWi<RaKG%Wi&`|r;OH1Ew$`OeID%D$VO`P@VA|1e{0 zRc(#IY6|0%jqpD+I504h8JH+kGQ(h344lZ1=L#*2`O%47X*64C?8yyh2hQ&(4o((w zmCQ2O96LyF?(}57lxrJ5KRVEx8_!KtvZ%o-3;E-X@V}B(8m!Kp!OHQ0Y$0o~D|>{{ zSjr6*asv~MedyhnA0Ew4OqOyR3>H0pej+z+%=vMJkvcMHnCU@d&gN|PY9ne!qsD@c zwulk0?5=HVi`Lf1517VoBN1JJ{?*dI2K?7q!ar&*u-cDF|F+ut+IUL%r=sA0+~vR2 zNtgdpmw&qP)SUH&s&{&|=GY?psL;?&Pvm;X|i|9qE!x6A)Zmw(>nf3?d$9(B@R;PPMU@^5hY zcf0%-x%~4k|0OQ}c!iVxwJ!gqF8}2&|8AH6N|%4$<=^D;k5@YBr(OO_UH+?F{@pJB zH7@_W%YUuQKOS?^U+?l?D*YE4k=BV*7q4j@Ina8nt9Nkm0;9#OY@WZrXc*Ju#=3ot zSH-Q}+a~Jk53Q|^E-ma^(6%NSZC*aB&Ae(nv$5gCk`AM2T`{L}<)QUM2X=0&H;$|` ztJ`?%$f4#F+pmphS6b#oKGD4U-H~bTbGDt`I7qRwL=4Ydloky zte+TPKY#JEgX@R#?X~qy$12UU*T&nL+RTx@L{EL&v5i(`bI;-xM&$aw^*vp?YLb>! zX{77xO=Dhk&aC>1wZ{)Fnm9YMdu=g4bMw~fZLP<A>Q;8E9bN(;?W$0GiO~G4cmU1XtQp3Lm6t*wnF zqE=VDyTgo_i)I+0o2m2N%ZFFYTRU`U=0w-78;wZc#)vgwTxTv{IHz{^mUUJtzU)NR z+}5GmrSW(}Hr`=Qi`F)G8L6)H;j@ML*A3;i^>nQ`2<16tq}z_R&7YQvcQ;%C)5yjP zT~$_vxiOkrFsHu5ux^RBnTOY(*;F-sV)@~w!2>IoFQ~7tt*t!3=Pc|n%`KhNcV}x` z$GTQ-u3u0;&1|3v=xVDu+uC@vX)t&5v~z_ytp&i5Unp^$-fGkw*tz^%&)oGx+b_;r zJiI?WvTwoe+S=`HbiK(c?zKil1*V5+lQV zFRZCPx^^7m&l;Y+{uq?2vc02ih1FG?s$F21hojwXqenIz%dTuV$FZCn%;WXh+2&Am zVSjsDTl0)me9qz{M)Xu~PuEJzGEYRK4fW>o;|CTsR9fwAYpj8j_4W1hlhNq))3fcX zi(TpETUQ*6My=sQzN;;Y`BxO@Z8(+(+^2WhxM!Ku5clkLh5W@+h-ae?PtO(6q;*ST zPDgVaPTVuvHaF+Gw_TXI^KetHtEzBT;H|W)6t7h(MA&hy<){Bj64ay{L!v$BP$R&Q>368p&Lo z7K8MAo%D@%Y@b}kb?15xUYFanpy#Zpmt9F!FEpOaJG=65>&ZOD-|NIb&{lPD{p6;) z<+D?Vn?`|O=a)%-)$TUih9KQYd+|zza0%rR$RI2SZ*diQ9ZxqSjYMvtiKZup3}|M zSEkSGkn!d7lT)8xGb?qp*^Xaup66x!WiVbh9X~RJxLY0E-E+3?I?bprwJ$UU~c-R{LJOR*VZxO z(|RYr-A;Zx4qQLEeJ1ek(CTA{uwITj^>S71{MHqRo5s5<8fK5oUVU=YHpG3Mlg{<^ zV*be~Jc4&OIe2Q@M-HS%H_`KHSQ)rG~oj$lT$bLyRpW+CDD!L?^P z)635;KbRieG;{ir;{5g4q3Tb!IR#&~11Ff)p-nUAw~p*@8P9E;ehw=L!!@^GCfwn* zl%6ZxydBG1N2q|Z0&3?haBx)(&zvs{HgI+n2_HXF>ok0PVtbV=7k1nuO~X47$7Tmd zy_5cyQE0GDb5~WiTkSPY{nV!$52lZahTIPW7!nKy@*Q(G*SBZmPJ`~AvmXeW>*(cF zKj{l9ztf#gep84616F%B>7+A-7(i63eYS%~OAHuTYUkJ!C=4t*V&K4Qt+gjiE9oPK z$mdEYpJp-eb#Gk0Bz3su*!HUVXP3`iKc3kp25{>JS31X!vu4k6EKt`)xCy8`=$pEUEHvL2MkQntDFfbYqgAaT(oA7 z9%wqZeLdFW3@6>y_4`&HXd2zV=E9c71FNuu)}OW~ZW#ElsV&R`Ug3mvrdo82fwNdY zhn;fOS_fN?Z>kd=`JCO60pIyW4*zDl@NE_S2YC-29@}H_Wy7_OLAZ6Ua5cld7hqvX zJW~B;r;9&38qV!J(n5U1`hSvB8AM95n(^bD}OOAA3oHrX5iX+=Eih&sxY8Pn2iQnvmGg6ldC;LymgS*Xu zc5FR%sAB$FdqBhXh&cmUn}rL!oiyQeZ7l3t2@4xBp;+x(9KM|w6Ce$Y>vP-J6JK2m zj?-d5q;?(eh5;NW^yp$ap~v^kFe1n+^@6ak!)WgT!^45D`o)QOd}PM%D$~Wwd0o}W z%T0Ft=uE>zUM*kHmR(vKkIz`tytmSd?&_;=t6yeTu3o+m7IN0g#1)IO?X5$HE)KLd zUJ3CB?D#uoW=(uSL0%`V=qancK0D7^y9k!E``cQhSBM4c>Aosx_xdKM{ua(zyJF7T zV}~|2>|0^P;CTVcC3&*H)x4^$hbE+pG|?V16TolmSJQ~Ma@@DNJrmPlX4~|0Jy+C1 ze{oG{`_p64-g{RX39%4_d~gC@MGG)l4$MD__2(;Br>HlYkO}{y>TaXfm5;>F zYX#4?HHZaC*G8D<_P5qs*Ey90vQ)(fbXC&L+cN?7Yp1l zztKV*Ul2rjm+JlNt?mP}s^+(f`Lb|e?Rf5@SeKZKSM+pM9TxRQJj3+?wwK>ul-HQP zZ_!}asHn$zXLnw){utI1@O6&BIdAQW12bvCw;lTD&LiT*Wp;gKK>5vtaf$j9>ndp9 zOV>Z(yj1()g0nb#?ZhS9kJdrO;Y+ul$bZxN`Li$Cez<+-~|o)xmb@RdbTzmY$@V+*0!1E z%O1JlhyHBO({{XZuw|#|MSq&?-^(g%jzW4neCdIqMvN!$;^N5%{b#Q?7t49KbEsiI zmT&v<1~L9Fqw)6~^tV|xN17*wFJ5yN3>_nxie`FII11zRf$L9q?3@ql^rq2G=?j$$ z+md3OEnK<&Sm#h=_Q;X-$GR_`!WR~Eg+9G}pPATA^TLKD#o6hbvM?XR3o6wAz}b}s z*Q7V?9IPMetvxhv6t`ViwBo9D$A@=b*fIj++3rO=t52_E7K}f$MY}SUw~#VGg2CyP;M9pt^ppJGF{}wH5J)5 z@uGEf`hIBtUKnR>9qJKZn36NIG=H6e_aYh(XVjYYp7qf>Fz~=U=U!J`w3fg+4tOy~ z@`C2wEUvqd&lT{(DGWnCf4~Rh?^tf8d~a!=zJEll^LU%yALhHM`Htc|Xu6*pMg{xzxd+*lz$ke}!%j*R6Cxm{xu`Qqq! zgIDb+WXH!VSqgqc3XWIFstqvHQU zjt;xByTV|#7|-Kvu!SeHXR?ij?C3E3ig%`XD%ZFpH*umkxHUUESjdex^c0JyCdVq- z)c`FxXeC=r_vIF?brkO7SMO3`@No*1DuNuq4kFce|%wTpRn;8KQ6$aS{A!^0Xv?cL; zpjawpN*X_i$X($eh+BoHN&G#Q5`l*<4W8i-!t$A&f!_;4RgX^`pM;h@J1C$a3gv@8 z+vY|EGEaF*nU=J_j1W=$I9!lr7Fi++m6}LDHwr&Eiyx7TlgA6WOm1KxlPi^qQ2xx& zkiq6b{BdX;&!ZFhpr?hRd^!!|<_0p^!NF2S#qs#6uyv>Mg@VXk07ZW&fY%d~KrU$z zQF!emilr@w$bED?sFe7$TGS8zieDOp>K}CboGp=0)%ZlQl*`B#f_nCPU|~EVfaplW zsh$vWhM?Hl5~MZ;!*OOXGm@;d+0CBkDf7;Kg%eW<0~`X^9H@FXeYKxsj% zvQrQo0uNvn7GJ1iAV4Xm`Mjtd{Jzw1{^-;XREiMQ=L6BeC$+h)zb&()b4RA9duJzh zYTEeFKRH&&t%6Ry-{Wyzk24zYI(`ziMr(35n_7zLO2BRAoQ92_>yAiRI z1Ipjy44(24M1yd0Ak~GFk04x)Gs4;dr@IogM`H+C>l*p(pfg-S)wBR%>)gY;9eAcU zupIm$bV^PbcEDP1z+3}_Nw#n8&$Mmc+?&}7wcuzyyP&M%S#NLKfz0O48~e9H1EEjX zRtVhIw>8rY!>8@h*L@HgFor6L$@czscfz(t38UstIEA6x``fxQTXywq2Ixws)TX13 zkJ6d$otr!N3ji{h@MsqJMKq~nMvk8LJx^!6&s%)YTg3AiW=jaF+V^z#Y|gZ8Z3nXU zLs=8jV}CbHmNiPr>}>1r-V4vct1ok7Z$DPvmbN`T{m|5c?`<6&oqc_xZkjZHP^(kI zr8Ryn8b3fXCGKjC-x`e{Oytwt_&RsCwfA%aLX9tA)c68QjW6KT_ySUmFJRU90$PnP z;PsSsM_b=^e|@5#zdq5=U!UmbuTS*z*C+b<>l6L_^@)CfuWEBg$Bs;U+s^Ho_U`^Z zSW}UQkgG{P(BGNa*S#5g7x{=bkUo?^XGez}Bq<_M(*VVUw#6NT(x5&O zL22}Mc6IOCX+!F3+uW;U(UmD7fkT2%ZQjwAY2UNO9t;ws_hq`F!*W|e#$z5LY+nYt zG)zld+WPvTaoq3cuTKo;uTS*z*C+b<>l6L_^@)D| z`b0m(*R!i_bEbb+W=~&d=Ej~qeSoF1r*BUhMmbmrfaLJTRwQq1Rq&qhlt=GASP;=fA+&zi$XmN}SBChGE)Jl8;>PZdOuFMhM-M0|RNC7BEiUa~T_$vq zns@|5ac1AH-pw#-hjNhsZ}g{t08Sn%~jkC)4&IKq~F zC@E#CiiFgtCi=T~boOR?I=dkKPMC&jdiQ3w+}PEY*>xj468*7qbNAlN&dz;M*C;_{ z-~t%-M3c3qfgEUx6-!*N0m1^dVX4c<-bPK~Va;ouYk*kOm$(DT_lX)~J{Yp(_Up;f ziTp^ev2UU@IRHDavxSaqq0k4mtV-ibm@JPMixcA$rRsYNI}3TxBe%t}w0v8(ns6tZ?374N&OIl@1~=G#1q{W-K;X zWGFv6$c?4OTukj+c-8hr$Gz#jlcW7mQw^2Ia%ij_yEgCX>1=?#^8T#cVIh~5Mq}Jq zVL)e}u8bP;1svZPV+M5Zs-sxDI%m8y$yD`E3IOx$*HlSYQmc#+|+| zYGA4xjZF!tj~jrYU~(~7mpdUUsH^1vmz3L$4y+wqr$JqwC=PaH2TtUm6D;sI(G;#j zf2pK65Pa^X^T$!rSMv~cw&Uf+TWP==VQO!N7N5cev=zh*7$e-+A)tf>($sWd5=ae> zfTb`ul9_-PeMkVtI(GsPLM8yx)C6G0NC~@Fel!ENx=bl%?Dr-BA!Gs|O-%r%mnu5} zVQqmFj(AgmATkAzrltT~b^``gh6ZVBXqcwlp+S|QL7EyGx`aD4s4_H2Q$w%wh6YuJ z25B0$D|Ib!h04(uD0NswDB~TjJkV3<=Fh`<=F=jl= zn+67vX`nbY(=-slNds+{G2{8ZG#uJsXiXYGgz0EICNd8cM@I4!ne6EKnDG){QVx64 zTK1%oJ(P?nlt|>2zC;}MU~ml{AA8acdr;Iw@UbWDum?p=1Rs0S4tr44MDVdE?XU+$ zO#~l%(hhr2)Idfj_`_2%#?t>se-^2ycfP?zLEacZ6|NFH|thbj0-69F3C zVH*unAM>T*Py~PM(WC)w?#a}lLyMLUEj~J+ZWl{ShZdxR>Q^)-f6i zi^C8UH4%IaX>k~Wq9y{+0DeSMKORv3|CSG@Lz@;YZCZc{p4xOsf{&(VyUIrr)Mag= zsEGhfaO0#g=BM6lS2@fUKS98MVsCDAer;T1Kt%F$#4%f|gOMfFT}8 z4temArUrcES>=!i#i7u$jZ%7#PH^ z6)mAw18X?0xYa(!p>AW= zGH$hxaj4r7w2WKrV;t&s1TEv%0E66RKwU;aacUi`0kU`^I6T5fnh3y)WMOc8A~QId zEnv0z3bn@J5Q>@=`hBaC;tnrZnbsMCX3~T)L=8yp&X&^z1yJ{Z#%x)h>haGFQ>}d6| z19gcJ#i?1g0tMn=*%{5ikHt`n2fP{LV>`ZPk)yECg?Fd?KwEDP# zx*b8wjaF!G4K7>6tPNRy|JD{CFDpg1+cIv-b1ms~+n6T!!o zbq-fh)I@-Wcb8$E!wD2M5ukxR5uCPPr)~RnzP3l*E`zr1*ZJBWbvuH#?bksAQ&TqE zP5Cw-NQVs=SW_x!V9%-v=H7Sv(s1aoPD_V%(B=tbl(0cU0`K=F;LrnuYCr%7rfxul zgg)X+$f3NKZ8T7E@psdNK*-shtP;vB>X$Bg2 zu%U;FqvuGopCjm@;^;Zj?B@u2s5p9#H2XP%9x9HWBhAp%-txG3fDd)`=I24Piw7v{ z;`n*c?BW5+x;TCwG`o0!vL+7Nc0J`m54#Rf*2VGj0FApUj-Cf-wDsoW;sHL?<>Ti8 z8f{fRdLE#e))|#YVpfemUl%Vhur6OeFVK{$^40SKjkiv|gE4EiKVKJ5Ft9FPKTpuW ztMb+J1Wme$+~^?9LXaM( zK@U3)%9?!8wCj!I;tD?0#qo0mExRfoJy+0P>(qTIX6^Ck>*5Ip*5&Kx37T@~FVKSP&Bw(He5lLE&kMBbs(kdkK$EQ} zAM~)}psdLU4Yb}kE?(e6T^v6z&_1j3(enb0uikuIJiv##eEd8>L#)b2&jYlsdh>Dd z03Yh|@$&#ptSTQp5755q&Bw(9e5lLE&jYl%s(kc3Kr8EvDPKnk^MrM~AA*Y_7*7KM z4X^Y?SoSP_00tlNfZ5c#)0Ywkvw@+kOUX|hG|{R!dg7oBc4}dSLCSiTAA*Zh7*7WQ zXyYjirSyD%N-n0MQCF7|kZFeQqc5l%_#NHT&}i{h<l8!{HeHTiH2WYDt=m`=~toE(-JMbUbHS+;zM0NKre3`7x&QMtBHeVT~8eJu(6@6 zi{odRuma0v5z4waz!q;lE-InbR~H9(;f>=W4H|xRaiHpp*qF5aN=SC^un zH)!)!<=68Dt-SJ+(o*j98R(|CHO0E$mpcZtQ$ksjJDPtzHHjW7j-E|u>6P1J#1dHK z{R4kGE{0(QUEY3%q2*WQt!Eh8dcAmE48w=IeEbYU`>)DJ&oH$3M(|gHnDtwKjxMfY zFkOy79xqB4v(OT(iv#rV#&K~6jlsG&e(s9#^5FRRy zmIvu39}k3wilgO0y2-}_;i2Mad5~`M@j!T}I9eX0o3N?X-YWbl5Ep+ql1E?{y|;E8 zhETLACi8R?kf27Trc#34_1=^m-iRo=dPZufl z0#9jNcH}h5x}<=7DcatNRgBYE1V5K{4O(fJX<5j+Wc*}xnU>Qi>*Dyy>M|{-QP#x) z270l%D2ZlfT^xTSqdD2`6nfKg8m-6Pd|VXMo0ijPJ@&?Nkx6e_PNVhM8^=W^y=gh^ zH!TYfyF7Z+avCkkIs%@^$0G3IhX;bo>MY`EsuT^&ega}rC;dr5IE73<%!&QQZnn9M z(P@-*+54G;24|Izo;hf1_7>B{9DJzD$Il!zFspn(*2VEN$7O6zqpXYLXAT;aRX!l= z;`o{4GA^f4*2F=Bv8N7P*5tI_nw<7qlZA(kO>a$3i!))|ZR)Zni-$UF{t?7wIZmUj zi{s}3T8kAnJrB@O?5zVA5AdNbA3qP!I;`^1^8gLQ-h5mm2tL&1hb}$c;mRJq&GLG(Yox7jYyGS`O|W72_tDRqjlJuKX}-f^`_%A+JU`sT>Q`*iPLEK^~P}xKKM|F z&Cd_C{wi#GexPaBn~#ehdb@8L&Ai??E`H!c9X3Bd(AKN4>G^@CU2i@ve(3GKX}{f9 zc-Z;q?Y?O=?RxTY*?q-BO?l9?>y6{$f!^+$M$@i0j*AC+yKfpzyWTi19_a19X*BbC z#qsk1ExRg?o(E{E^B|@mvv#HEjkIaB$$G%LjI`pRE@MA2&@ij=(Gvr0vfg}L#K4ET ze4y<;-+vFrqJ92kAdJdd&lNPydb4(MMQ^uFqnXwl$Hf(VsDtb03fgKFHjs63{9JL_ zZPWUVxh;OXt?-cf2zhEgEq=SL@KABIV@8YLZYw-g9POCV;e0q$9a_lxM0 z{i#3@yH+r`E@z;G?>pL3Ec!HmLJ&$Nq$iPot8R zx8k;-0n{7EHEiI+BpkS%hV!Wkxhx#I5?Ru{6b=zIjzdRtJ;1MEm)J+bZh#;>dT;cj zNfwL3(FKtSxaSyNBYWT*l1BWF#Qypg4)uvo+Nr<+=}Wu^aW7SBJ7f=m6Dly|x7f)~ zg%js@`=asaXQH1)Bw(_r$c`7_Sa&MMHuyB1bU*rSJbGXBOBms!w5QG=edGw#re__V|2GgB8jm%K7FbMr{ieCed zK1fj>lG%zKGz7K^gDbs(R~RB_g(-_Qd;(4q7sXoc>%W)jFBKRo4^+1x37M~*7!-H4 zQ?uTLyqeQTsPGlBiZ~R$A^`<0oynbnL(1XUxBSF;IHYXg6tG78)Qj21$v=bgw5dU% zq}7yE4KU2}Ty#)4YulANctM0|R5jBf@zR;&C8)I=l&qpSGz2%cLkCx$5Oy{tJ_o9? zbfyFsNaQ5KtCw_788hghJi)9qbjppF338pPBQbJ%HF07&o`*`umd1oAPDzYlGeb+b z@jy!~bz0&w$aqD4#R9DTYeWqc#$^pyrE!>^q4?4ViockOk6%-i&fwY?F3cFoP7FZz zSRcqEZ()4R4`Ujp1r9bdR6S}qoWfb_?o6Om9ZsoKl7d2)&_qr8vf~wv6-`)PTzsf_ za<-}-D2@*0hbK!}yi8&Etiet>1?wmj2TpBJQQGiS_}(0_#PQQKoeHmc=7R>^3f8~y zw=@pStAjfRV4@u_!Rd3k(;3VSJV$c*;j;r1r9x(`SP-2=tOaaOnqc4yRrDwTF=~7z zf?Ax=)Z+j5vhj-RDz3+Bhn*VLs!k|dm^qb?t5!uX!~GPw(E&J>0P1BB`#n(I@dQ?G zrVb1?3+R;iWH3j;w>nK1L=w$2-?U(`$2~$xIh|aStEvOdGaLX+>=YGPLac_$@f=(Y zk{eVNLdAym-K}X~O_D*``6_@{?5Nm@jRz+^L$7qIKZB-u9B5T5fe*AvFSSXZ3Qpie z@Q_1=Ks=>`$h=f?Wef_sgn7ljiv3u?0|K!#w8OGW958F&WTUCaZck<5P`^EpExz!9 zl)z?(B75*ak>Q9@c{znM^n^ghD~?uVu$0GO5#&#GFgKK)EKD@OYq7OtDV)$f_mUw1 z0e28A?dBDO6*){7E}Vf0W8!Ra91hEaRVv(SWGg_5JdxrgaChXC7&zgJW?1vtb?fQ+ zF&PB%YIdr#H+On6567)KL$5YEuNbW;CRs(r7-t1G5@%*biL)XbLkWh~n0?y^?B@Xh zQ!o19>@+K3;Byed4%|?<={%Neaw3NZ2tzIH1k@(|7@*%?d_K319OTsY!Q@eWGy$)aiO z%S7Nzeowh=e*}4!ox?Pr3SnGVlXw$-IwkrH(Zmp$E**gl?fz8l+ekP&&u+qGpACWB zx0ra-eJ-W@JQ(Nb@)CRpaW@d;1^1S4_84{nQ+ttE1`1DaLNB3&UJ6ItLd7-Uf4IwN z0?rZ6G>F6c@pS-ioyj!hPQ#jeiRY%74NLbL?2y;*5qulL)UTKV%f66?5aCPvUe0bN z&c24TizK~{vs*}d180vV=}ny7O43_6dmKq`~502%Gt9>`Z{ONCh308o}4eVma~_W^n1=;LDC;NdnHMK=Im7@{gty< zlk|7aUPID9IeRTh|K{vk7O*OT-RXKxTvCFAUkB$=GOiKGZ;ZzidNv$v2G@ zB{+K;oh%;Ov7WHE{MJk`{6HVUm_`_7Re<cq>Y??j-(qn`#eeQoPB|$&76Iaq%EA?N77c# zzC_YC&b~}i4`*K?X(wl2CFw@azD80nXJ03&pR;d}w3oB{N!riZH%U6k*|$hK%-Od| zI?CC1NIJ&ZcS$;aO_aQ1VO&T;k&l5XPcmn2=_>{ldR@Orele52)^eoQ)M$&UQ`#VX`yec95-r6`T{paDO`MJI%xmJhF1pH#<`6OUT`Ew|E(){=Cn8;-UUl&o1zdQEfX;nj6z-aU zaCo-_g}Ukzp_~v}^muXDWs7JB3M?W9@)uF86Z~}n0oBc9ggr2rQ-Ec z4ar{&8j`;lG$em9Xh{BI(2)Gapt4?d;}%`>XWs!xm3p;~=V;T%8=okMZd&%;7g6SGx22&R|Qb--=+#&6i!{x%+O9$P+`n zWRgj_F0-Vtx_%?WQc>)7*O6TY6jxtTasf>##s<6*^RgLZNW3VM0_ysY%oy*CyllSe zTFuKQ=d5Z2YS48F=Vi0TD>q%-31BaV^in6Ftue68uz>C;FZd*s`fxapdFMNQGuz>8 zGU)5a4&^O~ZhRM4B04juzKJ0@H>)ohNRmPH5IvnCCBo!ndCB_lO<|Wr?{M#uz%Dn- zsoPDdi7uIy!%OWTq3%MZWV9_P!vxPtuA5USDebuEzfd)N(169K`wCIC8U!pp{Xqj3 zpZ=f$i%);hfW@ajXu#srA2i_Q$sP2vFHchg2fRE@4IJ?DG&QiSU+v)K;sRj~czK$d za=^>e)W88RPg4U2yga!B4ar{&8j`;lG@xFm zT)a!;!j+n}2;7p3_wiBy-H?XY=(dZiX(^0uNVCHP4{3HNoHE4(p&R!x5Dxov*DrXU8 zO*nTeUmBD5%4G_tTUq;WVy2L~E+;Q&4h{gTBMOj)AM)+39l>{&j3U{LUYH4D5V!MQ^9A)tqf$*Wu%fuuI1ESZsyi?0U8l zAKuE@CXyb{*$pH;k+U|EZs)9>q&qn4An7TbZ6@h1&N@kY8fRNbdIo1*B;C!~R+660 zSvN_~C&*yAANiXEAhol#Cwu7XXa<-GCmvgp@q*rowBT293Y&S`-<*b*a*K^iK z(i=JJC+W?c?IG!{ob4s)?VRl+>7AVIC+Xds9U$pFoE;?TeViR4=>wb{Ch0?*9U zoE;_Uqnu?(`Z#CDNctpaS&}}@*>RFS%h>=)pXY3lq%U%oBk4<=4UzN}&W1_)8fPa+ z`UYotlD^5=Ns_+J*(s8~iyJf?^3a}3UQwtRfvq>OA9%UZ3%mbHgFu}Pv77Pnk6|y# zb@|c!1Z+HX?^@c+V?T}kEWuXC9)L|G&OOEbCrZV$xc##-_KO5t6nh}S()ed7{%OQN z%P~e(Lv|GQicXF;jONbbcAy2YBg+4+go9a75_aY{(03Kfoc!#2k-JCF6bG^s`Qm7Q zwglHzcb*%_jiFi@`x9>CgzqtOg_g$N-0)85BMp@?*rQ&jI+X2=*J{W97LWZk_IIc> zJJRGtzR=i_#aRD@!m3!xUqt(NJoc~Hf1qe~H0oxRu?Jyu6Ce^-P}7DS2fn<3JNCag zOT-?E8{C)!cZD-EZUJZ~7~QX48IMA1&}HQYTj##tT3*2JzKC0Tx$n%DUOZkIk0p$r zcw8dOPLAhjPm`0SYRC;do{aNE?9cHOP{1x6wn$~X+U3)ppBS%<*TRNM+PZyXDF>V4 z8Y<({aLcO459=#FBOad~pUI6KRN&cAH5&Mp@wt%4S-2;@H#gK)DrL_b?7AhIfc7@R zfnuSM8^D%t9GRRzCN}Pa*kidt5gSS~KYm35vcA$_tDLQIh<<}a=}Mw6cY1@5hH$@o z{OUyPU-5buug0mm8>neuyf|4J$mK_eij93j?8%SjD&s3- z3|e@Wng5Z$U7`z(L$P3^YP|w| ziBO`HYvS?MarlU;0<#)`-GXaeW6vcbdUKO~BEBxZJ^^XL9?pW(PMcwqyR&Q4t6jQ2 zx}j>ESl;Yh?JJVQ_Pst4`)eFVJOf6i6|RffFFV=**yw4v@DJh{P_IG;xB8H(J28}1 z#ykCEV454f)DyP4Iu#~?+J_ON*) zzD?lqTzn`IuZhFgYTO2aPb%Y3@o~(0994te=+OC*%KB8ikcgj*kHF%JYQ1Q%UiT+6 z4?814A}r%+EMtiq`-rU*iFh66yN&XNZ$9em!V4a4$rlPh6{vFOD+T9)Ak1Up@tfio zxN(?Lya+uo`n3f3!LF-Klk2>`yP$}X*QiXg%{E1k|+YEM-la==a z6z|C6)gCqs8i$~+pOk>EbO+YQ-xJUSp913m48&p_0M~#IW`&F&&UzM9t2lg`Db^9s zJGupRB`Bz*#2WeDb{FcYX>$^--xzd|Ps z1QS0#Ck+G>zZ@qG1QS0PCk+G>KLsZZ1aIB8!n*=x2dnoJB*E%^kR({W50La-WFqvh z9H~Fx#@&SXN7(U7kO_VsE;11xk$ZRm+e3#b-p}DhgQQ<_<9U?AuQ9S+(c)`zPvmvn zcrgY11H8FV|)#E4Kq+!+L$J(TU;7hrg8}Fo4k{Hr%78HCTVTbKeQMyFU zlxHpQ_D0X9O?d{L>>kQtCgxx_H445QV88BRN@X6rm63D>H$FhIuj0msNvh|@M@fQJ zq=|=NiqfHA;xU(`VUNJWEJ*{wmmAcRdf(Zb8|a3Yw}#3DEF7Kp9orj+-^9vzVnw2{ zCVmvw0N&PF(~up^j!ocKQm|B>vczyLjMO}CkNq@VB+`i%SOX+hRaYbc7QEy+FBtkL zHHlV>F;k5=M~)9>cjP9rVEdRTmd;lu zu7^ICEljxl40f9vf{Y3QP80{X!snQU+;~Gzv3P27Y=aA_Tr|6UJQ4fhtMm=pHtshJH8W4tzP?$X3ONLc%Ny8)>@d@T*r(AtR9mv9m4C) zWFb2N?`~OG&QMi3p&z+v5$FPlyAoRyz?5#Wgrm$Z`=*rG4sS|{o+%uK(eEVngI(PC z6mfnxH$F>JA2+^0(jMfxJ({3k;_<4)d>okZuvF4O@b!bW-1rKm0?e+0>Y5zQmdDJ7JaJ5{m=alTe4PRfaO0aKL4BHdx+*1%0}Y;)N*a#wcp@rkQwI|mG`~lwz-II; z6>*FkKO{d`HvNR82~5WxGEgw_{8N!C3MQUrN*V~>f~Dc(fJ2n>%~PH=gVBnf!Dmvw zc<_qx3(EcRn1elppx_JH!j0cj$R}Y)y8%$}gQ6h95K<#m3{x#Pgx8 zp)=VYm^y@fVKVW8#EU?R{S3aeOT5Hj4faT-R%@Hjqd9eejH!JS@J0{A=F5QXQ#+C- zs2ECL5l_54@k;2NW0T`2q&=1=ULCtB0sgQHe;r6L9KH^}anp2oQ4w!Qu(b(TDVg2y zxu~lW#G=qK9MBpu@#e%^FvYjV7>tT5r<5tsKwO!42YfaTL4fdU-Q%Jhnq32)90GO5 zq{O=t?@lJ(nShT1{zRO4FEGJAEdviffy16E6Yqz&B5~?d3BJ39w_2X~AaEn`fy9Tn z@pp>%kr=z48~-8&7H0n?=@T)wi5veT<& z(@FYTjKMG)+XtUN;)F=w+S%2GzMJI-oG{ScpZF#iUJ~DOzZ2Vb8l2a}Yi{B@aW*aS zU3~d=y=vRRlsRW#esJOh7<1+)zK?1C09L*Gz?9;$i75UJAcW;LQHn`ER+{0F*T1Iz)%QSrMEd^v6BCfKPo zg?fsiD%dasUH8GnLy7qI#Q)&C6@ejXaPvyhq)7`(XVXkwL@+Q>s7ywIfONAw9LrZa z11kqu!MK0opcnRJWipmXR)BTWyoQp5rK0!kbuY%POoHVzDw5&JYK&8rtl{Poic<%D z=r~vpy*W_#OioYEz|gQjthJ$v9&u_SGf|nG4N(il>>y9h#Z>1c=XqXky>Fc5R-$SJ zDs=n_Nict&OkT;&WmJHx@o0dNEKe>V5ZAzCsBm*7JqC-Vyf_{zQ+%mjDiupSxr8cj zDL0!b;4*HmB54KAw{T}q2AicMdV8`FdOOs06E|BaP?|?S75y~ODhYE)rj`|0W)~9)XS6CT$NIK5VA(95U znI~z8n+1|iaPu@tC%Jisqyjh3lQhardR#9%=aW|`cC%jD!8br2E0+IE@vWkq|J$xUGXb(ZOJ;==^)OaQ>UxcOWH z_%v?5fTU+|lU|FHcXRV)aG4*tDIPGr&#ZRSnsT3QHW)}i?Y9mo9`nDCUmr4HcaG4a^pPte(Dk*fM0CT zces>;caW0p^5lo;`G>hl@3qN$x%qKQ>0{ia)qe65+@#fh@>ATrkDh*po3vt2evX^8 zEKkDBPRsJ-ecYs_b@I#Hqy=^ItMI!rmGSG`q@{K8er`TM>3xfvza;59-24qm-{a=* zN%{ddX~B~G5jX!zelXj5>vy$NQ$M4cdH`zb=XJ2~g!2EOT9SrR2V#?>{K7Kf*8E6#viM{5Sdim75Qe^mlGClK#mpi==;}jrTTgRgn51x8fxIk6T2<_if1ZiQJ6t_N6Aw>v4&ye5xs;6In9Cz; z3>UaLujVySQM{I0S5aZ7ajSu(8QfY-(kyN*Cut50?c%I=&gY34kk98ye+&W9r zc5dB7(hhFjOwulHJ(i^1G1kYe$CJ{}t=mZ2%dMx7v>&JIY>dG(GNSUs+#>TNKgumK zGxB3Gwuf6ZX7T~pd?85BbFle>q+xEof)dPg>(wNk;uaYOIoLjXDO@qeAaAk~@)Ebm zO2{W*X9op16Jz_hMP@&Ko?B#|u zJ`B>c+vwTt-1-&p;>Q{4OH+Q@Qm?3jOpL+t01fkaBm7 z9pKg%Nr5lCcM)dz!h0u4@P+pdl3v8EuTr>|aO)c+!57{K=;!w|eQh{5lr;2-7IzbMehx%FR?J_$bs zo-NVQdW9nApN0ZK%AeuZ|0uxcVB-!I@(Zw;hot*>#H6QR=8-5#U*(Y)Nndv*c_PpG z{gmW4c_c{zzRe?5Bz>1hYDxM&kI13%hj^|F+}a7Jz`>0nod1}j|Aa^6i1{-fnM;v= z?h1-I{gQ(Iibt-X0Kegpt4aDDfx?BaNc9gC^p8Ap4F&i!k1QhTuW(ESHP_#HWEuJW z6ArN;zkl;c6Z!p@M^=;c5RcIClVUt_z3@w!Jkm~5ghyz#o2uZE9`cLv$S#r+E?`iG z6c@l!DIV#i0M$G~OW#y2kI+&!HH}9O(bE|`a+IW5JVHM(rRMMm{lJu($0K=qdIgWr z@RPcVM`-v-)$<4qKdEbYgodBgLa=fiKhIN(MK?<=;Sm~*Qr7~TPGk#1Jhhx2t>BTH zDecA>JIEt6LZ#9?Lc>#P6_3#Hlv=|hcTmu^F|d=d!?0xwipk8>bv$w>J=rKbFW7s> z8}JWL-5?e%skRt9!XrdRa(8!uP%_H<9 zMrxc#Xt9@?^e={5)e?Rl?2J($s@m` ztlrHdG+?LR!y`0cr{2dSG+?Jbz!S?Tkq<#4AFg9Hm=_J%sgF*nAy*@QoNDM35bcw7 ztQKpC#`n}`c!UP>)aQ7V2JO@rc$5b1)O|ckgLdl6JW8W;>Z?;Sa<%){DWh*dM)%jT zI>;zWLwV}kQ=+*V{<{?Idl2pWbzlX9Xf*Dpe#E0R?x%jjqcp&$e#WCTz^7n<_tGNm zqQx&M(O*HLzpi7`F;N=!Q@`U;8un9vpc%p*_EUeN(e=+fO2dBYuRKb_e(LY8pg0i! zlY;(>N0(CL{f9?sd763<4lNS1LF#`zO3TtJgGXsuT4nJl%?njv^ok1utC+Q`(6*KM zKvj%K*NPOY523 zS1pGcg7U23Mncp^RU?mnA^Jra*Q?+cl0{3lIW`lw5w-^ozjkk`yQ-=M?66g<670(O zayXQR(rV?=AWKp5n_;q| z3TRTIAYD8~Rz<55Z2>v6&d`IrMOZCvK;QMR+(?$7bQf=hMS+p16}9PQt@8 zb!;|1d=Wi7&l69hhmV1W7wXs?eE3p&cngodf}~q{^wlIio=0Ct(i3^~jU?U9qi-SU z4jz3wNl)R?cad}#kG_Ybr}60fNqPp@5DU4{;fWKx>Tal|#LKIm1!o||s-6R#5q|}N z9jin6bKu}xa)6*}P1yAMyT+Um5J8~(vN~5n0Q$rX&{(*^&e>;M;Ztw zUaluJ6imDmk2DZWyb6yr5KO$Ajx-QVyn&81#DaIrk%n0Cra00N3*G@o8e+lQ-AF?$ zc!wKlhy`zC6B-I8-l;|!V!_+eNJA`m4;pER1&>iB4YA-oW~3n&yp@bJ#De#Yk%n0C zRx#2L3*He%8e+lQzl4T@iFbUFhFI{%F47PS-o-^4V!>OsNJA`me->$o1#ihB4YA<; zSEL~pyv>R<#De!!k%n0C1}dSUVB+0Uq#+i(L5eiQg7-m@hFI{{C(;lL-r+I2OLrd33Narb&x;@ zEK&yvbU-6@kU$4KQU?iiKqPgLKnF}x2MKgQC3S%hH?@(DlGTjc+N3V<;l?(p3w*e> zP3i(4?n0Bgz=!+Lq%QE`PBf_te7F})>H;6`Mw7b0hx^f_F7V-wG15`8nsF1D)CE4= z%_Vh#4>xv6UEss5T~ZhLaI==w1wP!aC3S%hH*85=;KSWmQWyAe@08R9KHT|4I!abE zZi14!z=zwQq%QE`4iTvfe7IRe>H;5b7m>Qahr2waF7V+#52*`$xYI-G0v~SFkh;K! zTQx{W$!f-38&VheaBGFs1wPzBA$5Td2Xv_md^n^_UEsq(UFrfK4(n1E_;6sCy1<7+ zyVM0f9Mefh$!f;oUFrfK4)9VJ_;84qy1<8nywn9g9Ok7i@Zmr&b%76udZ`P1IM_>F z;KSiw>H;5*^Q5C>HRF&kb%75DeW?q4IP6PZ;KPAm>H;4Q{ZbeBaPXJ9z=y-X)CE4A z0HiMP;S?Zsfe*)i(owRSaT<`iz=soo)CE4A3ZyRZ;bb6nfe)txsSA8KAxK@|!zn@P z0v}EaQWyAeT9CTHhw}mHC|S)oHAr3H!^uJF0v}EfQWyAef{?nvhf{>q1wNc4q%QE` zG$D0?4<`z#3w$_LNL}E=If8VQtY(}pq%QE`gduf-52p;N3w$_fNL}E=X+!D)A5I)n z7x-}Mkh;K!lZVs=KAb+Jj`-4Q{ty!AHa;PNZsQXY=r%qffo|gy66iKQA%Sk=6B6h) zJ|Tf_;}a6-Ha;O)X*GWc33P=ICD0WzCQfv)hO1iHe966gvaN}wxzD1olY{zs{E{=`+CQb&B^8cwMrK5@mS)DfS!K2z$5 zPh5N{b;KtwxRg5L6BkxW9r20FD5Wm&srf@(IcbSYB9o zd@k^*`9s{x2{x~M-je~5buA-v5$ zA%SkUuaH2u+gC`SD|}-95Lf@n^a1Hy+6q*f9L0?-jqSyAx$)k~(SA@WYrX|Wp~=zX z#dG~du}=Xu>^epvxld?mH?R3l&36+u->&%{Pt1+)0()BxZ1Jp{8kEO((&HcV_%lfQ zDUZL1qz8EXeI)&Y$G=X}uXy|cl77SEzbEN;JpLd_f8Yt3-k*5l2>JbmCq_v68&6yy z=^wC1r(qCoS)%VJa`cr1?5=Kg7e{{1V1H$i8>C=5dlY;t?5#Bly4lI1vgSVqyIYg| zBmJ3$=OYaIdc%WQK6k#kFs`n7Fj4d0nun?@YW@fN_zL2a5f^k`Yt;O^j?Jw#!FJu3 zA0Ewui7yAgMRte_lu~`TDSStEtRKHafjy@9nf1=ek>k0N^r`ECLkJ3c;bJKaAw6rT z;5TMVU}J=hQsZFt?S{(+OX5T49Hh>LF*u~Z4vzzY&uZ%M+z;Wx z5g)>Z13rWc$9o7D4)+i)9PJ@oIM_qDaIA-L;ZP6Z!jT@rg#$f=3&(i~7Y_3fE*#|{ zTsX)>xNwYzaN!US;ldFf!i57ogbT-a2p10T5H1|uAzV1PL%48khj8K04&lO)9m0hJ zJA@0zbqE&@>kuv+)gfFss6)7LOowpckPhL(5go#X13H8Y$8!i54(AXq9L*tIIG97Y za4d&#;ZP3Y!jT-pg#$T+3&(K?7Y^ePE*!-nTsVkBxNw;cGioCsn`{)?p~%KSZpYhl zgbNqk2p8_95iZ;%BV4%rMYwQn3%GT7t%-0iO7|A&K32N7O80TneY|v^Al)ZQ_crO? zF5M?d_YUbkS-MY=?w!)TOS(^$?$f0Ebm=}ry3dsE-O_!Qbe}EV=ScUt(tVzE;d&BL zKDeAjxNtRzaN%MS;l5b9FOlv`rTa4JzFfMmknSs``zqRau>AqRIZ;|d>rTaGNzFoTSknTIB`!4CeTe|m1_dU{muXN#h5m8RKTtv8VwTN)x zViDnfNV*@E?nk71uXH~u-H%E4HbK%KbG!Kr2A9p{!F?LNcZQ`{e^UYDcxU5_t(<>jdXu2-QP*~_tO1?bpI&bKS}q` z(*28c|0>CQ&i ziomHQbBwvntc^lxF2D?iAA_!Vzp;d|o@LkGV=UXT{8KEt{B7?rny;N^v@E;FXuZd{ z{vM-k$Fgge-(z&{TmCkPVAWQ@-y}00WObFsRh33hZ6$bAFsLT>#M&7Ay&6)EvL(hA zqYHeKY=N=W=!UTwax>-`+Zd~jgB&%Cd8`IN?FbKQ*TV;OqXM-%2o(J89=4|X%K>$V zr>6EOPd78Z2NkG8L7)zY2X*w}gUTpS$AUn?F1r7(HT4uvO&wRD z27*ArhQ6?%%Bm?ZsGI^d6a;EGJgBmUgco{h>VyK74+3>EJgBmU1TUyl3REEo)JS+x z#d3)51vREXoely8+hD?SYU1I8npB|91c5pm9@P1V59%fb>M=o}E`$el@!^BIMS*&3 z5U5+jgDR`{y~xx19;ZM(J_ytk!hK;01p>dE0j zmDT&apq`>Y-5CVxuJEAB>U~~NPgS6v76j_);X#$v`@Eo@p+G$|2o&tc3p;o|yPP56 z@1EZG90lsRL7-q8d{|H~CwL7?Dkgs`B>;*__hUZ+64J_r4u0`>kNQ1IDISWxBElo9oS`k(^!p&(H31y5K|LUu&y+NSh1EH{>K3+!i z`9OU_f%;?+s859lRaWy=c$)9i3e;zUKz%kmsIr>R3+i(U)aQdheIY!k`^srPFQ_jm zP+txL^_B3T%4)t!PxF0Mf%;kysIP|yRaWzPL48Akx<3fiH^YPab~(-G1@#>T>bpUp zz84-;SD@f)D({j#FhdpBL1R6sR8ufr1YU!-D!*InCz<^?(BP^B_>a z2oLI4<$#*wX}(`8P`?QR_1o~EeqRo#xgJn|P@w)81nN)WLH(r+P%P&G^;ZSzZ$Y5o z1JbaZdIUiILxK8d5GeR?H7uyImcv7yn)rL7?Ef<&dDv%5r+&2~SPM6sUL*s6=>B z{NaO2DNt2GpsK@zsx1dp-cwU`3e>b9Q1GdD*yfx0@IlQ|pk@bw3jf2lIjFs#l;E1c8EY=EFAM!iNuPkpi_i2-K2C71UA%>e?VsaBR$@ zSX0Xts1-q=R)z;v7N>6ZaH>&(Y6=3?92%5S&LWR_L8TR_mLO28LW45Ps;P^fnp&+u ztqB6v8XnZTa(bT^)OrPKLlCIzLW3%ASI{k9#mQDsarkGw^f1a4g$3;JgBmkE?!XE6{wydQ2&RWX63vg zGcTx}3e>J3P&bCJsorupv&V6MO-3w~30<|v)6daru7SzFqUsHz^ zsKY^^;IN&rpvro2c$}yA9aW$*L7?E=pRl0HTBCbGWfiF7L7?CWqL84BvU;Bv)Sv>D z3jzh_6NLm--iYo6HLO6L2m%F1C4~i57SX++PAX8RfMEBOz zlNG3^1cACUG^p~3?ge$10`=4&P)`dFsw|>=K|Ni8dPWeaXNCv$ta3Qz`5MH0wgUB> zAW+W@4az8MpXY6!-uFBO>iI#SUJx3TSyuCTL8(1?X3(BIye=VZ?<;HbsTb5sR874! zsHR>P8q_0EQ!iJbUJ(T9m7zfyW$lQ)-NUI@DNwHt0`;2EpvoJkyr5pIK)o&q)a%28 zDvRh|P;XG6-WUYxP2oY6Wy$k=i)Fr9fqF|2sJDg(_4aZGPcNuZ7WrJ{D9{9}f?z zteWzIQhV~upgnnbu}s*SDy#QB!&6ggPo5dHClBwq2@C4;EV>xlV=9)$;11Q!h$MiPagAvQhV~u zpgnnbHB(qnW!2Q(o|;m7^30$;d3Z}ySWsn|ti7Pro;)*XPaa-V6&6%kHT5h{P5o32 z2|o)O65x`7kf4nIa>gkysGloPzX$>a_Z@@;WtL^KezvEkex*SDItbKn!hb#M`dtvH--icPmd*3I9#Crcq8YS%5pP!u+k9o&r=I5l^=DO6e+jCozlH}@*2?qw z9#DT%p#B~N>L1}j-CIuYd$9-9KNYBd1%di^cu-|6UA&L)D;TUl|i7c3JuDtfA}@EK!Lg@ z2vkF8P>)1SEmWWu1%X-|8kDv4;n&o)3e>V7P|F`xP%9Lul|i5yA5~CI3RH6tsC0Nx zs~&#ytyZAc1c7P|52~yY{Z*cEYOMmbE(p~6(4fleeO^!-6sYThKwTdil(ngx=JSG5 z`#i0neV%yfaL5Vyk*KK-Ra2XTYN|6lsIp!hyfvi`@3XpsKy7_gL3OK|+7<+A`=bh~ zM}gWA1Zrn!P)1oV4&LV5r9j;n1ZsC^P*z#%sn>YMsa^%DF9=kBcu;%G84|pp_9;;N zgFqb!52~#7lo!-N1?o@`sKenwJpwg#M1eXQ1S%6AR9WjOZ%rLjpt3=rjz6lP1{A2l zAW*qS71WRdH5>%$M0ikTt*5-rmsg-p27x*i9#mQDsn>eOse%GE5(H{AJgBmIpBI$c z5o-nQh_%A+h%IkDWM+1 zZVL^{dQv&-DKDry6sRW$fqF`KP;+>S1OatzEYVa{*_8=`{+;Dl0Nf z`dC;f)zZ>s3nSDgx=^2*33XUlsHD%WXo?l;h%VF@WT3-z6uP~VFSWl2-p7)|LFu}NkXu}R_;vDS(u zSfTWa*d()x*d+0a*reaA*wju&Q@`ue_lMc^{V6EH8AGW(uqlKA&Ltxex6%=DenHFefZQ|H7rWoebb3iYop)Oj6KF%!xw zE|evk+RbRnrwipb6DnC;C`&fQ3YDS@mB&n|RB@p!J=lJW(NtbtsDPPJY2rdzvME+5 zy&~3WRuSt=pd!|iP3>VcrB}o{%_?G@nOzaf3ROg(K4dn1Ma8GjlBV8aG*wI&s<@d@ zCB%iYWaz9=C3T@nnF&=|TqsML+RJFFj4o7JGoi|f3uP%zu|k#Cg{ojCR7GK-oRzIC zhu>o~RYe!7s+myL#D%J1U#Ob8P_@j2sx2;5T`NMp&uFTiE>wLpp{^1as-b`a0;E>S(5^PQsc}*Vz}Uvo2H@GoiW)3uWzQbU&l1Zn{w2&4lV9 zE|jG-!wRK;`P6ClJFX~% zeby540Y+0d>Ou`L6KbHiP?i!hE0q3gvK7Aw2rf-z^^o_AElwRlQG^_J;ir0BsOEZU<>C@{xoo02OPVqWVYiWiR zO0V;Dn$>wa#p^t+l~jJpXiBg1beh$9Iy1Y@lNCy@^K_ckc{($@&hs#%soA>s%`x-7 zxx(IOZTdcAgwpFgoo02OPVqWVYqc&%7@_n!Pp4U(r!%wbJXxXiI!~urou^a0&eNKv zzF;)9NVloQW;S(~xJ_BAi2afg>TX@AC1ye`6&A|c3-`wup_b`F-D4)yy~09Sd+G2v zBb5G)Sf|-HVx8jOh)uGz5qp9W>Ooyo51DD|VPQ>Kn?6=3y&~3WRuStIuZXo)kIo9U zT-Vg&W|~?dt|?2?caoXDmAX)?%!GPETqsK$9IQ~Qb)nXn3H79~P}Zi873wKnsI_K7 ztrHf?n)iLjOyASGP|uhNwO&{#YjKJdO0OMun$-?F#cPMvfmUuDSfTXVVW(N`urq<$ zVN2fkJu`iJ?Xc6VcGxLiJDg{4XRy*tzuN}5FeXLM=?Xc6VcGxLiJM6Ud z3-_m(>C=DV-f8v=_fGL&xVPqgtWf&bbe(2j({+k}O;`QGiue7)XiEQud#Bki+&dHa zh5PTU2z7=L>McEZzHJsf_Xr11=et&fI?D*9e@)kE_BCCn_}6rumfnOs#|ZVIuBrWI zn)*mwQwObR>R(2vL%L8On+f%auu#@^UCuK?eX0v}*i5L;#D!XIMN_O$pX)*$F%#+w zVWF&jl8zPXOI@g=Wymr`{ zQ2#MP>9xa7v)W;&co- zMRhQm(rbsEX0^jk@!DZax9w3v>9xa7v)W;&c@uqzc8S*xTUsSVX-cmhcA3=CMU1|!WDZO^sWmY@v60aS$ zRQ?tvR3&YV?y79EMt4;aUZXp#{G_LvhtZV&-C>v6cZXdGe0SJNJ$jT-`gez2X5Srl ziGO$4VdYnT)l^1P`gez2X5SrlCGg#0OPXSZ(yOdpW>wZM@hWTel$AIYU^LZ0H}r;P zhTcfr(5;jJsH{+pb)lM=33c^l6{@K&R5LT7t`QbW?Q4Jfn(IQfFca!pVWBL20Vitu zTIxczG83w`uu!fx_BGX37pk3^Q0;|M*Q2}4>d{@|_2{miR&0vZ)D5~#^)j=m-kEGu`52q(qYKs7OsIas zLRqsZR;d2EP&b+hHQ=%eHBc97keN_72@7S-rdUl4)`c2kCe%=2p{&KJ{ESTv(}fyt zCe+QsLRtD0xylMPLKkYJnNXvIg|eop0*t0c>q3n&6KbrmP}XuEE7Uk$sPSe(O%N8! zVddu+RaU5px=@qMgqkcal$BrRi4tmxF4Qe%LQNGG$~E0enkmTGlwObSGOI^-iPxiB zGxS1?Pti&Cpq)^m=rcSv|TdfqHaHhRzD5*Q2}4>d{@|_2|}ihgqTY zdUTgrJ-SQ09$o#(ilG-_Y-*A2eT&V!?=ErgTVh|RrMghd%!Il}T&Vl32!$9;-LDJv zfSFJa3Jc|U$i7ey=|VkhCe$OsLRqRyP>V8}dQ=zcF*Bi-XR=Vm7@;25g<4@I)XGd2 zsyHLmDqW~2%!FDkER?0x=>rpgxV@DlqH*Dh1#YIm2M`~c448cEnUhoHnl?+YNwe{uLuj} zvb0Jl#|ZVRF4SwrLaDA@uGhmq!_h=>z<-M3u3Bt|>+Kid%#r57|5jA^|InlSLZKe6 zJ+6144X(M~P$nvBnh(xhD*Pj$sIGTidt)H0?QrdT2|9^EUK0)Zp=*B(BuIH^qcCKQ zlpni32}53|B*A}*;;CA!`VQ9-zL=#$UG$NALLjVOnsShs}3G1rL*hoivZ7~ycz^(~jf4;jYcN7qkb4vcyH#%B;~9$0YQJVHYM z?)oDPSqnyo$LFfL!}T{GF(uR?r1mr?bauG@1l^u?{SzY>*w}eKN~~OGV9Ip4&Jbl@ z;6q-r4(V37knSWKkWRNNX3DEo-{DT?W5$@R+l@z#jmqtz%odsh&;VxZPBGw+Cdwg? z&LNfNkOw%V5)S$JYAMKP5Hoph!XO-T;2&7%LIy$?R}dM zcMYsPGPIiRdN4E`6=6u#fmsdsTayf_zWb^$!&?*&{HG|XRe>RLA{TP+a5v|(Z5QgP zYc$o}z}5em884M3oV@V62C zZ47^#z~8HhfGznJ+J-M!tcAA1`p_)26@hH)ZWp$n8$lK-IxJZv)|nj&hU8s?oM##4BJwB!aU6hBmw9gfNlZkfbFR}e{4PZLI{oR26r#M z0rlg9#u|_|GOs=|Z)jwi0a4?CG4yxe7~_o9s+ZW|9xTcbJ04lrfVXKDi``Ol#sL~* za6-)?f$>om5OAq`83*v*5a0sPbBnbGpdj$t@RS0km0Io_9@JaVmVQ-BrBCBn4Pk9+;Rp5p|Ev8^2CyPJ# z+Hh2bMjXu6xt|V4o(OcYZSJY!&=UbVbo&y5ROWIGdcBZAEAzO-&xsMw=MrxaBfgbO zyitt!HZJidG2#VW;+MsUZ|4$k5hGs6CEg}RdLh*xllzZD~1$tC_?jCd87_y;lKC%D8vi4m{n68|DbyoO8sn;7wv zT;e~(h@avT|0PDemP>p}jCdWF__P@D(_G>+V#LpIiO-1qQt|CVK2A8;+81Zf{aSbuzH@U>M#E9SG64wzU zew#~NPmFjEm-s3%;&-^j4aJDxIw-+Nmz$NY|MtqP<+*yqH5SO^C81ctk;_hO^pKyt< z7bE_ZOMHVE@nJ4;Z!zM}xWs+Mh(G5N_ZK5R!X+LcM*Ibrc#s(Jmt5k(V#G(e#6!i1 zk8z2IixGdtB_1J0e4I->N{skxF7X&K;%~Ub7@mewB3tZx-#fbmo z60a8{zQ`qhPK@{xmw1B^v8r&1H;NIfT;fe)#11a;%VNYyT;eTa#7-{pHZfusmw3Av zv71Z0Q;gWdC4N$sF7aM5;#4m2 z`(ng-xy1X#hyz^W{bIyvT;c;_#QC_yhs22UbBR9@BQC%tJ}gFDkW2iz7;zyk@fTvm zg}KB>#fXb=iN6ve_8jMzU#+)Ze&zX^5BZ!8$Zz+Ta;FW*ANi24+JO9t54p<*F!V#|Gr@e8{~vAphV)zHbBaPd?;68<2nTA@|#W4Dull*nm96hdg8h z@^3!mCpI8Y^C1u0fc%FK`MC|qGknM|Y(SpnLmssOd5#bHl?}*$`H)}RfIQEKJYfU! z0w3~Q8<79;A-}f)d65tKgAK?_e8``yLwXfHEc74wgKtpL!Pk#>ET13vjOSlL!P$*>ElEGX9LpDhrDD1GMNkMQEfn`@FA0I zK<42?x@o104_VI!WCcFtRW=|i z@*x}AfULxaY-|IvG9U748<17_kj-pBR^>xBw*gs=4|%N($m)E^RyH7O@FB0W0a=p| z+13VREk0y>8<4g6kR5G6*5N~TwgFj}582fQWIaA)cN>uP`HV$R>QqK{g<-=0gs)0ojxfIn)MZGd|>S8<5xVAxGGN zY|e)qWdpJWA99Qh$ZPqK<7_~-xd0ojTVImrfOYd+)@8<5xWA*b4aY{Q3~ZUeF{ zA9AJ*$aZ|l*)|~C^C9Qjfb77BoNoiNBOmfM8<3s&khj}_?97L}!v4qZ9rbnhrHhgWKTZigEk;<;6pxa1F{z%@=+U*z4?&K zZ9w+nL$0s^*_RKw$_8XVKICc}kp20PPuhUIkq^1n2IK%fby+++iCC?E1=8<4~JkXvj(4(CH|vjKTCA9A}5$Ps+Voi-px z@*!Wf0Xd2fxyuIRXg=f{HXz6FA>XtCIhGIkwhhQ}e8_ifK#u1_?zI6qfe-n<4akXn z$bB{-C-EWo+kl+Rhdf{data^vkPXON_>iC2fSk&QJZuAU8Xxj=8<5lakYCtYanXSseSZ;pi`oUhSRBA)YTr+{}9`hj@V)adR&5 zLNVeNT;e;$h_B@mlkZx`S6E9f@!evaTXBh(iV?Tw65k_6d>xngJ~84pT;d1Bh}&|B z9}**O$0a5o_>MnS?YYE{iE-}0C4O9txFeT%r5JH1F7Xp$#GSdsYs84VaEYH1Bksy2 zUMEJ}jZ6HD7;$$l@v~yYJ-EcrixFSXC4NDSxF?tRMKR(VxWq4s5%=N}Zx$o&%_ZI{ zM%;%>oGwP(mrJ}ujJO|{_!TkY{#@eM#E5U?62C4+Jb+8QTa0)hm-sC);z3;EJz~T+ zaf#m*BOc5peou^e2$%Q+G2)?I;t$1$hjEEN5+feYB|a!dd^4B$V=>|pT;fl~h(~gX zKNBM!#U(cQJ-Xu4_Vmtvg9aEXrz5C^VxkM({Pv+7Ovel0|-TlJskw_(pjg`S0# z;`sMu$gj%eQIakwg*}R+wa5FT(Hg3B`1fV#Vmi`=3bm(EblX93BOZ=SysU;f7#}~H^W#yYRD3P$p*8mg<1Z(&HYG*v3$ai zCH&S6W?3Dx{B4_iRmQLkAn)(q@NXZgJrqCrd9OvAy=OLiFH}wUp6paD-RIchb5={* z<#VU|{Oc88=j!Rc)Hinf0=s?rHv0-YcliQ+lW^ZIHAr7nL+_j1#EG1G@4)rDeZ|s! zrP6(6H~T6jrTeO;`)a)EtJOEZuXdVpN1(-aU%kz~M(Mt$>AvQG{}Q-QvQktj;SDMc zl{QLyIEEZ#sN%e&lu#VtA|CHWMfG@tmq2pu-$@?t-yZKdkI#Kcsh~K+y&^q5Oq*Bh zozLSd;PJJAKPr$?KkIY{`4Ln6(`O|Vx37f{|E!x|Deh~jGzH&nuXuf}pv|c?P)hn* zLmU3-vqj!NUGFGL_-A~)e+B{pG~sOcqIPoTWN*^%C*|6FTP7-=UmQV)!@Ga0F(bmEPwi?3_w_l|&B8vHb? z;wZe?cf)31KbYSei-C#gb9{GT5XhYFyJ@#?2()XH4gVaL?i-*{a2jTPd) zu~PF5*JQ{Wso+M(LwO^-_6SGmCyXsIvi8t}=o(`~i7Y>uq_iSUxzpG}nB)RoO{RT( zSnein1WP3d=uaUx70^A%qX%?$;nc*7yo6vK@=^po&cM^z;X)KN_Rr^!Kc>JpUO}Qt2-Rr4WgpM=6vM z*pw4J9JQixS0??z$Uigg8lC=D1iF}aCh5-&R$f9W4QcOcrIXSXj(e3O%27C;Refp- zq{X4?E$VbQo_4q$J}o_}o0XJH3jBz&mhH5KoZjFJXSwjAw=$apL*1hiqmLqCSH72& z+ZB(-3MW=NxyD>@MG~ye-4{(wBXBQLX&R$M3p7MY=0Vc1h8+x+4tb0KX;9Nnl+58Z z34dv^f`rd|VD3x9(qbbCpLt+u@gfeNN>^A~Y{KDFX$(t?mq_?L3T-b#n@4#E+BQR* zTTOwsEzssu{(-iw(B@UAL)$iJOI8O%TROD)9X@E=4sChVQ_!{p+EQ?2)t4&Ajg~4q z#lrEc35DZb35VmA;^7#&CK8U{NHiS3X(JqiY>9;9x5dISpjr&aK$%!LekWcy-fIw! zSEi};jbkCR;)1TC;TYskARMoh;dr#R15#PxMqDi^a4%A!Eyso9l}tE(4?<;$Sxwoo|!7}`SN z_!DRo49A~p;n*=7epMQ7H`QPDU6s$61?)e8A;$j3tY7~L+-%$v@2VUz@accjlm*6= zp~a=|O8_`VFCKyFDPt;TwFO;w8F&2(kiRw-?Gt0lDR_q^d?RtfAafZ5|78q(GHRd? z8F!6dEB+JcYTlWw6;-vd+D`4LtpQ?aW$cXPcIJMz_q)V41%X z%WMLc`CHgBf7dPZcO%REU9(JQ2PHr3ge#8!D9fa$|E#cGp0ye=&kES39-02+&wl{y zKFG+Oro3qECQLvD{(FtPLO`W9p8qynq~|m6Iza#07#(6G-usWq2WQh%#h5Bee6^Ty zSF?NoOzId@l6;_V(EMY3M_@Q`)g*W`Nda^eG!`T}DM0T89QCY_qb4a&DlaKpU^}6d zT3fB>4LXWAsyM3aj{AlJo9J6i9G83RJX2tE!Nbc%!0gWiHWre37@@uY(0w+Y*v^vh z(F44G3xtm|IDEjPhT^`nIDDw}U;%dy+FWW0xF`M>+MJH+&~_f$JdQ%pb^+S(ldJ!< zFyr{oD9rq)hnY^{Fms6tGi(ApCmd+bSxtcF5(zYy1Op9#iUu0!DjI0~YQljA(8U4` zlitsX2O8*VG0*^|XrS>YB^+n~T{O^ujuHqo&^v)Zb51bOtcAyB+aS=CQR}K#L7*w> zsOG522AXX-BG8=E1I;$Y?RSzu^ORED?;?TbD#hz}lR#5SDdYE$KvNUiyd=;Rfi_<_ z&|K03%_W0CAb8aR{=E9AdPB6v-D;2;2!9%<$l(G3iSZN>#6L#XnsMo6bj&4oXo5x)W) ze*eYg_g_4I1$BP>8V`SA@maeVXqWM`c9EI2BKoW$vso*uCB39saMy>|)(y0z=Pyq0 zMyM{+O<8(70(ZUFc!dOaeg2aCWf-PhZ%i55kI+`v{?dj?58Isna0r8%+^^BgQ{448 zWB$zQ+Fv%&qzCA#+Zg>MS-XdyG5X6VnprSVtZ&NXLuP%bF{0NMKPau*m`n2LDj-S`?><3gBQ#3QiFf!ND9VP7#%$&86ZL zQ5o8t>Vwc$1=>97TxhEbZFnu(Ku-}3j8a53J=i=5`-(W2j>5HjP<`dSu-RYRQ}q>p z8%1HJ)MTCM?~v~A43iWa7-4Q>BM}pb!=nxh!3)HCnHV>OFzaU39T;V7N=yuK2PPQz z#37`cK?rd}$)Pc2R0!!|96}(CL_!FFzHAK2gb?Vu&$ufaLV6|~LIC|cV{|rz^h!8{ zxYJaJ33`-99yRV79YWlJUgn*1NeFQ>A*8n+Li*?-q^}-A`spF0zaBzv6b~T-^vqro z9)m#SQcr7{UC*F{49%a}pHe+$Zo3G!gqQ~xswYi(#CWloXMOPIgnbauO;#)PP83Xw$*m-I!LV0_i>=jE*e@yz zH*;gvx$3QYVqSq0a|x51xFl`E2KrqT*d)@5R&Y%xkR+0ZsiG77tb^JKg6Y??FBEJ0 zM-bP6Vr~CO;yPs^(~csplLDD`G;y6ndaOW}RnB!p;Ne+lzXsidAyACOw*lbI&q%z;3zYQ^Q3~K z%p}gU0NQ2|=NSuav%}7FMt7bwM$R)wa~@?Jyi9>#lxiFqHkxQ(+AE)r-4hQn^8unXZLguBU(!~&h4!4APf;T-}M zam2B^ucIO|0&QRC4w&80zRsO6yN3HZi{g#yF7Z(n4YZF@vh7h7Wkz+kKB^^Vqgtwu zD#|wQ;n+qoj@Ybi6pLpY_ZsoLpTnR|&D)_s)>Sq7CbpQHo-Z@p_rs_F(6Ri=viROPH-TzX4|I0i5+mn>t-izD3 z^T}oA?J@t(*qQggy4(M1y8m^Ew2>n2&h~z6j$x8OEes8gTZbJQPkUO4W;~qe{;6qP)23+J6A$r3eBD z)`C372P2FZGmO(v8o~J(rBOKfP(B?eigA9FpAdYC@>2u_PywBQQT5>nHcri{r`(`kHF{v-sTENYX499{Xa*bmL>)@CK~FO2-H1^L5+=u z`ZWS|Ut&<>qM?3^Ks}Hc)c9zq-y={DB?dJi8tRV-)FZJ_rA=mVVl>pB5va#vq0Ee7 zQZ&?G5va!#gPI%-6^uZwjDd2RjBiRb(y0j26A2;R5~#-7`ri?xH3=b24b)(fPDhZQ zN(gCMG}1p2q;)Y!kW|i^sA_tk0xQa?? zNDor6ujB@11`0%EOjfFkBU)Ui=*On*TTD#QF?Om$URM9PT(34l>e?~ zaw&pb0+k@hWl#wUxg;tXi(H;T?rnk`-l75il_^D4APh?(crP4=QVEr!7?wt*X$8SV zL)lUpREBh|j>=G7%c8QRD}FD%qsD12hf_IJj*!TNBRJ5c%{#avKy`JtjA)j>2Cb7`@v!ngP7t1W;4k{6Hb-6=qd`a0csFJ1hp}*ZQo|{)^T#r zkYV>BzztDD0^AQZq<|YC_+A6Gv<+(-L^XZ9GA%uMK%{E`SKw%~0&x?D(HJ!*+y z6t^a*iOwxDD_5hdN#DWfYN~Hj1fP-6Y?NR&L(NFPp{N3G8jY6#`X01_comoWD*P-i3-!bSqs&5fWJdSMQ52fh;ED!L4Sye5G}M_i7>wb zXaFI72o0b}2cm%y(pY|j&>%we2pU8Y-Gpw65QX?fc2o3dd}s9dlOGG^KX}udUf855 zivsnG{b5Qd5e`O!i6oDs!IUIJ(2$5EL_Y_o8jYfQk4B?Iy~9@fT#VJ;6|*3O z**E6j0%&C*x*+- zXQaqfk3-`K*-kW$A{&p!>ty+y)Y3dnS!yDvkA8#-J!=^o+-r1_UmB=l-17}xr%Rb( zhZa2(&;%m?n`iMR^G>6tvDC*8db4k|&XfD-t9-2qG(s#&d$^#r$^U-`l ze+bQ|=x;^0(ySu4$hV=}NcT_BZB+LKXo1cye2aWIe2aWIDw8~DQj`{TkDR7FXkux; zyCXNrxF>c+O^cAqA++3%ZYQ#Sj&7%9U5FOaLt9I_-hu8QUB5tgP+jjtck08^_8Fk0 zp2KPpT14oNqD2(_Vzf9yAG2$nraT-dP6-_f40oZs2+~*RE(+;xbhjzeBOIh9XbD03 z8ZDuamZGJmNRM)mmZ4%FvA>D)SF-3ZegLE&tmmqzM?xm3KL-&~?EssV@2J50T z-j8fjT4A#36_fE+FyLT0$v?B;f3V;y69Hct4Gv~`Kf0gj;4gGPrGp310}&mBR$&WCt+J7Q? z*kH!#*kRcrtwn3eklbi3HKcWDozak12U;7>6+5KWfd+;>lbIo{4%9a885z=QW=M^| zE8(d)&M;4-r^z6^=xJ&Y&!A@_gTN0voWoqS$*&DmH{|LIl{>9R>j|(Qt*3yWMbE|o z#@`9$&k(DkwSlIFJyTLyVFw!b%ty5F9D0rjTL3*r3Hv;HK8~%juQl7bjM9VIYbYtqp2ph1aKn)$_arLYh&Gau6+s)Rk-dmsBqP&8 zIx`Px$|gfpUuZ*k6WT;ji=s^w>PzS)8kI!20NKq z1%rx@$HU%&wh-(xXbXkC6>Zh$nc2t&$baHNZbRD$WI42rf=oy0IwaU`jAyP36f_17 zdFFPsod8!r+bQ53Xh$4i*#edE}mbmOH&>*z9CS@-BBMp1h6TCfIe*+Z6U5v`3$1#xDWVxB;Ki}>}dkJs@w3h;Y54{%$STx^0Bb;xa2^c$H z*sI@1?-OAgq4z0aKR_SE5jJkV-G}xO;3jAv1^glU&>UDi-##OrZ=tL4YoBbseI|as z-H-N@ku^p8sgZqzJ|ZLI`8Dv5n{N-G0|fONbbvxVhz`=I9KQzaxcT-FIz+HrphFb) z$LQl2Y}T&`&3B`aCm!4Ulp3?O}A7K(V&?c#&sMWC*$JzCGd}%Z@)%g6Vxu~ zYYO!n^bL*5@k_vtn{Q8`69l^(IzeHdL?>ggS-%AAxcT;5^ew^efxe}%zeC^Yv&{G< zK#JzuXX54C>m&L0g-E{r9(_*)x&eJp3G_eozu3VRC-*f!pdSc9Z}bC2@FV(>KZ55> z(qec^=O^?NLF|iuq7Z*ZKN}(THC$Ju^rLTjo(mY)ulW|`Pw5}g$cqt;{DOWV;tW8) zP~!ZGel^m_Z|FBdFbMrd5&VvR=ga?me2x5p{ve2h(H|7zpXg5`L{W`AA4elYA{u## z%=TaCFCxh>^cN*b5CwHfU^gq}X823L;Hhjd*_;aBAD=>}2=ZujibDPy{jDQ2p0L5B z+J>F=4T1iK_TgKkKa|-JC=1=R#|cV!{_#*?*XJ}kO@teZPE*4DgZ_yKNBW&XXGp*C z=nU2GEILd2g@YRjLu{ycA<*4WMz;9n1(UsKeD9Gmk+%330%HwvSuMQ~7;V@S`^Kb* zC2ZDoGm?z?96CqFJO!Pj#{4h(H%d3>(RtEuDmqW~yMQjl(alC--E54fo9VP}HVW%z zV;tSgi0Ec(ByRkN{v+d^h5n<)dl6lv#~Z5jy@W22u5-{Oy=&e*O;lwMQWd&;$aF~H zh07{jRte!ee8!MEpv4hGnoVnHILV5>2V@Tc5 z;*KR*0AkEo^G8`af#0TVss!GS0h6cJ=K(a>NDRd zQMLr;7-Mdxt#^ybV@@i-Y~co&5-=Sl$W(2`XUtTUgqD(Is#4N-r=+K+?8MO`?0Kc& zVktuSDn4TfOG8U(eU6#bu#*(c@D&hR^Mn1A0s1lodlx=qu**VAStD%Y8n@)0`kH=lZ8ga zKq-b46|QEzoj7QEq5q~`pS4WXm?`xzk!a#DSJnuEeoJn~em}M;xycQYMVSL66sy4LLrp@_C z#GLEEwK|0EOMJ%A)rFS25oOTxzgxhZVQI)S=Qrb-GtV;LG+9~tusQR5;7zk%d}Pe| z&G=IVOD1-i_m+q`*8>&SBkDbd&lvUAhnD&g^>WPltw2o^TMK*4RRD7pVR0OvF)SKD zOM^HpjNd(ER|s##*HOfrcMF^IZmu~u1i>4UL4AYIm_apymPWKWe;d|BW4O?m5Pgr& z7@{W7(!^8~djcjus&rCMeS5g_UJdY96V^ZAGlq3jXlY8z`*T>{W^kbyA^H`cF+|ru z%QdF*z9S~@J6w621AKGB`geTBux6 z;W|M}r-*R0`F&s(s;5Qt+!-J`6L`Fh*O`Iu0xex4@EjZZz~p&DtPOPqysm_o3!gE( zxEl4*9ThqMASlC?|y;cX|UG%NHBQz1@3)`WO#q8FC$q$Xz3S`jAQs8 znLN#pHT?d7*Prmh`&|7QUN=I^jSR17uWB$O+z@CP5)qCz zzk`Cob0|OzCGdEEYA6Fg3|fXo;5jyQFy1?bOp+Q7c*6-VyumV@;dL{#+|2Nb*7HHL zU#H^Q&G@kfZ^4 zbYd*(XTqW$HhJrv-3k6Q(8O?1@W4DzoycRWSIC1eYMfJGEK|rh@s0NsW}LS`%Pq0v zjIybz&}%9|!1vWt8H8!jGA#x{$fk~n+SGL5F`e+ox4_dG{xhIuMl633oBBd{qK=5# z)J%|OCXp21ch6)bodqqkVk8x_sV{{^{X*ELj>NI4CJ~!@Eo@WN=MuffUsy|1j*=x- z_@N_wFEP*65v z@tykZj4%tKWuYz%^F-@}$=z)7h5UIsMNH-`y4K+ifV_jS!*}O*FzoJxmOFKJyo%|Q zBI;cPFpCHad{e%NVX+um7RO;Bs@{_#>b(mX-bIALckFjD!rTolck9A1>OC1py;Q;K z9$LLi0CEXohwpfoFzl8>%Tk>kPrcuXsCOB_EF&!N&G9mZ#XZn+PaGDa>itecz4rpc zdxx%0^jLA$gp?_S{{nSLR7uqi>UWuVE8Z*2Hy%l%n0)cv^=5ITBIO-i7QSW4X(hzQ6>T#$hF?O$p< zKS!gCjG!FkqiCP~rBHr}Mi~`B`IwKwk>%HDl+h8CPlZu_i$)m}LHUf2!Wq%;(I{gh zC`b4xoDuyIjWRBR@})4!pV27eBPhqSAJRgUa z$0I!1iqKPm8%Ja$np(V`3Y1_Luj#%Yu#N-Gv3?`F8h@L7 zy}&m`j~jo-pdBG->=)ini-Dbv1|v(T6`;r!M9KJea|NU1mC&+MS2BD{Ir4*bd1kYp zR{6)|fqBe#TmE4rA)nWP>0SlgRuM_?T6+~E$rI4>gn=XrSV_(#BFP!9B&&hjY9a|< zM6PBeSpzL=3?#XWmE>$9lAPsA@+5G3l1PFVM^7@6JOwRJ8Ax&;E6KS;Bsmu?iSNts zckf`5)&kSDL?FCmSjz~s4qDa`fx_Qy%=1Xh7x4aNz#;zlz7BmchZy72fbcXy$1&w; z2K^amc}5>D`CtvmvmRR46ABy=)-x2(Ld&x;6wg8HbA$q$_j3%z^U(5qh$8xfGv@<6 z3}Xtrp>*D40TKCrEXckAxNRVkVDsLKhaAF=W z1LeyE6|3iE26Z#EY}OUlF(S$qxUhu~;Zbd2h_*t@Rz{S~F``^#L{ZjzVM963R-vT1 z4dAyC*6H|+VU1hTb$O$brs}YqG`9opcEWQ9K4W;|mK_nEOwt6Ff=Ls48keLoAL)Uf z?F^kJk~E=PRMPZ!!#a*inrf0zo`Y`DXe9|6lQdPQ7??8}j2PlhP~=Xc5t@8(MbjY_&-JCbYguDE8qqh60QJR%rO) zPohzaB^7?h)MNt_-jyQ~y$u*|6a4-7jKSXnEqiGE*f)qV7vm2rg}w#?G5Z}rdWUd1 zfX^5%??TJFp>aoL4-9Vn$}0OQTwt;nfc6q5hwvH0O|22-4|$R7ztx*7VxwmB7DBb zXAGZ@q2*%}KHW_CnB8q*)A)q&`~jaaJU@k&Pa{0p#Njh}|B?(%yPZ*eCQqf<#Njjh z0P7n}5c`!i4fq|xhYU5KMKLqiCXYd(AaSU3H(enPwkvBz5-W0C9Ujc`&2=@#4jNyJ9T8_ua`!%$FO(-tn zGlt?DX!(Yg7xbH|keAEO(`5zG=^xJ-^@V*E!WE>@aAVkUdj3N3F zT7D!%+IK+0L_fiWp9oPNe8v#{3@ty?M4TiYFnO@5zXJOU0R2Lk=INgh@$!#xOYxEob>EOf#K&J%6Qf zRd^0?&k>%b@fpMOUugN4R$;lY3eUrZ^Mt4ZK4XY*sJlRGgM3^7jPF0V@E;+ngwGfv z9PKXBL>%wQC!)ej0Cb5kse;dFCJto}awvQi<`Yw4KAs94D&VSwXEl7r@PsJpaL_8O z2^-aL8Q(8f4YZqaXlyjhY#ZB=1Yoeq4Z*nyK4Ta`@O3!#!ND`I)JAM2 zy_(6kcb?~giSkq#;{3&mXyd4_&i=P9tvHYpcXLsXbpKCkzQ!)yZ%5XWD5nj zwg3s!k%tVf13qI0mkKSZ`ru%x8T~6TYC*I2<@E;+(2f3Co$wxm1JbA?FJavYpE0Zh z&=Mf5!%3oR#H1iaI?@PTcYMas<%5=dy2$hfr&`Fg06jd{kRl!V3HJ5)jKMAdEd>a6 z*ra-~&!m9E0OOg~tO*jLqafkX2cIz<3PDSui1ab=GmPOGLn=fb((#`vF~5=kBGc&` zS4E}vOHaLVxhtH>9fd)p!bIGG_>2*^2(%Q@#f|JqIS^bxgy<%G#t=bncN7h2G4z8r zsl#ISq>7N&=(RCL#!~3qGU#$YYz~aMEfuP@t z&lvQI&{C10ld8W^!5CdwsFpCh={OnQDs;eF#ZigySb)zM9+jb`vd$yCRp@|)hocIi zScuOUimK28@s0CyQy@-1L${0Uv4v6vUT0JzEbhc-42$Z}Qe78{2~8!^lv@pX_~?f( zAPxTP25mC%&akfd8o;9l;lCK4G5l*nOU(#>j^axSDZUoq)FM3Y#%BzV+R##4=bhcv|G6BWc1DJY*#Xb0pVNoAi>gz%=iZ3ay_>!#R*Q=w#DdQ@D zzlyNF51%ot8$e3~optQb2B)cIqvH!%ax?_Gh6M8ge8yllf|f?6nB}4|@fVAUnR_QOnW7(F%??IVL%7@diCEPazM2V=vDL z&uBQ_=6S&LFdSd-?DFjP2EA@?VQ*15PWLYME`j4y-YwpAIG%vNr@cX6z*ojs9*(gZ@;1DSufwF7_|?uY}{D$!fCG8%!>qTqC(Q9Is36mE0GO()^9D;@TdGH? z8{qhOsSTxG^ae|}E#0Sde>kow{c>p-SD9I5mXx^%jt9$}CchQzT*v6@>eQW3G`5Dd!_d(?ehjJ2P&7TTpo@;S3Y0)qBmHj zMV0PVdctvKm5o(ig5%k$zN#tSVAYOQZ>%~9j_ay!tGdG*tk%8SkZQx>_@I*tHheov< zUDpW4(dd;%2O53s4K}XOxJlz?aQwdUzm5O%2AgziGQ7!1Z}95#O#@BydxK5uH*Mdv z6CCer`gGH0y}@Qq_^ILIaBSABM>ClJW-m8;x7qt}{HfW+YgBKrdAsHVn%@M+4b68q zf7=^uachf*TRaBG9WC~^IOq+wEZnks%UW=p)$-n!;4iJZwi?z7#@%XRtL3f0E?Qk` zU7&SgZ?JX!*6mvZ-`1O2?`gdkjz6@%&>H;uy4$XM{H=|njmsNsGoa1nHdEpF zew*WMPI!ZDZ*Dug?L0WX)Aq}@UwMP=>a=Uqu00%|Y?t0{r#IL>Py4d%E5PyB4r&Ld zH`t+khsGV6!twPEpLF=l8|+xMWAlzJ;rMvRO&vjRo!p&@bt(zRwVif!0>A0(=v=rn z#Kq3zJKx?J{G#*m&Zj#6;|+G{&}C2;h!0)sc5U0W0~~MZdRNz_aQwTQuUm>Y*zJjK zTe_utgWd1!zM}gRaD1=(SKYty279#YF`x(Nt4Hv9&-H$9uxIz4H}?cTykXJ}ciwQ9 zH`uFCuWG$&!f|G=dwSjP4fb~TF4i05={>dg-Mt|X^gh!2x88qxgMEhgnbl`596#;z zQ=ebG!M+XqcIw*|j(hrk(f61)*sor{cKyKK`aRNbLqD*;{^j~N>VLI2IB?>?I|eR> z<97qk4ZPqD-qil4fj13?<0m)$c+)T5;NSs+Cl3bw4*p^Ag~6czAv1<78v_164($QQJwv}33jBt(9M*eSKRB))wsqKcIG!HvAD+h>9A0&J z^WmW1;ZF~LW%w>{5Pqz*=FMQYBj$~Ga0K|zb%!G1<= z9=Uhq2j1YQe4{FjstU&$qn3>VIYxaoDmd!2H#oY+=$50egX8wmAC5lY4UV~XOs_GJ zZ^ld;vt-OYa6CTd)EJnju|39)7(3b<9JgrP%5kgVxO3b`;~;;HZ#cfwc+l7QQRC;0 zzYUH*jK44*#tXk&S#tu&H{tOKn+mh)d&=P{N8ot+7XK}vuUq=vGU1lVaQx_&Z*TdZH#oK7)J{`D&Z+;K zdVcCfZ*W?VX(Oh=c&5EL?d@srdV|voPOmz>1{{MkJTv^>;EZuI7R=XDs&H&O>&97w;J9km=2_d|`0=bCX8r69&aO4P^=yb| zvzN|(ayG=h*+0#`I7jsc=d_)3;~eNeXTzM`bHLB%d^IOH2j*dJi@7(cvR#~cb^?Ue?X zaoF_GFE?NA@VhCEF7xnd6YNg3$S zTS~d+3TlJa$d#4@7K@>T6be|SlonT5F|=~Bf-F=n3$IG2D=o8tj%Yn)6?wSPZOOenHCY-WFfgU*>IH1YI3oWvt1U`8m+mkC|gW~?T`f(NGma`%EybuowBGdX??AWUd-Tdi zI;ZuX-Q?zGnK4SAY^HvC3bLc@5ZMEs7{h z7|m9cf8C}G$pJG*&t6U$4=k7A;VnF8{+IgQkt1 zx|}vHPh|Q+&yK^3km<_E95#d6EQYr5Dk!6K;P|vL;%&d2IzIY_@;_y44xL49CPUU* zQyHIw$El4KTWwAsC)t9<_YtwYJg|7o)rvfQ%Dv@9l@CLgx4tSFoQc0^faMix{Zt-h=(AFOqtoIh02-$R*| zMYTw4GAqkSYjd0kL8|hK9=b5+?NB!!;a~^@<0w56FaWT%0oG5T-w<1 z`Xr}~iz+<~Khi0yJd(raj-J1qI5w(;5znEv5AawHoJM*obL#lG(^*P+JcmvvJ*7E$ zjGoBbtYI$=J=>Y0tjxhPOV4gjA7_-~hNicN@f*7UguEm6vkd9W(Z|}s z^~zhh(hg`_$h{ii*~6Y(YY((dX(Um<;VU(Q4TWPY-INcdu~07uYcH`%t!M^=kFjf%L&`_eZYaCKTGDJsYKFEQ zd>)mdIx7dI@kAL9Z9q~x(FVjZqU)89r4ezAh&CjtA)X;|jpGG%6FLq76%G%FM7h#??(ZB8@AKanS}QwH436@b%amy>-f$(#{0zjJ7qYF%eti z+gmr~n6x)Rd!ubmYE9JUa6f}Oo#WE<5->g5{G{d*F+bclHq~}kzLEBqp#9M{D7BZU z4f5^qdgY|FLko6D+oIH<6Vv}2o? zmaY@4to$e~)23z8)+x1V*E%u1UIh^PCTe@-XKADvV5GF6N{wcOp)$rAdWY*yjl;7@718Em|?0ZZ*>v;i|l99lEn zrUa!CXMz!Hh8+6nad+i!spU-4vZiVLnPsWv%m^78Cj880NA35eA5#927M+O}Osb<|gOp`=(!IV+7jlZ~4;aH;LgGHe<*wwU7=9JVnlirjaXp+SMDp~nrbuU@)N`e$Npl!ED_43ZX#VsTZ*4VIdQ2Ab7(7qdYoJaHelmQo8j!P-#b$?{ zp$cj~IYU`+hO}9_q$JB3x+0HJ=!|1@?jQxR5a@cV1*98gQ8%JpNzRgyDQAUtr&eDc zs=}SC7Lrbtg`J9aEICtI!GX+VaB0p3yVxQB8mJbL{*}f3i}o=&TW0p1Rj#>NKMT3q z7PY8!wQS&Ow7ba}%PKAvPY$lj4OELum&+zDN4uSzwRq;9rLM1?zykjh9FH6NpK}&+qE9m#;UDdME0|oV#)#h5O8jv%X)n-Oi z9@-N}sO6<6W>ZhZ^Bt*1sIFF&GntKNQkzY@!jUs68q2b3KQ_izmY$i-JyY|}&>dto zwW^%a95AEWtm2p}XEdwE(nRHg*bCcqy>X4E+C!}_JvE1TD($UuRulD#EZtx8*w79U zxNhiW#9nGm>Ag9~dub1rGn=J7(t_1_d0rf<5P46nEgji{O0&9&M7E!*sdeQH=fD}J zL$;jZtnQCiPt_~p`J{8vz%qC-jXfoc#AQ3m#dfBKzer$_HNq4Bw2%X!a{FOm*Y+sNpUi=zV_A*3Z_OV7?g z>rLTB3D`p{;PJJAKPm|sL)CUNWMrVyv#Zf*uXRgn$gVS(k#f_|l|$9|0gt}M=pX}z z3>f6A)mqSy7Lk$8mz}ZlM6WsEp(PF+(aVne)J`&r$S9(J`(BGA(kimE_h+>1@aank z9NGdT^h&SNL+v6%hYTHh=)gv&g%4>N8SR4E9gn_~(PD{yC(}&^5*bLCKtcx-X&u?! z`7=X)`VNNU$fr^Cl}k?a97C z!zMnnokS~=kd~9#n$BtXbPg8Hj|}M4D@8!AM$=$v~DNfs77j(yCCA;=lz)rIH!Jk%%d6D!GHS`Fm0?kfj$G2RjJ!~`TZ?FJEqcMuS2%!8Q76g( zCIeW81~58^N$Zlq%3828)f*MaBC%|hI$6dt8Ot&}meKJ{T9~O{O6#+3ecYIKRJ}#U zG-*}VttyW0v{Eo>Wiqa1!a6N%eX-kS(_~bOtR+}LM zoD6W8wrtZ(QVVj@+BA*GVKqyKXf4U}OpSk9+>=%(%;-7-kZ zAbG`uBpoQFMVdLVymtA5s2(h}d+nt%Sju3TC4wa#Fr`(>pm_O$Vmw{5_u%))h$$mx zmWh~j)RdMP&y(f#%Nteo<)(ITexD4UGI(aG;7JEiX`M1aUfuvHqHjHjYWM69$RH|% zXqF42bRd-$D&p9(&*cxc?7jR$GLp(jnk6GC9ZjW`%1C+nBc-U$_2sE{kN=1asxqi% z*`P`XR%xlCPA>ahnE!cM+E6$cy ztXc9UC0SZ=ww*ydi@E(T`C4=GTykI6U42GIWN8!G+9$LxKTAu_?U60JkDo+lr8CWR{URTSsQ>k6Lt=)|}m=la&9WLLTVh2py^fuAn|IgR~6N**-|qfm&L$40JhT zlf;F?bU0Xt;`Lnh1sShpyv`BvnvU7hs%6a188I8rqnnD`qdmzB$$rQr^+g%FW$4Z^ zp_>lh(z0dv&N<;5&n5kgv77pmjNCGE=cvd{M{jA}GJ5B%=p7xw+pC*p1eXy!$3<{0 ziih5DsjP05RxYhPM_RdN>9~4TTDe@WcAZ1)TC;7uEiLU@Eg|PiJgeL= z-$#8yW{vzE)D^m-e2+?On5Zyn!$6U8ef1 zwGNM-k9ZN>{JMq)?~I2+{3P{D8RBJ#&jle~3-j92=9sj5Y4^Fr?ls%TOB`wUS`w7U zthv-NU&6$@8a=DjQs=k~`7-3^qL8nJeQn9}jkJGh|GCWmH6OrBA8G&5$x;40Yb}A| zEpE)O8_lM^1iD2%DN}$<0l6>*XlX!O3VkR2K>9&0^#jcp@RCUSfl<aQ|e$ZR3Ag{}cDV@SV9B&Nu|mp^O7%L(S!6P+!^5F?TiFx60Kz9Z|Nt}Po$q1YCv0cNk6d@aU^Z# zufF1C4D;)DXNW2>`A4P{nNkb`s$E0N2zql@h<7z3B+$}|^p%Xzro_m+^b*e-%&%v} z%+L=P`>1DSc9GddW|z1c&@znlmyC!(5+f&P7(BalmKmY`E3=HuGI3+#lfL zGg5MTJNbh28|gRFZ-h0VtybSv>}S% znY%{3t0Ei{?W3g~={t#PPWI3E)MBR7c-~=t-3;04HF~3&-mh#Jfr(WyZPBF%XZk#Of!z>O6J!yQ?h7mEqO_wiq?$$cg7{2jL@aI z&&0c$5fX@EB%36#&?lz*IZ|W}lQ~T0ung0HmdB)DiAE{e@5N2*L`GM!~uFwYDlH+QReS2IJRc$ksB`tgo{^e^dO(!VlX0}&sq=Ex^~O!`=c zTUfj(pUCxiS<3u+BAhb1uXcMTeJrCjEAcY+HqP9K;$6LxvjMg7a66_wBr71ZnapM~ zn`N2?w2UVG>`KNw$vb}bilfGtGlafAug0iEdc-~}w-45rBqIFRTF7!C?kUI zPWoJ?Tb!M&VV=w4UA4nGqiMDErS!Rs)~v+K*!5;SuQI=$m1YAT4|Mb-&n55Bw09Jj z*-mCVne8r{2I!S$N$Gpi_b!{|S;;}>SuNgGD;zVMMq6=8-^*-GOMH7P(0JZuemyH{ zpI&)(bCj0ZPi8-v{Vux(vH6>Pm7m1TC6*->W4E3N@8LrQMKA!oH~TE3J%nbl@S%ER7an)_V5tJz7L zZjvqaoEdrzzn7!BOq()o%CwnfG@zwU>6h6lxaLM#<0VJ)>)B0XRQmLd_9QPPJG4_A zHD&sg=`+hD51vz*yJ5VmJjATtrlnBnn^}FPa=U!-ywCi4cGMpGe6zO9o-%vN?3v{> zpk+|$pV=|S<|diVGi1E0*;P}#=bv?DE|s}7%ViSU!{T|P`E?p8yPa$KRQhOko4MR3 zuelG#yPBP~MQ!jZ4)VQnC@bpas4vs1Osg`jW?2nrsa5)Eb`HL|LH2mb)BJjN*ASIn zBhOE}$X~k3vVk?b8(c=oZ|;`yu4a@Jc5swSN-0MJxsH|V*eo4v;<=Lfbvq7{QMB5WrX@T95*T>9r+cnqoOj(u@sK0 zmC=sR;rO#MCaJ9AO}a`Mn=}rNw<_b3cEE9;GTxb_c%6lm3C=EX9IQ-qE{Ed_$|UD^ za6F?-cGXh6u9nIa*UbM{ZWq8&opHa%pR;5)n@zI2AxIJk?g0V>f+e`SySuvv2~fOP zp->7Gid(VbT8c|?r&uX20g4rh-0zP&cjiuBn0e_8-*fhpc(Uwja$v-wI}sZw)ip+0zVh{%MB#tvB(m2WEJ{ zFf$_XzWK&e%Z&7HH=}~wW^_`w858U^V}mQ1al!k{_+;tLx57kR%jL?hbhp-H0W>^>VW7sA$J5{imld6aLDZGoBo2Ipymp0ls z(-t)gGn_MvvUD{Iv&=NkEGx~D9A(YYTvyGK+)m@noysha3^UHiTxLa{oW_}_h*_C8 zn{npNWq!%W*XOHfRz=k^&ZxF#O>{Toj2>>*Mz3YN%luk!s##xXwb@Yks@Yi7X*Luc zW7ZdaZnnm}GuvX9n;pes&CcQ;v#Ugu*->JE*8ZH=kse9d5Uu4b$`TeH1!){HY3Ywj=?YsHvL zwY0rsF4t~vF4g|dT&%s_IBOp_f7bCe&N|7>l{)v?CYY;rvl?gJ0_IvhKjWx#2TeE! zo6Iv0o1A8Q+dOK@*ENkWkDE4Q+tVa8<(z4{**t0bfbDzpv{@eGY*x(t)2y6%-h7F9 z(foyZ*`lO*)#9jm-LkIvx8-&7rd3Dtw$%aiUz;fNuFVwlzRhFvq3s~c*6vR$N&D=U zPy2qBy@O>rI%T$eJFT&toeNujUE?kPZjn|%x9e75_oWL)Kbp;&WOV;)huo zVmDr{H-I{FPPiffUUv;t^csqnAf_Et-(CD(%4!osVx__4hypN!G6V(*_vVNv0&d& zYy+0UHwm^8OYYkV+k}Pq*1c>bo1;hNbphfo;c9Il124JFqlP zA8aQU?)(Q7ppW2m1rd?MlFoVY&P{FWtwn zJpN(W2`tjTA$AhW=U*B-h2`}hj-AHx`*+69U{U^Ou(MdS|4!^2Rv>_Tjr%-SC?ExP z0V^25{o8#JD-tjgyMz@EIDlQoVglA;e_}-g60j>+v4D%%RV+4;*9P}BtVE!}u4Bam zXJ9w5Qh~#;zp#>S?)C1QSed}b*xy)bH}`kA8pfgVphz#-3xfy&bR@SUqno>?Ky$dj)%iHSiw5USsuxqOgClMnU1&8?0fF zzVPOMY#V9XEen2h7%abaDO zaa=t9Sm$IXumG%EvaMJk);0NL%#HO(J`nR@-IH@}c)VDz5iA6YOPL7^#RjHag@s{*Q~rRZ!Um<} zSb0)oLsN3BJmJ`okPs{lHY~)3rN!by%46xU5g~c8^w{u_=U4`8WXM%4Blb;b8Y~kw zI@F0}#zuwm`ryfejSa1UWyQvXF2k~6<3p!n*|Bk<|6n<=387c82<+Ri7%V3?DJ%N0xOEm4ljYlU~|KBV6oUw;d*|> zu%E;A{EB1q!gpdNum#~uG426oewry*DQr=iIIJ|bFl}9|47Ma~ajY!1IPGez9JVa& zOsqV%G+kq?0=6PuS*#+qJe|&sO4u*ybZ%6}R;HhXRl!!LAAnWGR;AZDUJYBDUgvmq zY)uCJJ!)XTX3*cGCbljE_fttTnbb%YLj4b|A|dtSz=btIo-G*rBXCC);BOvmV7d zU`MiU#5!V!vt`0MVSi+EW1X?1**;)hu;bb8VO_Cf+3R54u#?$~VcoG4*?Ax7>4BZj zJ`3xKoyrk_^}^0(e}(nN&g5v0^}){PsEGB&&gIyG^}{aaSb+7%E=07&24I&Xs$&DO zOA))UIP6NqGHej`XHH%hJcF@oIeA_148gAEe1r|fZsa_V#beiVX-31ao4GWj;n-if z7GWc>Te&7--(Y{|E`W{1?&MC3jlyo{ZikJ=?&Yq5jlu5b)^i?`|od5#M4DBL`p;u!P7~*hK7cB=2cFldz|eyr=O@#-8NSF`a__lSjw&JM38=o%d6* z7kPBvPs5()t&Dw-y~__ZPKHYa`Vej(k zzB?QHFN)Ve&m8PS6t9DxpRo5)D@=fAu3t&ZM15~Ed*)#uqi$nAW45TnCc-n{#8_7T zbl3vSC%+H25KEH3F}4VE6<9#@ zC~PI>AAJq`1#?I5!B$~`1%Jg>W8Q)@ur-*c;4N$|mbBm@Y#kOvYmaI@tY&{lS z=rpzgOHpVOwh>ESI2PN4g%nPYZN^d-evfUz!V3R|ZN);1bilS@sf$#>wqvPcg0US~ znxe0JxlE+!B582h}L7FMq8ee5{n&l1V)>!i1FTB<2n zpRi|G&5D_^f3P|g{jld)?Mgn_3#?wnd)P~?ZlxIP71p3qI_x!8ztVZ^U#wB3ZP**E zVdYZTTdYatEZBcosok^HLa2c`+&8mV#7XS&8uuT0bYZ(sxr?+crC1D z)iBJ4wW;y}OMG!8(yE|?9G6Utj}@wX2ia!KM~7> zjjrDl%Z!bx{}juDjjewc%ZiO@Fa*nnjc?Er%Z`m}@CeI+O=xfui@?5ZSRKoWO==j0 z<-#U5yn^M%rZn7*MPid1RmSpQQyWEMd9m*rt;X_U-#40yMPbt#7sc{pGa9GG3SiTl zjm4s|na#Rj1+gERy~7G&vzpz&3S&REXo(fU=Cmk_6~$(^c!x{QNwzPFEtOB;8bu?BHTi#m7r4sf_YaN%$*vdAIuqxQtS2k z@ml7sk8N&018ab7YafR-#J09SiZ#M^v|ocY#DyE|}y z_BO|U>u>~Xf$izA8f%ID-Z2N(3ftGwjkU)1cGNL#gB|FoW7-zm-|;2Z4m;HG64o9& z*r_bm0XxzuJJu09-01|?3HzhddaN^cv~xqO3wFG7EY=k})_D@v4LjMn7uFp+(OLJ1 z9@y#5x<~ZHPIc*o^}^0}sfP8&&UBrJ^})_}{RZoco$GoE>xW(Jx)JM-UFfFsegJm4 zo6h@z*rjg6u{i8Xx3<_I?9XmGuLfh+y6Ldt!x?+ENxciuC2zrp_Q(H0wt-RV&g8-?BOF$)`w-Rm(F8-v~Lp<^``d(cD2 zY8-aIXMSuv_NZqF_AU0Xr{*yMOX#V2OvE1d)O9`yd)iai`DE-#FWtkYVE^>eJ?uN| zS+D8XRP05sf!H+cc`uy@-(##dj~cf`>&7A`#IQ$-a7Ap!ru4kh0XOVX)}H5Ve_z$eePgCW41m=u=ys&X7$yK z7GOSoHKT=ClD;3XMVO=SO>8k{@2B%%3Fhpl^I$3F+wTCj40H8cfi1`U`scz{U;+Ju zu$7qq02lTP=I)<>t-=BajKWr9-T@u4HJE3BuFJJp(gC_I*I_{eL$P16WCPw~>#^X0 zgRl))ih<3sjac%y9M~o-B+iX(#!|*L$F^W$aiy`XSZLfvY#Ww3?ni7pmMZQ6wgXEO zcO2V^g%2u^?ZVOxiokxu(hgdL?Zz?;8jJmor5|izd$3G{Zex3~jDz)k_hDHE>-+A< zG7siGoc92hZ7}cQya%zYgLO?G!g37OHGLS%KBNJ51j{)j20MyH4AIR0z;X}K%#UHY zhVp*HdmPI%l=mCn6IkTXZrDjI-_TmvDJ<_$U6-e^{6lqJp24Ext6*ob==eO?IjlhZ z&)9jaQ2a>j0#?wNVO#9`?E8)JhPv{(qKqxb&hLF<`T4O;zyHY*vBi6Ji}(6k9@zAY zA%0+N8DrV?1806Y^y!nFPqhI5`1#fF-Y`~>pZ0Cer^f47!+5=+{wuz?^36mmoAF<_ z^13gsd@J$F-+tZ7x4yXYoy058{<@VPesSe{iC3QURVxSf|KiFI60iK~>sB86#g!i= zUitOctvu?BD<>pg`QNWwdBPW0ewujYH($5%-Y>5FPokAA$JecV_KPdONW8M|*RA~L z7gv6jc;!#OPWoS8-GTSMxbnY=SN8jw=j`&n@xJADqB~MBw;gUg#y7{dpd`jRlZCbYJO-7T6kMQF>la&Rtv(3SlUyYbt zY$Ms`VVjR_6kC4GWTM#?`t<#Rg8bRqj9*XyTYuceAOGGaAc$Xq*z%cFRwiRv;Vyp5 z<;v@db`^3Jb`^2O@TZW>3ilu5Klc9_d;iy#B{o-H|5b^<7TfR{yZaeS_@5RS_Zb`h z85{cwCzzc!b z0w20tyF0sky8F9_@ZTXAPq1Z@BylDeW62xW{iL77baw2EG!Ex+%y#|x_E zH%EKC09t-qwZ{vV<#(1ny}($0x3$L$g5{T>J#OHZ^KZu>V}>|d8#7diSB5FWl@ZD} z%1C9DGFlmP%SXrVhRhB8sl@-cLrHlQEF~4YUm9kn{qpVfdDZeV~l?}>9Ws|a5 z*+Q%kC8Zv2RkkVHl^x1XWtXy7`Ayla{I2X#_9^?71Ij_=kaAc#q8wHJP>w0bl@rQI z<&<(-Iis9a&MD`W3(7_1l5$!3Q@NsCRjw)5l^e=m%1z~O<(6_=xue`w?kV?`2g*a` zk@8qcP@X7Hm1oL7%5&v~@=|%FyjK2I-Y9RC|CD#id*y@jkyu8t6q}Mn@louGL-8f{ z1V(E)_0UgoDgH`;5~#QpkK$E=loU!*C0I$OBqydjvEQ@bH}*g5$Bg}w{W5Q&?XQf( z$6+`2m+aZ!>0y3H0b@!yhZ$2`DW#NDnk%i8W=d)<fQ^N){!nl1<63ZD#euIN(rT;Qc5YUlu^nm<&^SD1*M`=NvW(MHe= z`bq<(q0&fctTa)YD$SJUN(-f>(n@Kqv{BkB?UeRP2c@IZN$IR~QMxMKl96!w`Y3&se#A7;_0dqNs#I3WDP@&1N@?Qg;^<18SB)v`jN@OV^?^!CMPh|oVaDo8 zYZQHg%01%1Sk*rcy^~s5DWUE3K5a zN(W+%)Lv($o6=M1qkMYyaoQWA3{$>QMiXm{_P$l7DASag%1_DyWwEkCS*5Hc)_Co$ zS2ihIl^x1&${uCEa!5I*oF>*p?VVFDD_519%56nMNur@7d8#~DUJ>ilQ+uO_@05?k z$EMg7r{b@;l^{h!v8pQi8~JEFK4D6@!haoTd@?Foln5n{Qb5sUEFA-%Sf!LwUa6u~ zS86GBl?F;>7_<I_x$bcAE~nO^4mqQ|U*n_Sze$ z3|8Wmk%|tsZGtjcnX3Gt%pz7N?fs!lr@SDwr#8OX_lw$XN)5S?<^fd z9r2c9gkzB9nBbUbIi_fDmSeW%n5(^Mj_)nU585m5s9+p*9rcW(l-`EcR06a>Qtf5d zUJgfuag1_|wjAU16{#Gljia%niE*^zy{)64qrc^d(+4{66{dn-?y4x|l_pA4rIFHD d>7;a4+AAHDj!HXXKVUy-f;@)*3xS{f{2#V~-G~4H literal 438426 zcmcd!2YlSN)d$Ht-NMO|yd7uAkykuqoove^i7UxVw!9>H+c}@5lYI6`vNb$X*BMRI zz0#SsX}b3w>E7#W)0L)s@4eIACjH*S13{32Y4(!#_p^ofKs?|N;7UX|z~wZY&Lr6-R~&<;Kq9K%w{Cw&A|< zaxuXii_LVCbQMpHmqv=MqvwWtyNaX5u>^}-EKx2UZG`^`matfzUcl1P-a@%xu`4=- z&^S`;FBf~q8oM#NyEHIV7#klcuC-YF=((}ts5SEkRaW+JpJnIzteNWzg{!Q%9gkac z+FN5*D$!Bf+8VE|Pwls@T~<221mh>k_!@{`?TGleJ;!M~BI8?Y>uXb45uc4i{824_ zp%&k##dm1&{aSoUi$A8tr>edDk8AM@wfM3Y-=W11Y4Ig3{-hS4n&jm_qQx)N;>Wc3 z4lVw)7GKih&ua0h8ZZAFwfKcv{CO?DLyNzl#h0}B58v!vn3=NN0@~YbEqvZ1qs6C)SR(&AEqEu_>vZXl@_0hd->1N;umW14O)DM7C%pm zFKO`$wD?q&m;W_d{6Z~$u@>K<#V^(3OIrLgEk2d-^3Q4U3$^&=T6~8Vzfy}YY4NMH z_*Bx%e~lKuP{z--Vl87QE?nI*xWDDdrmnvEbF5}N(KLJCuw_k2S*!OpUYT-sZ5gYt zKe%dAd|`R-oYs|@c+=wPt@f3p`Rf~wEoirfoy%t?mL6QwzkmCddh76Ndr~WJ89dl@ zZ0j|t!cxZ`E2W!u9iQENdjGT@yj~mMf9<|Gt*g`V0$)%czox%;Pv`u`1NCF0Yi7@1 zbYM+?sjaqt*^z{O=9*ONvQ~SrJKb5|dgOX1(bPGAi50u9drjx29W@!pNm#l1dfU1z zK683~)vBWh=Z&2i+_h@BG;RInNn2WuZrXBw(}r!3Zo1W0Umvq)tf;L$WmmYpI_6kFMH+MEr+`n z&);#Nsc&ml)6u2-TaF*TV)pp<*=zexbv1M^-JcuH*VV=5TK4h$p4!^lcslNEN_Di` zF?-%r3v@esu4D1QlFL^0ADlL}X~#}0)_r}<>9wx47tftpyKCcWC!1Pyta?^Uf9=9l zs-ci-wJb5O}Rs7%CoQSFK+4FwB!KP=Y*AOy`gpXTf4QjE*_hksxQ>oGm$s@a=CR|&accKTA7*}-#xi0e$+}ksdEihdT?OR`IVDy zSTzdv(+6g(IRf=cw6(V`aW>UvYv)+@p?F8@(BZX53QHT#a;)cC`)GY(hTR{Z+tb$C z+B7wrnmPZl6+h9{xoN56*vI1WhI)JP(f#up5>8v|N~iaDeSQ7xOgw(wltSBz;Z3>4 zo0lAj$DM(6X;W()%dZ-~Z0(T};6Am(#Xa4gjJRj4E|)HxKs?u*@N`}t&p0=wXSO%B z;>10*b$wH@W6Swz+Yc=(ZmKSy5qJ|0_DehT%j$*DFN@}lZkh!B!mDJzIGMtnna#!G zg{=caGn)H0tvtU6`>p2U*XN=A6z}>j&wlmsO&6|4yqzvyyQ);1oz*0Wcbs_|g%ND*jQx5$&=gquPbWlgrL5J=Ai%MD}|;`~9ue2iA$Aye&M{K{Q16uoSYgn-4iseU&)A+GTvzw2!uj$10JLcgz)imjf z-05x7US2;w@%q)%vo|!k_GRySN!l-h@p{?O!~KZ6#lzh(bMubmAkPtZ87k*q?#~UaqwD>fs?S#~J-BQXd9cjm!Q_tW*?Zx>I$EkazX#GE*?&Fp z=)A|HU4los2Do3beMC7QzF98_3BJGX{Kh3S*B)J0eSZFq!&p%5%zCe&=}0(!VAbgj zxy5G|AISBsn>J;^@a#2sL)D*Z^(ww-8%{7S{p+U9ZW-LyJX*Yd%2{k6OxM(QiFAin zQGQyw%eF0U8Kerz2B@7m$HP@UFm1N1Snru3Bz)>{t=I9Xv8~mzUU=gkUN*1|ajf@n z)O-1F9D)v8H*0yK&1tLg+NVC(cp!H~bmTr5z>r`tkZ+r{zP_!H@;Y?a%zZ%6VtW^- z_Q{=B<(=B#l{bMHFkrP6GG0Cthyg@(+GcoojKqL}rFNz}fx^IIA_fk;&MJ4pbTR>A zh;pv*%4re^DmcwU?H8OG zL;IJV-MR+bajKW^iu%1v_b(gTy7K(S#{J9j2CYBkPTVl?UtL?C4!pt%>GULVWAvWE z_BrI$tJXQta&%ptxRKAgH!|QmH_zkWG!5ToasMFi;fBZln19K1Ehiz}YAs#OK-YO# z7!r@veY0KT&$foM+YdJrAF(}QU}-DN_UgSsYtNa>husM)KH#-m{f0H;`7Mj-zL^CB zn0w#33j}DNnZ9!Hz8ajO?yJ_!V8?~aX23#maO(vzFvCLaJWV*M$9U2Y!~RY6^V6x+;M85!w#LiL zHcdiau5<0<(<~c#wRlczVPS15HFaLoo`e(M(OutKzsOFkSiBb&a?aB99&ePwGWO-L7LqCIG*f!}yvO(x#Tao_3iO-z0HEmO{R zUS13Li#DO{%bkS&-m}z7i-jPRgA>ro!P#p@*R70AhW5kzY98HJlV{ZX_2gVDq1)|Q z+UnPi) z9EqRT3Z89g5DSt`*TX!wuch9(&YSpYp)q-e1^3a0J4XMa_hFt~1nY=ZqwrwVzin2n-O|)>rhItC@Q%RxVb{F#^M+?EA8<|;HVy7u0}q%1 zdw1Tp(@inJKL88;zz$7M)2nB@W>^OtmPsy-yzjd+IZ1MIJ0 zyr{1=W$(PcO+%s`FFUjS@-;`Woq(@119os*R7JOUb{@i|8Jh;rLPlVLpPFojg zKe4WY{=Inn1I~-}A1*kDXRI2#X#deVXn5e_{U^#_w`TT?i}oL`A1{oyK>fu7Ijsla z{+_i8_)HII+IYVa`dLf2c0pq>-M(u_VP3#=ljMBcJKD8)?>2Zq!~0yUN79{}8xJ%O z<9OD(p61I=x!{NU*`23dyHW6E=jcIyvb?_+C2DSf{I&)114oS*PvF7DR}RL{SYywZ z^X`WJhJ9GStw$Tg_`8V4-?MPPO|LoJG&XSI>NDWz7|d5S(SyPbFi!8k?o|8s*|1Ju zHnc8xJ~6j7BgWbC6>E-c=#R}9JiO*e$AuI4z+x{k=U3{s)4OP1Si4|&M()M}%*XJ6 z3hm!}W~s#u`At3x>xX)0H_aQvTh7m0a^>oy1KZDU9E9;~*F0V@=hr?R#-ACY-=II% zr8|?2``3)Et2@7E2p^a>W~>;k`+PVKiU+)fFh&~6+t-2*K+_gkSp!a}H;e;U0}pMP zFY@B*szR%H(7IvDKIs207-wA_+7Ta^GSdn)f1QTsA{q~;*4p*H_0ei@@W4E$ud6ON z3t$}wyqGC@LGx|_*ImfxDtO=&j-fz2;Dhn^WO15&ZfTpcZ&0lBc&j-c=DUgI4&gkc zt*cK#etV$3UEYd%AdZ7omJbJvGZWK6y9LuhJMXE6pP_Q@uSpxuo-CJoOJnWBgC|Sn z;*OJJrQxB`2EW=~E{u*QSQdUn3b#wJNfw)IFt*rK*Yaec_e5c!*s!}}XsjW@>MS-X za4Es2z^_r_y2Y*vTx{qc86E`Fp5e|C{8mj~ ztkdly^x41?vcg;>Y2#tg|Q*QK;NR{>35q!CCx>JUo81T+A1H zd-KJSkzuHRzQ5mMmx28#bdK-Ru~OL8^02%*8EuQb`9fdcNM70aVpZC@6Qy!llrDf` zJXF9RiCG|*42USb@e)}X>mf=X8V#!@UY#V`2Y4WC)(__wzP)zmc*zia(FM9~u z*&l(G@udKwBMm1;LdvOvVrNDmx05g&=lk-5`7-d@6o0H_iXXX1dh7;^O*iBZt+dO0 z1sVyiWTXw$7PM+N2f-nT09Il3g?bVMsKw+!6!k+emO3tIPWOSz5ljOyUpDY)b!%e-<7jbQ;HyZCadK|V!tgS5OddNE2Qy9qa9UcKT zSRKHKk<)Ut8x%V^p#GiS;3+SG8Kjc~sVSYj1nFwL5!OvOMa$3~jUi>NHuAekr)o*n zv;b-A^x@r2Jk6h24*rljD<=#$VXZ%5u>sO#+BWy(Ti37e%5R2N@U+eyP*-uStE+W? ze*K1>J)5C}FlN(cNZi`JIo|}sryJ4TaR53ni7JViww^XUV^^b$QPVTdV(PY@)=l}1 zJ37|`bfr^nQ&7iCxqQd=^&9pH05X|~XcG8^nbff$PtOIe=kosR&4KI9;(8K`B?Q%N zyE{79=UX?o0a<&Xu4x&uuLCB_8l~j7xAt`Gf$I>}o!{BjgN?Vbb$4eEbhY4nYkT{K z?rzaG%M5YQsuR-X3~|kdI6yMNc7-8sr6CR`^2s{B4clAWIyV49Lo8r4!~#k~EZ{W6 z0#ZXPU^T=7T0<=0_0@G-YxmY*dtzL$JuxoWo){NwPmBw;C&mTa6XSyIiE)6hdVPEQ zwtQRb_O1E0j-GBe{`tC*QSUeMi@ZcDN(59qp~{n>XZh*hqk_ zM(SFdRqIhWNckf0F0R#6$d=PH>dxWp(nRztdzS<%@OXGNyBTzWadJETR_yD74fhnF6Drdf2ZrX2TqNB+tvxVOQPo{59EoMk-Dblmui|dUVJtR;+bIBLXKVXb z5#i@PRLPCN8ba}|>g5W1TQE}GA5a~T-F735YA7lX*T_z?T%^`mPFYb~kg;OCNGcgm zvS56=W8-e%x8$>{NItu&;B#%qcHnbh91q6fxD$-SaVHqpY>2~gCzuY$onRb}JHa>{ z$MraG9G@7A-v>t8bt=+yOPkhG^2T(wqSF2PWo-@Bu0J&YQ{&b>86IvO5Cx}F_9t(`bFS!j|_?M#|I_X{k|5^mJ_7(3S7punF?t0Mk%S*Pi^wots+oJ9fe)aX%*3 zckIb;->?_j8YO59TmZwKX!6!HPyk)AWP$b=AUt4e7iux?Hfl-_YhLGU16WO2peK^g z6E)UsaAe8t*W*KDrNLrj_t?mIFYLT7l-mpCayR(064n(kSsoo89vdASDV(&}Gjs$Y zJ|+Em1+sf{?bq%w-#EnFt=;qQ9EFcd(*qdhkBr;8WPrG=&Wr!*6;4z&;Wbo zgGK3Sp_HXoW6D}$!OcEJIW^=1I6g5ZEx5g_PZmZBgGKNVVS|i{Zab)TE_FAzmRlL)oupD+X6Wp_U8aeWDX!r%mKKp0|r&525Dkyn5Oj9pvu%BO-v29gq|8y znHr>tsaN|`gDO*lG#UGqZY_62h8r6EV!9WUZf9^+W_9{Ox}>BQh=z=Sae<783!{OI zAf1~Lh=z=SBfj1QI-CvU0ZH6EKs4k5H1T&RWb&9mCXmL>1Vlq7NGrVwKz9v5G#CIg zdg=~?pDi4hi0UMy02(V{#>9? zk0F@afHJ_4W{)8#8VmvqY4#X`qQL-Y06(Is9}npM|9SwYN1J9NZJL1zzSi_ef|n*1 zyF5S=)Maa;XfOaK=s0PN`H{cad<;4F7o`7mqv3joeud1es?36)O4e0`ep@MT0Cx`XfS~8_CfNP&|+jlOMnTe zyOlOFp#{3TPK-)oz{YJeG-w|Sl~SNRt1=Zx@%x$(kh?@#|f%82m7XAKug+B3)ITv5GFP> z4-mrFF&IlcMXi3SPdQQ zGw}KzFBwV*^!;kD?@=@u1p0op*Y_wI44{LlE1TS|e0>0<$A;BLHmrsY&LSJ!eS0wX zz9o={M+Z!8fB}7;#yo`o5HfgYAOnvctBv$n4IG%bc@Q#sZy+O&HfUl%5}?g$k2WYy zG5G#~9M#&e*R%{GQWPO%lMV1gE%9Jb_(U)ZyzXWJvMCE-jK5fjP&Oc&Y=AU=8;DRg zAe(G}H+~z4P&Oc&Y=9`{hcl?_{lWYovC0o*Q+_}iKL&_UHXxg9fG2(%h)^~ln{0p* zejA8THXxg9fE9ilh)_0W$}|NjgAuL`%7${9fCj#DFhbdwInos52u3IyGe??&9Ki@> zW9CRxkRuqOY|I>Kg0A-0N8} z-(4D&FtMrJAeGSPtI9P~34OY1c7S5%28-30g=r1NqLy=q2t$Ijz%54XeuX29rXLEa?I30Pp`imjVpN3P!2kKeKr{3mV>g%Cdd`^ z^(q@PSJ08`wf#ua=?a#s@dOi_$_?@a9lEMqGf&WK>#v{26TE0D2fE&GqwxYAye69< zFVL^6u$g&*o?L%98ZYposhl7$(50)&G4leQxc+i9Uf@MTIq0(W*52k4De<(PSZj#qy<8V~TIshl7WgmYG|%uzPk1bKj7SB1^Y z1N5`{v1vTOi>7j*tEWzQ(@D51oZEugX%s;httmTT0lnQ-ID;>9!3#OyMs=PT%t<2- z`fd$5p@-I28H{in0A-U6aARU+goDa?W-vRAQ|QYzWe2qJRfckUZZIc}Y3SrN@*Uh3)qxhkc8;xRc&J?A$oS{A)S7Yhmzrkbbkv&5|xXYmgxEQ+i0}J zizc)|TB0{tm1CwQ`gr~2Xxzh#rgDHtejANt=mR#`pljD>BfP@$)s#fK4_*W}x5KZEKWGHqh1nax@;GN7!ToUG4osb*4C! zbUqo(MPml~fK9nT=Nn&M#FsFW&b`4LHQt~z*py?CH|PUa^*8ed9l-MS(2?S)({P*O zHWTOmVCfp0(8N$Wx`TZ!i4kt;D4T4MO|->DEP+MY-wNiVF$`VBrhI}7Lr<_O+srU@ z1N-r648x12a)Jy)*RU$b%rJBY$M9E!r1Ohli5k~1nW;n|j~}JREc6VUY=9nq8;v{Y z95&emxr6RuRWmbp&>`$EM`H}xaFX1vO$*6uta-M(NC;w%#1*Hu-`^w z1YR_i6J!Lsh*ddeMxayJUyjBIyl5&1y4r7}@c>=KCYvA+&<(7xnR$SYUVk|n5AdR? zoFEU-$*amS^8nqt{&F-Pn0>xEbn)soB0`oUG9W>X%1!08Fqo6a8)0H< zGo*&f$^FSv;945Y&0|zE zU{>XTY_bV5M{_pkP&U~FnS%~xRSw7|n;>&E=W-5ZlTDC0!rM#@nKOHnb3t#ih;Xr) zy~#Or9{bu_^CpXn25iEctoJEKsB+9B2s(%TSyR4K_hfaZd9T3)y57 z{HI6gV=AQQOWE*&Y^=?Y~>+3^|~9AVm}S!rFoTwk)fXG9rl%v5pF%r zuHzi~f&DfbKg>?z96EdbHX1+7p5Pohe*HEYKk%ZdK0$tWRp#hAL#2V7jdJV1}ED#y$NbjJG2(Z&P3XeuYj1N6hHazHlO1bKjdSY-pU$tK7H^usC}kWDs0 z9%w$<9Lgq}AP>+FtI9F+0Nt(`bcEnb>-cjnv*tXcGBk1C+ll`%}FaR8o&mf zv^k7$!J3`4IrPc;%h8B|7ft0r-}~O>?n}mZ2D8z)V)onS&^7BXTH}h@Z<|9mt=~rD z3SKn94RQs2wW?XnTtPRjzZ{5AHfF8_{kA!bP&P)cGza~*B0|~-d18HM}s+e z><}iVS_atBjDA;Dx{)2t=!5km_ShjVn#u{VqgnH|3fW`>1n`&Rv7;H?s|Fi%kNRvh z-)XbiciN1;Q1@L3I5QQVFXE36=HksUBDtw#phV!E*pX!XDZz|15}Ey}&B5KfBEszw zvp=;txO-PbC>t}0g1dK{F+$mZY^r3CF52$hX0t!FIp|Ln5vm;HVA34)r-}$=V;oGH zgZ@+zp=``_K_97)E}GM{8D&Eopaaxzqmjex9c@MjsNY88f!RCS9Q2Ng2)91wt+~xX z@2H4SHfA26Gt`ew0Z*hukY*(9uqdG`oazA9c-1(mN#Kt)GR7f-_n$KexhrLlAH z!Li;Gz#8#WFBY4k_&my!Cnjy+Rh+Vd7c1a%+FDlP28Hit`=h|1Ml?-TEo44&`sfI> zS`lhiHQe71r?0~et|B4rRLXoBG~>wW5jYH@C=p(@pkuLcoRLwO zS)uwe2CCmc)yKCfMo#0}7Y@G|ER6NS?Xf15NB+tLx*x_g%nJhSW@viUa5#nUrt5`3 zt=hd>sVoJBE~1H+3>3$!7FR97`YwfPC_6b@P3j#U>Msq9j}-7=gn=^_JKf6@evQoT2Mfdc(BNCAs3MJeCHLgT>Oo znclIHa{lCSS==OIE#OAd1OqS8Vni8;Q4^>UwBned760pX<5jDx)?l;4tuRTo2^9-7 zr;5>9RorE`pQ1R_3tuUKcIm_W9;og`0xMhT1_qx6+?05wuSm%^dtDbs62rB?v|zDY zAEB(go7_;UY6HVH8~|**DXOrB*bIr$A{_Hk>{AUw)rS7vW$0f+mSM#O8h}@AsoIL2 z2NO5km0t7b(anwnt?DI+fj-$meX>&}CvYNp#GyhUo^XT6vQ%~z3<{=3es+(WRigI5)*j$*zrK*5ADc4l}KK70qO zR5+o?Re%)zL<(37Ck9W5ffHVGhBcqtw!T|GDU(21Oa~I zF<@w=J-q5n)!8(pJ0~)Q(Ho9%3T8^N4Qn|YWn-8rd;$_OmC<^pyy_;(4!&^#bFn<} zgIdW0sSX0+Y@D6O3~z%ZD!C6PuezObe7xuy_h1nCzP_*CZajiK!_H!!PlhzwF(ZDM zPo+$sCb}4m=>QSf&>qayJz0dabL>XU_6|s-pGe}*_t}*1b6}jKgGlfhMDHLd3(g?n z?9uEz=60u828u|3MlYm{UId@3g@$Xu|8OqR7<>~r-ylA`kB~@mg$=TycdKYI;An84vJ&~mMarPvVKET@Jdi#Mz5U`Uz)ulk_vr zUP96@ID08czvAp=B>jf7my`56&R#*%A2@p@Ne^)LDw6)p*{ezVD`&4E>F=DqmZX1j z_BxUtrJtR%#>|G>H=j`1i&E)JoBwfbYdr7*Sv-gp7C1>v^sh+bBkaRU?A0%lm zXCESIK4%{$X(4AHA!!k3A0=rCXCEV}k+YAJ)Wq2*NNVQnlO(O+>{BGQaQ1&Bt>*00 zB(3G_GbCNd*}WvK<1*B;OvJa4RZD)l7>0^F-fO5`w2;-oc)xfan625(izTvPSQEf zenHZsIr}9^kKycBB;CZ>uSvRvv)_>PSk8V+(&IS$9Z8Sp?Dr%+k+VOL^kmNdNYYa| zdw`^;bM_~ap2^vtNqQD%e2A*cMbb+- zdyu4;bM_EPujK6CB)ytjjHK6c%OdIZ+_Fh}Bexuq-ps8SNpIy=oTRsNtBRy|aw|d7 zySSAk={?*^k@P-prAhh#w=yJsh+CYbk8mqX(#N<}P0}a0HHoB8ajS-;Pjjo5q8=h*hv!64sw*#&%1dEHkB5L=vWjk^&?;i0 zU=_tWA=nm>P@OVH*h7ud{RqE&a zL{HijJ!vj_(&p$%Wm83|){5x4u8f|vg_2%#iFTFe68$HMW!px}S+;Jp#Ik*(C6+B5 zEwOClXo+PjM@uZ*`BEK?XBaJu)_a&VB7ZSyME+vZi2TK*5&4TrBk~uMM&vIhmF;R8 zx9G?|_dGvp)T>N9N1r~P-b6`E({kYSze^V&pS;G+|%DA7e*7=J*yR1&pFxo9VNXB<*qrs~;a99{S$vZ!h5-l~*>>|f1l7Xoj@`S*gIBk)VnL1x4Q-?58N)zYw zl^P_$dEp!Qx;($j2X&O4+Oto_#FI{){I7mtvf>qp_;;ckUYFa5u z1R^QjDiInXc+Z;%Co{&oUNlrlr_+2($rc*OB(u^Erlho{`$ndvs<{1bBD+i|j2MzN&v)i-cGJ0JFt?AJ%3l%F_%4n&^kz_V7ejVBt1p^J zl0n=dW;#Pogvl%NqU{lw!Y+#52Vm&QRtooh3aVOWd6iMM#RE+sGxX?P@Vn>c2c z(wK%cH%<7E=BC0aQ%n%1aUT=muutdqQaaN*FOW`K!J4K3Of66Or7TTzlSt$p{!0l> z!|sGLfhnn}^}M5kDUE3*;X6T?l9_yc?!m(08L9Jz!!ha8;l&E`rn-xv_6{i){b?GO z3}+b=GE?XKk2t1urkPlsd`wA9J+2*yeDRj>&Pl#FCjartl+LuW4xXw^DNVPWJZw2U z0j!QFK@NV%cei@LzP94XP@&v7R2YO4jT^U%pnVvk&yIEA#r{HX5q|w!&DOy0{K>Ph z^G!2vqpj7Pt!3BZ01NP0GBTS$5?XIn{nK4+aIy@0cAB)y2U z?IgXJvmGS8gtMI_y^OP6B)x*OE|OlwSvN_q;jD+G*KxL+q&IN3hom=gwwI*0aJG-6 zw{f?OIjG*lXclcMxpOM7_o`^g`q*^1;3VH1gW z=5Wukk>NAA{WFpLahlCb{xHpQ_-7&hX~aK^(W1JcFa&!=$A=n*if3>;&>Ywi6?|91 z!z?HXJM$apy^2L%dF~m<9Ye6+r!ZC;9_lHKz|qqi&h{2hqMAtl7PoQ2`xwP?b7NO= zU_0C+4T&V|QLj@slpBplWGDZaO8z1F05qCwG(J`;H?|kh>d#PFWu@YU*5OTf{8#e9bn>6chqyHp&i!U~iUDXZ8J(4$NZHUE zbnv*vR_kX~%fr<5L$zg;e*U$L;;C3Fp0+wua9o~1Ru~_J{h_$0$tzNId^sb$e!JOwA)>y-xVb5ob6lYdEFq4DZuq4z{#0M27i z!9H-0S8lYZ@SIetK6SOl=EB}2m8F}ae`I(NnzU!Q6HdE_gYV%EoSB-N28(&{=E`oK zT9AB9n$1YTN9^XgaMUy~Iy^qoTPzLr4>xuTv9mN(Or#biSqi&V>s5L9dI#=~N`61J zG@V+UYJ^vP+$=YoJy|aGmd4s)qh6_8+#znEQK%N&qV)>&MN)}cHm6d#6l`m)!lHU% zBlb#d?74`czchJIq*kU{(vTOtFjw~aX+3Om_jYaiwTrh$2Q-amc?svq{F zV$q|hT5P9B=SQmOW2sU)HIOH$cZVw0^Z7h|`K$X+_TMFI(wOv5wmf7 z2n8Eo@Fqkc*!W&IX&_AU716YeTd$*B{>iO3lJp?A-a-<*aB1U9++>YSkFRHwhE0#3 zs3Z-9K+a9vdb`Laoy3%Gx1bP6nS*CFQM)v}_87PZJ8koHt!BbCxXJFJ5+-8_Zdaoa z$YmuwAyO_g;HiwHS=@RbSiw)I9Ev{WM*q8`H~R4Ule{RFwvx@Q~*{V3JLTabU&|pOOYb;67Nzt@|h!V0JY$*Z5Fjz6bH+uAChzm^Kpj^6m0yK zsmK)t8^26S8VLT1<(7f#iE_Si!nG!FTG2IlO)6jqj~G9r(r?BR+#v*oK+0xr{hCrf z4pX`vfI=YUa&VVXc~6>f4PH*zL)V^avCF)blz(LoZwtYrX!_}C7E3<^D&2tIrUu_9 z0}Su2?cwP=($9jI)Y8v}#Wnn((I_?^C(_S_zJ{C0jlkR?KZowrUUH^(kHHf?44ZcW+b7;ghNNOBy*rhDarz~2bDkU@JtqCJJpHod znKZ=1F8tLX!EpFWe8|Z2(B+1rs z>))h&oZB`@pG>kxaXU`Rr@5Ub>E0x3<@O{}KF{qbBz-Z-V9-qNh1VZ(LZo-?+~&gA z_3{Ny80hX#e;FJv>96R|#IBzP=QZ(|oBmpgO-_FuAHKCmZ8w>6=j<)@jU5AL&g}Fz zG0$(os&_BAQZ%24;$MGhWMr(|C@s?8Nq;xZE=zyUVvXLdV@~X`f~H-VCcrg2IsHR; z=rYwYk^XTy{gc$%Bx_Hy^+~oN$u=h8$q^peSw|8c<=ECF>rAq3Nwz)7;0>QQRvkf> z{VBhFpI-#LjSpe9-h+= zrT?8yKbT?MzC!d^#tuG7?m^o`CI$};A{(Bm0-H=cli>E%WCQN5*irE0`AeW%C6mc; zObv^?S{JHd=ZUfWSRykCOv}TCKAx$?Tx&9Qz6VYJ)1T^w37)rzo+hev>XytDcx=y1 z<@P+Pz;t{~f3UzaGYP~j7~C3QmK`1vzpTN#>280DN-3>UKzn#*cII-#a0Ry)5(Zd% z%9G=v$Hc4YBO}8jJTr%S=xS~+ri633-AK}WoM7RQo;>#bh`7Bo3-R`TFmnyJbChT? zkAE!wao|yADf})ZCWg#1c)Ee2fo$k2$~1Gkg%abu4pa8tm5_>x(Ew9 z;SD%i09e;j8(zol>*(q_Znu%t%B!AN^?b~@o!c8IZUeVBleCH3TS@BR_D+(vLVn`m zKeG*J){CF4@c(*3pIqRX9hse&?=Eh4lV!KXI=tQy_o3A^kI%k46yD{}i3Ndw#-BdNq~ zdT`I2;P#CaH^}XqNE+rgJwsD@b}ix9L$i^8%=_cb~xLk$C1sber78ZF&&S+|5(#sRdpNE%35B z=3tGc`JT+0-3K$Cd8K&5%Df8FzPb*UP;Kx#EP;Am&}zA7^#-zfBUrtuj>W;selvl6 zE4SZ4(%Z>v*)UcbEROQbJL$f-2Y#nPPu##r5uQ9o+>mG9P1oPU?e~!V`?yWdwV4la zo1SYkAL91M>FP(gO{@LP$GH7jiu(k&zd+Kbxcw!PU}mRfdFEbjf0N=q2frp$9lyZs z?@-)*-2OgE_jCJ4Bz=Y3KPBmF-2Meg-{AJIN%|JIe@D`Hf-SYeYpL&1OMM?&>IZeO z+=TXBPi6l&Xr&&PdFH2N^)s;gc^yk&`~H#2`W5`HP4>Ux_Ma*4cijFPNq^w>KS_Fk z+YgcSXY}komOB=yf8$P!q@GwSr@p#&3T$I3Qq-(izjHK(ibAqHtac796Htx`<&)0K@Mt#1KJ2dL^&D^0;pKsyLW5@#5ecjx- znUo#ec`Ql0xbp;(x}iVQHzZjPcW4~vd$~hSRKA}(G+^?BNw%9iFCdc}V9SLdJwF0l zE=W4coxAC3A9r3xQa^WSq~yn7;|8TWo@9HtLxUq9N&H4w24V<5+K7R~%-cLotFAVWMx^@d)yOld1qHDLo&#$EDT9QGVe1;To!S5i<@P_wxlHd*R zZ6rO9J2d+7JGn!nAAce2JfW+1afil1em8e$9OUqZ_q)YPoWrx_8%TO3cfLoZy_!2e zB`3Xs{$EDsj?);q8H^HOoU~#Y!{^wyWoZxT41{x_2asD=F1pZe3cJBO!(!P^B zzbENk+e;`$79pU=m%O-Ea^v-^v66lixT{l$1W%7 z=L8B@zarOPQqo`X*j1F^H#|nqDg1ZvaSH0LKk(QBy7~Zox`N{V%wtO^?yo$SBkAuv zCWoJY^4J=RdyvQ0k@RmKTQ8)n#bX^LIXu=$Qd|QDb;u?JuxygYc2I&ek9Cp6d2BaH z)jURv&TI{j(V{b3$78hU%ueC40;QYAWBnw};4vD0va@)MhM(+g9;4wWdj*ft@RNn- z3;XCfp2g>hOilJ`9;4AHI~Uk=tWfUf+4*#70gv5Cd0&%c2Y8G|sO%CRqv0vr$YV4- zWt({Hc1qfu1n(F-1RJ%Wn#|6&@YoaS3V7MX%?n=M(FXj(vunkoC3|g>9pe3dF&37+Ift|wJba<-@s$E7R+wuF9;2Zx z+nr=bc#H>eJY0WG_a$7l@89!N6yke~J|=Ogp1r)Fl69W0l#hrtVwg^~Pd5`Jxh zpPt}HCf1*XpN!xKDOO5?i{uOm-`aSL7KT}PR`4%uS9w%VH)pPG?`j)061p%i!Y6>sU2jq@g?e zDjuVuJNp`*uA^kHgJiF-W0N2m^pYU?n|SP(RMcB|j0WuN+jxuy?Cd*uj0WuNJv_aD zGI=*-@}4?YgJsc>oqhj=7ScNLgVaJF0<#a-v07{)8sD=Y<1re@v!CEG8nm;Y;&B?Z zv!CX18nm_HKP_?^Eq+9q{una-NgbPlnbNSI{W*`*u%G=U z%@FRepZztBuD{`N8uqil<8d1HvwzT%;z0ZWCH)hR&!f)!3y;(CH2XLBRFRksvj5<5 zT9#)2#pARr%|68AG%r*$SXT?Ts+hH_Z5TMy@2+-ue1*udI?m&(NJ{YdT9Q&cemzMU z9&aTn%i|kK0!J9-C?@u5^oBu>bv#bTr+KA%8jsTiQayvmd&qj0Ydr`bA?4Mx z$@+30-%Ho8}d}tvkeF3-9qBW|o;qgz$KLg`> z^LUmu$sq9lwvK9mr1$~pQga!g{vn@jJs9R4^}^l$A>8i5N3p=^*m0~Ts8cFMxJn3 z6d`MPHSUyxT6XX_O?TB>d7S3DYH&kk-7>_Pt-KnSkWk1@9;aEbx(hyVMK$W-@%P5x zhpn@R$7yD)-pAv&6NCdieO}!B)rTfkRUfWnQ{m>1KbbBb;qhmXbd;xWqGWxLtXRjU zVX|k@#bZ2u8(lmO7f;l&>3H$Eba9BMpGX%^!o^c{YzAJulP-?&^i$~KX}EZ%j?Ki2 zFQSV#^7!2(o#*kFk#vE_UrExEK1xSx2x z8`aMNpYq9J*o8VaJ~AYK+OgOk)6XWZOG`aMhyDs#?$3U z1Hr~KPW z3!cA48e+kdwMauOcup2+hy_o;A`P+N*;b?>7Cg0zG{l1EQIUpN@YE^N5DT6sB{URl zJROQO#DeEOk%n0CbSKgf3!c?P8e+i{nMgw{c-9hWhy_nkA`P+NnMkA|7CiZgG{l0( z76}an8xJQU4YA-+L!==VJVb~z#DZr5k%n0ClpoR%3!dLY8e+jydPqYocpwjHhy_p9 zAq@nl2~W{U&{i>!KnE032MKh*A$5>I2P9Gl33R|Bb&x;@G*Sl%bigBZkU$4SQU?ii zz$A5$KnGM(7x-{18|f%HO}Lp&>H;5bXOp_Xha1|YF7V;rGpP%Fxcf}%0w3-_le)l% zJJ6&q@ZlabsSA9#3r*?*AMO()9VMp;w|+@o;KMy!QWyAeJD1c2KHShHb%77JXh~h* z!%bRJ7x-|Smed74+=C@`fe&{~NnPN>{Z6E#H;550a6$EaO@`?C8r6e0jUdo zI1xx);KQjv>H;5522vOJa5|8>z=sop)CE4A5~MEh;iMpSfe)tzsSA8KACQic(}Yul z)CE4A9HcJr;q)MNfe$ALsSA8KMMz!X!%0Hw0v}EjQWyAeqL8}4hf{^r1wNc3NJq(O z!s$Zl0v}EoQWyAe%8FQ?`Y zA%X7V6B6hyJ|Thb;u8|+E?=q^4Xf$riH66h{IA%X7V6Oxlt^M{Z?SNKo@ zUExCsbcGKk&=o$EKv(!s0$t%l33P=ICD0WPNM0*{bD z2UJo=eB!W8sbl+zgEXa%_{1TZQb&B^cuT1xK5>kt)DfRJmQw17PaHWZb;Ku*la#u^ zr{)iFXrvBG(L26_-xOx*p~p?ay=)I+!wU4gV)?&^W}8SmukMk)6-L( z;9slx8ti_Wn3Sis(&caR)YC}%Hc#D2(sz049+JM#Q}>bdL!SB}Nk8VPUy<}vp85w# zKj&$g-!FOk0LA^9r;n5LTb@2g((hqUPD3A@r9^K@6zN@v28*@m)sZhPxbIRF`zV>o z{{(LY`&*5YuJ?*a)cna}&oX5HNWVe#HBe}b>NyEHIV0GD17etT>e$0TLDaqIWC!pR*-L zX0sUluVP8~6n`Cl^aEa=sl%^(h!8&HAwu|!hX~;#9wLNKc!&@_;2}cze1{0(;~gS| zPj`qAKHMQf_-uy=;iDZQgim&e5I)!;Lik*V2;pNLB7{$Mh!8&1Awu{}hX~;#9U_EJ zbchf>&>=$jJckJ3;~XM{PjiS6KFlFP_$-GA;iDWPgimsa5I)EuLiikq2;pNKB7{$I zh!8%+Awu{JhX~;#93q5IaEK5-z#&5T{DuhO;~OG`Pj842KD;49`0R!V;iDTOgimgW z5I(peLipT<2;s;aX4O0hvdxB|ABNdUklXM~91+4XHX?-6XG91m#)uG(co88S&H`Z_ z9$q5C3o^V(hBwRb78%|u!^g_-HW@xnhPTV`@iKgZ44){&C&}>1GJJ{*pDM$r$?)ki ze1;64DZ@Kt_$(PdTZYe(;d5p9JQ+S;hHwaps2?0bB0@NTM1*kshzReJ;frN>w+vq* z!!JzbM1|WcVc+-Y>&1%kV2Q{HhGU zCd04G5Dozm^@JlpL$?_*)tNPKLji;U8r9M;SgK!#~OJ&ocar4F4*_zsV2|@euWd zBRoV12Y84Oj_(lRgED+bhX1AzkL|$gmL)@5hK>wlGK|ZxN`?s;CS{nCVOoY68FCqB zWmql4NiwXFVXX}7WH?!dQ)D<*hSOv?U4}C-bR76L$xLe&ETtZT+MI_O3}5+N@?L8J zW1WkxxyM?xZSf~reDPb}W;I$XMLEWXFuuy^rWz`&{bH~h^o z>p@nRu&zv4owcCDTnNp?9#@NhuY#Q8Y=O1W+61u~Hpkj*b->sRrCFC*TNtZFIc`~( zu^IriEjp+j4dC&AI;ueRhJosf4yvM-@`EZWQ2k+`2BL$iXh?XW zuceMDP^B#s2dfiM~8trA05<%hY#u|1?uK7P`5+}Rngt|BH!J2s{-}dFi^Ke2UXGC z=LhvT1?u)NP>+ues-nBk59$dD)Dy!%Jt;bPYDC{)aalpy8HZ~o~A%O zJq#3Vb&EPARCM?GK|ND}x+4q}Y_W?9>N%AR34ih3ea}^(o)-oRcDhFe^@2)3{nZER zg$mS*!a&^>9n{^Gfcl#c)Jqhomxh6YZHrM`>J<+k)GHOJSA~IscMhV0s)$qmmU@i> z_1Z8{@a{uYP!)CG-+kTpdIjnYVW8d^9aKf#=LhvB1?tUVpxzQ4R7H26AJkhFsJDfI zdV6$G6?NY~eBJjB1?rt)pzetd>fM#xeGmCSy+?t1Zx|?eIp)7fbPHZ=&>S4^SD-!+ z1`6K2i3+L`q6a{INP+rr7$|tPCn~6qRnUC_P#;&IJ`o1$lhHv{LUgOj*L|N-p#Com z)Tg6^s;K+?pgyBO-5Un#v(Z6)zLM_qgZhF3^~Eqy_eBR)QTHW$-S;I0>i#fLUycr{ zqVDs9`icVe)i6+Biw^1=m2{sU)HfBVZ-s&Sc63k`bzjogecw@_z8eM#-r0*fPF2)> zeo)_6pnebr3f>ir3hKv|be|v8PZX%1hJpH7bWp#j1k_Al_x)0V`c)XHUq=V^+e$#q z@`3uD0`>baP=AOH>VXPCv7!&upA@J+hk=53LZfo(5dig91?q2Mpx}+usGurZ4)^<7 z>K_W!Kf^%%D>|r(9NKvjobJ`51Gr7GgoV|<*tMuA!s25NC+P*x@DDdq>YM1fiw z1`0ls@Lz4I3%-_Gra(1?fr9TfLxa`{B3L9tCP|7^r>GK~=Oyztwm5?N^`F39aKfjVLzxt3e@2+P&Y&d zRoUI=2c`Dp*l3Q9)HibU!GyC(jPslZT&@jtZ(& z$=&x@AJLC1PMrwj6nujzDyX4{4{BI}IvED)RAf+<5#8TXBMQ`L7^tzxpekFs_(7>X zd3M;IJpAl<)b6W@=zdUVRZE=Za(RZh82i)Sf&$ zY)>A37d~Q3RYr7wOQ}71cG#Xg{6u|3P?Ztg4@&LHv%~h};n(t`f~ttTA@Ns;K+?pwyl` zJ8VxLoT4;rC(jPslZOYT{8wAb4@&LHv%~h};h8N_K~?mN!!vy?^-bzFY~X{GimHJUeVp9-ev>wfib+sb~3G>g%edz7f_^-;55bBA2xv z)VCCU&|Jz8@Ks)l&(l{GfiIK>aWb)Q=*AvMX{~KgZWn zKUScA5(et0(Lq)8E7o&;pnj%6{X7iRFQS90$mjVyA1JkZ(GJ_ahzFNN9TFNl#TejCW|Suy|0qH?=Byx2NbA3g@O8WbWjzo68xb4 zqCovM4AkHLr=b3>K>Z^O)ITGGs_e1d-%|flpdJhZ^-y$B6}>a+2la0kl*2+m;h}(0 zhlGlL#qxo2Yz4{*0~L!7sv=*4A5>g{stN;@hz!a}RWc;JSRWFcv;vh01I43*s($#O zCMi%gVW4XN%b@P|wUpZD>4fd`#Ir0T65XljhwYd9K&gG6PS`$AJXSLzD7zvDhac1| z)qR(Rb>HmBpqwiz;glcLl?v2VVW8?GgL))dYK{VRbr`6I$e^5g55J|s26SmJ2&uER>QcVxP`*NzKn!{RZd2~<}jp(oNjZVBiXI&NEv5E(I$`@f@s#8LAt<%a(+S(>i3cwK4?(GYo=(_4PdxiMA}Fh( z2M2%mbtjc7}o46&+M}B}0NARF49+I}FsG=%6ZEPx(RZ zRiO5Tf!ZG()FaSR2NbA-VW1902UXE}%HL9l6{s7+K;{3ZppGa|g)mS@|EHjO6{x;2 zP{rt=Dq2tZyRTn?8VCb*EIO!))>E(cjZ-BB>UbEa6VX9cboco|l@+MLFi>#hcEo9> zvh|c7l-d#NgzboRqVI@x9)XrpJ7S%%9kI@Tup_pj^_0J*)Q(suY)7o~AMA*I1VE`B zu};{ISm!_35&H;$dbA??`7olx(YO(bUfFue-+dPpsGGt-!CAZ!LD?0($og8}ICYBx zb!!+XI085#DCcpNtf%~-Zdafl9|r0P(Lp`w;e%2;Vx6!ZvCe<6BetUMd!4WQ)K@B< zu&-1)(Z5pZ+)+tO`9Y~2u};{ISSR|9Sm${UAJp>|r|t~n)C;0>>P3}+dcCjv?oyy$ z90uy{$e=2FIoc2EB?{C_!$7?(GAO5#4;ZmG_*zQs^K`=Yc{=~WKF^BoK0he6&(ryT z_O1iKiJ}Yd=91hdxjS-zz|cW@mkvr1kPcF$%1=j{AWeEvEGS^bu80Le6dUD0Y>23c z4Ld4g!-gdmqzKCYW;VN-NoF^b?A?*OoBs!QnVt8&H*a2cKgDRu{7Pk--B&8p#J^IR8$y|1 zsZ6u`N@be(S1NNuD6=9q&8{LgO}rvDH-y?@#;ND*;?(ovaVn|31lFcrFok;2PNd5igxV!8R8qI?tWd9*LhZH_>Q!-}UQZ?=Kh1=MJ*H4^*a@{)T&TB_ z5o!}7lvxp*W>*oLCSDP%u1Q9y&5TfHMQoZ~MQoaQMQmD96|t;PW<_k8T}5n~ctvbl zQq#u@Wmd$d*;T}*iC4s?9Y|*SwlLH8g=y#q?F{`(aYIikPO(CLWeWARolxJ13zd|n zwlbRf))eZHolxJ23zgL7J}cDsrcgiF3H776P=}MTsb?8Y{cH;Li=9xv3JaB7oMMIg z%@itRC)Dr4LM0axSfTzfh5FM@sK3O8N^1IcFwR77WmN;8FW+X>|n7b+?5+sSCkYYLTaCzK{GR8mV9Rw$n-l;2LMfVfae<-T2v zrZP;SGVO%Q5*I2dn_`7BD`MSt6|wFFDq@qesojjG%!*jIT}7-ruPb6%q0Ta=uaw>N zl@_1Aq%`#^qp32cP{>ZGvf@G|W$3I>u!+ ziWSQIMy%WJ8?kQjZ^XK*C$k*h!)U68si~TFnyMwNDR&*`Le({es%IxueQ}{0CL`1v zjHViyLY-qLRAX_WnmQNCtcZ2nRm8f*D`L}<+Mn9XXsV^DsaAHHYAvp*^ODgND^wd( zsJ3=OwG$WWeCI-SFoo)9CsZeKp*klc)SJxobuoqNY9~}TVWHHd9<8xLbvK3TVJB2i zVWHBJN;7XWn(Ac=)!R;}3&n*>D$TG$^)ZF&YbR7cVWHef1 z6+Bs?%rBq1?Y?~K7XR{TatZleMpNdOPu+H3K6Q(K`82tN%nD_G`P6Oq}yv{SZG{XvI)_J<^>O9@zb)Lz+qVgf5DYMSgZCB^%&g(i)Rw%R1(`{Gh z>CWpq&yN^Q%{9Gmo}Ks27xup7rtf1$D6`JfZCB^%7O(S6uGVEgBa~U^>9(u$bmw)Q zCo7a$=jpbq^K^^Xc_yc+PZ>>JZQ9f|b~bgbxJ@Nh)b$x7)G|}3>+FQOURbEKq+TaD zzzDV66l#T?P%DLnO75k@gN#r&m_prXC)7>CLM8WL`)fw1n@yo^u@mZ6aiNl$K2|8R zBGzqJ5$hJOh)u2@ofXRbMy%WJ8?kQjZ^R}yecv$CXMQ8rZTF2>xA-?=lY2#l70UcZ ztlRDzvF-%E5xY23hf&>R~&f)(Q)iT%2NsGHZw3 zcD2K9@!DZ^crw$+3T4&~yX|U+-3inVCpCTFG1F((4!iAYhuz|}!^ypi#R_HC4!iAY zhuz|}!^uq_E0kF~?6#{Nc8k{zySFA|Q-3kjmt%V0HaqXzp2yzD3iYfh)DAnLo)Z>I zP3D)Qm7|QN%&+OX?Y^e#7XO;An#}JZE5{h2UNSYc(@s+_3v0@q)Q_JYXN1~q3iYa; zP_Ky#wI>-vKfws~hAGruJE7hb7wYX~g!+dO>K#+4ckP7QCoEKQyDldgq24ovdf!f{ z55$E^s&<$a>O)hgkL-l{SXij!K5x$o^@%CeemkK)6&EV0PtvhMeP#;vxt&l4goSb^ zW$33En=)&M-FCIZZt>dT6dRo`g`Ui_w%>JM6Zr9d?V?4kxwi5+#&bJM6Zr9d?V?4kxvA zQ9X>N%-UhMUG1=2ymmM#n~D<3tQ~gS)egJGYlo9sPpMu;Q)cb3+pc!lEnYjE)URho z31!v}yX|U+-Qu;wN$sOY31!v}yX|U+-Qu;wxgeCstR42))ed{aYlo9sC9spC>)86MXYll5{wZk6q+F^GxHx8=C2xZm| zd+ch5J>s>)Nv#r8A0w1mJM6Km9fm9*`VEfcf+s7KSv%~ps~z@;*A6F_`&gmO+F_4f z?XX9@b~vf+#i;2sYll5{wZk6q+F@5RFJ7nt#-_~LVUJzyuqTgehogitYll5{wZk6q z+F@6AGAqvvMpI_(u*a@;*dty$oK*Rn$_iD@SfhKY+pN(&HH1TgE1944R5KY(ncp4u z*nM}{lfZX}lPMI863YDUu*dGZ!yfVP4!fo%V^dj-rp)gSd+feD>`CCe!%1n170Rr# z_SjWfd&H}()xVO_RFKhB6VuR}+8KH?aYIk01VCklYHkYE!cM4``6^T^Q>fN1$^S)!t61^M!@-babw%PNq;7*a_8HSg7Q@FPrf` zvmV`JSC8%yuSZYnyDlm#lv$7Nv8zY-Bv6l@%y(U)gfi>VJ$Ciz9`Sl~Pv2y0iq%v< z)28~{+0;dOY*WPUxm8Z6l$2AQ2!GaDmj~C zH8tE6YJ{CoBZY-ZE>4wTY-*G#)Mz`Q#s~|Q)ThW*R;aP2P~+@`x1(bRZT zs0nsLO%xU?x!lJJHOUlevYk+u3JaCgk2I^SP*Y5yrrHU0nYd6n$wYKksA;B9)9r+s zAuN<(P_j9cG0x>(M=S_2?e)dUW-tWDLCwV^dd~-gk|i_gyRQ zeb+e`>UvYC<#s}?5Etr(WQ0PDrfxKay2(zcn}vmP-Q--TTTG#DwG(QUuuw_WC8%W? zP2FY+b-SHVcjU29Jf3FlBu7Hn!a_WQ0wi4dQ@Df zq!xJ<8JpT*3iX(sP>%}>m6nuEu|jP$g?hqHs3(PmO3tQOp`J2@dfHB?XT*g{%BEPM zHkm?gwi9ZLuu#b@U8*uRwbc|V$4;ni!a{kHS|yy#2({f5>RD@{RL>62bKxJCXsx*5 z|BB+RQ*OIw=SDblWy60IucE?#^+)-o^d6py)dv-SZJ&%*uKf zbL8pz$T6AcJ*6!S4C}z>!a9HktcQ<1pTu$~zuohND2M%6w}iu|o`Vq%`+>u!gu|Df zueclz|LplC4A~GyhsWosv)%ItA2CDkpsPLjFLZW! zeg)nB>G>;0F0irVe3V$Zj=+?eavdScJi&)N=@?ni|dWHu1J0ww&c{>ebn1d7ELj7}47t&hR{C zd0W7lhn%&9GcOSedA&_Qpr-J*8T@Sye_O!cmPEjId<*T!7cAC7+hctg7TTUbcJhM5 z68jkjvS4Za`k1$Sd+}kL>b=bI`n_GkYW90E1FUAhw=10C@%p{p;LIJirOt$Twi`%- z&^ZX*g3tlmQ*Zv*`tpSk8e2baf4%_?;)BK-kTEjN9GRw%%rGEo959B#-XSs0Shrq< z?cU*{46);pbq#o%VX@dP4QCu`Fa{?y91<9h@QzeeGK*C5@{Z-NmYC!P#N+sypTL({ zNb?iDlQ{BB8; zye2`w>%Gf4fGc&tn*eZSf`B)BZ{Yy0(gE)Pz*PwX-s!!I19*=PxEcWONf7XU@0zf; zM(#1{ZuL%k1}0PBhCnT+OaXz&;?Mg)II2P;4rUK}9|}jF2z0rv-WlT1)677vLn@27 z2EA6upq0g3;&o!gOSr_3iV=z?`hD)3wM!bnjoFzuQnM)iLBi_O#E-psAl}lVwj5vo&TuO|1 z8<)6@81Z&4aal3qXSu}X#fW!si7Sc`KgT7mEJpl1m$<4J@e5qyYGTAMa*1n*5x>MG zt|dmilS^DjjQC|PaXm5OU0mV@V#Kd-i5rO#@8%LW79)O@OWah9_%$wZb1~xAxx_8S zi1%=bTZ<9D!6iOVjCe1XxUCrRn_S}dV#IH8i93i9zs)7?Bu4xWm$@n{4tk!pcwHdT;joE#QV9# zL&b-l{3Vxof*A2vT;fS$ z#9woXFBK#HhD$tEjQCqF@iZ~wLtNq+V#MEZiD!usf6pbJEk^tUmw2ui@sC{M`C`OB zafug-5g+CfFBT*InM-_y81XM$;-zB5zjBGM79;+ROMI;uafnNNofz@&T;kvrL?-3(D!6m*= zjQAfe@%>`NC%MEAh!LOS5Zd5900;{ftI zKIC=>kl*tmcQ}Cjfe-n-1IQowkS{ub{D}{_(*fjRKIAS3kU#SwcRPUmg%A0f1ISF#g>i{yuhkVNcD759xLQnZbwjI)KdNLuw8nv-psH z2av`1kQojjgM7#=2awr($e;tr;(W;B4j@bLAxk=dEXju~j3gRKIA11AlvXECpds?%ZHrg0J0q)@=^zo?fH;X z9YCJXhn(gBvI8G-h6Bise8^c2AUp9PXFGtrfDbv>0c2-BU0s{rQl$Ie@%~4|#_J$N_xFyBt6cR=0mP^06B~gxy}LP|M-xPI)EI`hkVQdk# zeA)rzXg=g72asdf}PUb`Ib^v)PAM!N^kW=`OdmKPc&(+C2Qt;@FQ3 zM}KMbTx~vwc%c|^8*LGXc!?NsJ1+5+V#Mva#8-(CpU)*G-?fgfunt_}Wn!E=a*3}O zBksf{ULi(&0hjm&G2+f#;+w>XyKsqb5hL!(B_<#Ejz3l1xWu=Maqi9~zEh022bcJ6 zG2)(F;(Nu2dvS?ZixKzc60Z>>zK~1&pcru7-XKPN z5tsOJG2#JS;wQw22Xcv@5+feOC4NSXcrcfEvl#IZF7Z||;-OsPZDPb1bBUi7BOb;j zeol<|e_Y}h#E6G;iC+>U9>FDkS&Vojm-rPi;!#}USH*}&bBSLUBOb#genX6SESLCA zG2(Gt;kR3+3x1&lenF;Ko#&Kh zL+WhPzTN7bUH6ssins17FFgalG2>QBE9IfD{;M*XO4=!;T?Z_tWM4cS%%bs;}wA0&tYTdLKd}%qp^!19bSG^ox;H90u%$>esn|vkRFZeQt zq~X53>yy5v>YIH7t=-6N_Rj3T(^n?PS3bvAX_K!Spw-Or)p^cWZ%7GW{cPo$VEb*p zMw@)ia(u0FeCGlF)8IY&Pq2p>JBnSai3NyC@yf3bnT>~rfZ?oAi44H zv~=x{bnR%mFYUBaU2%tdMS7+)ZJN=$Sh_De-PaNRs6d(xiU|L#(>3HrOz}^jRZzUX zHa`5@Tz;jzubpxp_-;2v^Rt?#j{E^}${-`ceV4v{Kg8Q+3648Wd>gC0b9Qyg%5HUT^+fYgrg+ zH!{+67-@GhQbp;>8&wZqPyP3ffLS)EOmUUoggIZ%8>X5p#~02SqRbrMV&HUzHK*Tf zIZ-o^t$c3X^=d|w*~$v*uFJqdncl=4Ev6QC&hfz>ic5Jwc}m%&h13RWJGFypsI##{ zZ&K30Rl!Ij9&I*w(|s4F`z}iNjZgPwk`wUl>lKed5Ftuu8~rhaI>MYNA74%^zb%;W zCb0bFVEJjv8nFBoVEHb!1Nit#X!EG`lq$X(pbdV+(N$Xa27Ko0g?~tsc)QPqy&W2` z$KNRI8!Lo;V?{7Y-&he8_l=tcd}Bq@z5$ep`NpmBeB(9?-vCZOSz9r9VZ=9}tEg{4 z*93fHMFIDX6^w7(Zu-U@rf=M7`o>-2zHztV8=e`EH?qKu4(fR$y!Hr3>3gj$F|zhB zgXn5&Ly0Uun51-XwsNhtg)mtOy4pAmaB8g~jSxJD zG>X87d?o?4cCs*ZkZrg1FpSLC+K>E%)x*e7u?nDo$qLJ6rawUa(Ha$}zelX)`PZ6~ zN`DzBgGjUEs%7!4pZaCU;*nHI2Z%NTq3v z5-reZCBTEEVJ$mYEFChf0BKO$PL#~yH3@%daW4s657(0SE21GX!EKW(DpR6`IMv3_6)RX>Ktg>1Z@Fz6tr!I zHowaUZCju%Q~e9twnAG5j;!WV<)GD4B}XhAZ%-&3??^Zt-zOf9p=%=H`1wS`@rw?^ zG02ukINm81jsZ2va14}*h2vfE!trj4aC~33+SEE0GAl0VDjJSK{shADeKH)6H+Dd3 zDcp!_Bn9q8Dzp{4a12HV`!hy3eicGxnu5deYY-~+aQr&7>EU<}w7C@=j^BVbJsj_a zHa#4_32k~fehb?4aQrs3>EZYtXw$>-yU?bG<9*O37>?gF!m(=s{HiqEZmPeSyDA?r z3)rK<(boRPtY41?FR|{4cU3;J@ad!3%2I1eeR1jg1OPsz7mq;okTn&v+JdexSa-!4qGEHp>w*NKQB|NK8e=(K`>MvHygl|l{ zToks;-zd9GA4%)wn6PCY3r?`s3AW5b7PE9r)H1(k1QWMRV34F`0;Qm3{+O6$0DAbW@VW_8n&7I4<|r zd7i-LLOL%O!H)g!32ZC`co_QLzkZ)hCpK(aiqa3felvuRBRG7(qlWUnzj63bo4^9@ zD71Oh3UE(+4BFhTdeC+p+R|O6pzQ>-;U`!B8ezuuuT_}&#|$$)!(rw$6=v83ctSYP zoJckSo=7CnoDvK)04f@2psR48`7hx>1L$IbhDq-y!~+dD+vc0Ko<=( zprZr=4fIYR(3}tqG!MgLv#k(ls;G_CW)Nt~y6UpEp>F8sx;_+@kW{Tr9xzw!7LH~H~vJp3iaXYIdW*W91A z|Cm`j%bc}RcC%L6NP21W;jRy_t(zN3&yVQc2-Rb|DNAoh;I21WuaMxb&tHze48xS` ztts{W2xE2auV9(pamaZ;>wwlm}*P_kM6w%x&Mbt8b z%_`Ve#B3+x+C8Yg(oSsh*H5pr!{1R+m?^bcXZpM3_`Aa-#Rf*0+t^6N1mf_h!$R-^ zu~{a@4I#|BS@i}dTALCRL%hMutb5`R(#s-*c%kIbnldVcTxcCaAdN&q2!K9g4a$TN z==!F0S2l$7O*n)A`XOs{HiYy~ID~k!RhJEVlt%8f?iw9JyupF?or_2a0R>Yb5gFt3i|28tanL&qHnm@BYrKa1t?bWa)#5}lA z)3cR3tf!lCbLe`NWmo?Q+Tx(=m6lz7j1NNBd#$^&J~%329|ZKx*66Gcj!D=D0o`V` zLhnSuwAkEAViyd1Rk+w%&4T@+s&F%Rsk%tL!c5Hf;>29R<|Z!9*sy_(p8o_kiHxEZ zT+<08iKJnw=mbCOpmu`5s0`PEVr~Ce;yO^Q?H@;6rz&LHONi@aK&Bl}T;~dCn?PJ= z60}X!T}S=f$iC{|R@rxw={l9eu5&ELbuP7Z9sg9?YPI;T!=^}0+<(|L|rInO-9d6X&eG6jB7 zs#Ulo-oJpkq4e4AMUI2g_^3CtR38~dDIL_1L}_Iu$wG4x9knB|n6nTr6Kn&9!)~Oo z3*j<^yUmWo5|f|B4#AbeI|M4?h~so$M@3`=#=g!{m|cBe=PH<899+5kI#_&CHIjShzSi!N4avZT)+b9>$Hdb2kyOG1Md|ZCzZTTsx z_Eq?OGk5!sl~S%2igLxcI=XRh^WRcuyZ?6hdk_4*ug)g_gE{`STeW$0;HGLFyouHl z-bC|n$nif>!vEy6{w-_MQIiIsWG$(ngB7^%uzeFYsO< zGYBF@+$H=k>TG?PTeT%LTk`GOPmFvca@80S^wqi}G|wSg1G7#Ch+g4a=iBETil1_8r(PlWMR3}aj_jdAv( zObRCpWtlipjEkXSgy1byj3Nl4ph>_memlbW8isK;$|gAPqHGGMI4W-9L@_RbN)Uqg zPzj2lBr0hVFpS@iFkYrJ_EpRAf4s>Ll}6Qq?Q{GGa{OQA_`i*DkKm*r-sTENYXA2o z{69pXu1^eVax~PB5vUc3L0uXR^-~1uhQy$zL_-~pK;4uW)YNFGpCeGWBnEX^G}JE< zs8z90m2GBlS~S$J5vbc^q3n!ddNkB;5vV&8gPIWy6^cOJ9RuaI8Q;ukq~9Y*_a=li zD_EDc^*kM0iUceFzdQZ^<^)vIwKOV?y9UxwX{u`( z1aCaUYb*f|{K*OEFMJ||NLN2XRM)boEZsG0XCRmpC=t082`&t_1s(8Tu?&f*{H!tHEyHtAj;olSMG zhN_v|GIIhA>*NH^fx8Y5J_akLQOaH%9B-)--!!=CVEQ(&?u++VjBzby#?=_OHYLJV zN7ae2%~5qq*czxtL|BU5lAv|nL7)`@tchw8z;jVe3a}QcWdUe?iyMHuGGl)`xFp!j za-e~>gmZ0Fn{aNAYEzu+AlUrFZ*z@@KMY`h8$d&COM<1KS2&XgKy6UFRu_>k69hV- z$l@~4x*m#roS-YHw-f1GACWH;1Ue&nW!V5Vh-gDMnue$$5xy&GND1Evfzx5(!9<}X z515~W&LRD}qjRW!jZx!BzsMkAN5$^_PuLa(#3rZ-LF|c|P>4-YQ&Vls+tydwyeu5( zts8bf0^AHWBfuA-W)yI9)Z7#mug}7o22pLFip->Z76C% zachZMn%p9@(h9XAeTSh|RNvO9wb@r!_POX>(r-9Am+E&OIxnhU8`OsM8;ROb{o10o zdOxr{Mukg*J*-WyH?5PU!T(wI^uaz?K-Y9T)Q<2UjoMNC+oSfToQ$TI2Ip9#GKyZx zQS|xfe8OxjI-g?J0d+8$MHJl;btHW+K^>{SolqyUude6|&;_L51atw_uQTc#)vpWc zLi$ZYU8sItQCGcRw4$%Fc^4gf24WWE6e1u%fSyRS*GE8 z6S|lp9fpQQNMrf^5B-l2-Gcr{5e-MfBSbpC$R>yxjjxR!e_)lK|KJ5}dSR2TEDJWV z_J?VDA{>E65J_%FBPdBmqLC3vh=xX?QKa9UXcX0NG#ah-7U7mcI%UxF?n{KG5% z`wgodkH(YU51{c>?+IuE>1|l;+8C?7K4w7(%h7Q027Dc6M_>a}y`d~8+r9i-0Hb=t zRLJt^VFey%!C~K=&T}gg0bdaf4mz8NCK4@dLK7)1OhS{)Im59Mgs2vTjWzuBCoNE=8A`WX0Un(mY#PX(OnQe)0)D8(JIOHhSeM7LLrHJgXZ?IdZGsC{Y zPC=1j-@p!gy|$Ok+;lXZ3}GjlP7PrOnn8xZ+#b(FGfCH7XeQNl7Mex6GPlQufZe?izD@oUPmvY-g#T@cr=|G>1UHhUQSvbJ5&bXzKnLLl3rrHm&0pVnoK0 zSieJ_hvpHMd(b?J<$N@s){%aPyZ|jAUH75|RM&-QA?ZrrA!jSMa#$@wiwON&Xc0xf z7%iq*MQ)Lope3aHJ7@{j{R(u2$u4}0yf1um{ zu4rgczumhMT}fnpA6-ewx)d#?hju?P%B#>-r0a+1Dyr+%=xTFV#y$g7!gE+%gRUX; zAERq1`fJg(5&D?T=4|EmV0lVtJuoao%Lvkbw2VT!4qa!9bO#6NdUQQO`V3u9AuUJC zZISNeAgw?v2+{$xf?+ePP66llYUJCj?bYEmxQESW9%-rkVy&A11DF33>6w3YReiH?!eK0^a z?XN*=2-#`0h9Y|aJz$bWt#a zFnX8_A`LxE4Pq@?8yN(CM&Taop-ukbU_DE&KD|om5%dTF_Mk^7;B{zS9ANx;PyP(C zDtb70o@LJr_&iW#bMN8caO+w(W7yMz1$Kwtc49|0|CxP8z|t% z&|~(%wnc8tQvYGQoy#aa*u6cH!R!(~92{pkvOsTQIFF;p$;e8e$ElHRL>tM-jF8UE zL$>miC8|%~5PkwZK~T>^Pf(~&q9zQlGb4I=ovlh8F*u_%V4Ba!gp>0Iis%RS}>~^$0j13gEL z>v{A%85hql*JdksS@IA2P($*D9zH_@A9WG&E} z)X3gKZ;_Gl{2KVj&9`r(w+U)1^frb14tj@1<@hyV$IZ9zqIU`Qx#(RAdmq{tgU$Li zV8_k3@1geyb{q5_h5bHy-<)U0uK_Y{zWo4wKp@+p4=BhF(T64^&okG@&$l0;j|lMj z=pzdFWAt$xV9|WLUO3;bkDqTpL7xy|JEBi0VfUl`afFSVZ$Cw!65tEarxfsK=(9M$ zqWN}xP&D7J7tgorOG4xvM_gDpYsYraF@5rTf`JBr|Y^gVwB8*I{IcuVI8 z^aDY>2>n1I{)m3GLL6ebuE-cb-}G#-sbBM5T_R&(L?e$!H1ZSriHI{8{X~g#7#+6K z$j|6!LNFBlOcDHoe&NgiSbUBAihd=C!_co3;&13TD@0L^JQhbI|BGnk2{PLu6e5z0 zKp{$!-_h@;B(R&6F$(^Up*8=w&E{12{`e2{2SFZ({-BWmM1Pvdj3+#9Q*Fb}`s2Zi zE$zd1wfRuy@nBWxW;{+99G-tX6xj9o3;jie8;|~?ggb(cM1&*#{ziY3eiPB(RKKI> zDCrjtZX^t`p<-jOuceG^@ykY=y=Z*zkujOp`^Mm@;u(Nf~C^cGdIqQ$P!64E>Rp~^HEAbhl zMh#jtQ;kgU1tq>@Eyl4D88<{cVzcQHz|RMmKEm%Ne8%weLyJGmuSCYp5rnPbIS)XG z03p5=pE1N4(2`*ai*wLz@b?Z{b(`Ykpp3iN-quBiY~}bB>wR z@GL2n;VVF2>4W`L0{Th>dpka3uq#7LWh-p!%CtX zR)vt`@Y^GG%2-vY)pJ$G({aKI1l66Tu=6mt)e#`2u-4kw4!V zKCq`f`a?ISGV=wyg*tqDIb$!E$a<0Fo5sqdS-KXfA=5|1qux5uQYWHb&H!E{Z#wc-Wro(e08^K+cn6;`Eb2i^y*Mm-TaTQ14*p^=u8txV z0nd|a2n)%XqP*uBb0$T3ptt%UczrUcefW$SR0C*fK%4Ui5p!+`*BTPKkMJ2o*9ck~ zMU+9$|4spOhNU6ToL`P-&OFO}*=A+w!{*HMftT%mo{=%YM+a+So=YR^& zA?p1EpE2rf3@wc#>gAa8uAt59jO58V%zP7oX+l_hiq9ApO`)Y}92VAZ9I`8fUGa4k zG3TAa=Dd?@&dosZW@J#G<1=PZ&7q|^ZO#Y7p}7TIXhDd+!e*BM$mGyI~*_6FH@wMZ>EV=-gv0(e~ruYd3v z!>cQ_bY*x&kL`_Mcbn`;jg2aX+Y>*q80Oav1n5SDJB7~};krXh_lR(``R%m})iWb{ z?g0=z2>gHejDhb7Ej=Uf92?qe^OPahhI#>BFU%`b!DkGw-q6yU;T5gty*5wh`8ISR zU|vZ0x$qgouMf2JVfaPc(3|A76Hy!L3wV7AFT8Krm*Le9TKX}(qQ~}T@ce{rXm5NQ ziX^Akg_G0k+~C%UFh2w4V3b{gf2fhQ>qaF#Muz=)Hu3=Xk&yPk7<|q45l_3D7cu;T1i$_mT*n`{LVBBzV3p96aBS3Z8I- zvku;0OAoJpC&E}Jl5yg_s)@`vCqc_3GEVw|ZU*eHE~XGBL$ApM0q;CbW)LogmP=z0 zGGQkP5XfyQ9MZWDpgy#H+CcH20z9S={x$F!!+$EYOpWDVTjvkY&T3ln|Hy7(&lI41 z7@TaGDe?BIsq4!?n#+i!c=O{jM$&1}GA%~ZjK#X7!D4ozek?5NM>g-evpc~b23uPW z3LcYZ){8v0+D0CHQRAErW0_9IiT6CFGvk~AEi+=r8Dq1Q};fOkJ;G6=JvWmXJ= zkWK9uwW-U2$K`}S-X6G|;XfN%X2YWcQ^ND&nkKYf(%cSO3#sQn%(#$qgw^AUk z@mN)VQ44}s0yI4mx*HbrJP`)iwT9^j`CWMkw?V0a}F25(DT$q2I)T9%r^Fi*6;wz-=P z94nF8C1Nr!5%&zUy9yw$BJA+Sz*P*ptD)s;lO3;4`Wq4T;@X#M2n)P9a1F!aT4=d8 z4hvEBej}pZWx#M55eDxbEMtVZ4qC1=g<;hDO&s-7WvVaJ>b)KyuP5yA2Ep|VyXDZb z++@d7?;#QOt^k-7gazIgSi!JZ2`ww*un<-6ArbZ701R&+!r;638yI13gq9mkVHouu zilg2E5$k=0R_{#!c@trWZ@+J1*xd{*H=FEu>itecy|)0&ErbQW>%N6yaVxak8i$3b zdcPA z2+F&B6pk#vM5Bz0pu8uH@@q88B@vVl_$Zta{T7WfK7#TQAB8ibP&CSf2+AkID8EOe zOpKs>3fUjNb(`K27K@W%KN@anf|X&7m8Mq%kXtc!oBnoinA?dn;k(e=8E3i!TJA8N zsaVvvV*U!Yw@LZ*7CrNA0a%jW3AlF>p7?(9PKM`Q&~jIVCtDHvS8$jOOM0{Eub}nQ zb@nR*f05roAn}Z-Ag3Fw{!P0lH3O^_gP4?h?V46B9a{AO0pWbttOJ-)$VFWlKY|MehW#iW+geE zh$P3klB@x4YltLx@wbMNo_QB)(6=U%P`zdJvdCNCd*Gmj@Yv z9)gyKh(O`*-eukr^WD3D7;yZx#sm6ya)>cL3lzW|8MyEaA;S88h9TMnEt?ooo`@0UKSq?n>owR=&U{KJX>JDi&4e`;Vl%^f3$$!8 z<&8?3sw?TFxfO7?5}ug*R)%K|wB$s1GD#Cy3MNhHDVQ{&XID$7i6l+v7L_#py|9j> zlBSv_l;@yZG+H@=#w1PEEe7U}1|x>J4HUVJC>g7J8>8gy(6ZfBGG&O*!i8rE5hj0@ zA=&{gI~YTJF4_>`mssg>8Cml=pnQ&?zJSjd)aRk)`G_bu&@wrE7n3F6w^yy-L@{zW zEI)|`FtZm3+uit#Vf!MqylApDBK1qq`Vygd4WBU-JE3K#KK$^{B~Xhc6@C-bW&`u; zutYBd#>)hM4?bh?cR|Z88b9{EVa&z)b4vO*Kp9tqo+NJow>O9+AK^1b60Fd@7Lt6%N}?qqiN=-WP2lz>k>mhAV^e~Xet zI}x6kx8cIugyBY_j!{YQl2XMDy` zd<-og6N+##4}5elBkGB}8W2ld0rtbaVeX#*hffIi-|-p4eLuA9kCFFNX#JE>{E5#P ziqD|sGg{uiIr3(R$(zBI_jBOzIpKZ`pE2CA-yVpO_X}wKf>4~mXAA{)+Jm&bpx?}s zCrJlw9;}+Lz+zYYi7@fwGlt1wXgN%nkRNrSXFV9S-hS4}z|8-V^MOb|X}m>h+cqkI)++fKcizp}Y1#F6P3;aLu!F+7h$ z%W+zT6~l9lgVPB@R2iQ!ME^j`KeRTqFwsf4aFP&J#b*rBDQG!G6LGw!xQGgI)cTh& zsfN!OCjUXpe|!}d7gJ$zt_pG7J56}jz-Kg1m$DnV6k3I~VWS#uL$d1TWYy2fYLt_8 zj&U;%jZMbdZDYG2zPVJws2M(E7`dRuWeyIWfn_yeE9un|HXko$s-Pn~y+G5}((@_r zEWzj{{Fap~4Ma*K;a=V-p9-3P1i3t4z=8&lon4 z3S9ok5coVcS`URTPEbqQe5!`Ljz}-G&0T*W6S9SpTw4gh00Lxi7vM8yaFB~!8Rp<% zsTuv-FX~x#@5`GH9H1NhV>;nI23ID)XA;(3@EOAzQk5%9pFZ--zFFNPCRGfs6(e*# z@fkx0>Bbc_MW#16)l#+v=;67}2KsD*-5Z}V*u|lxxGs}!QhnKHQo!MV)-!EbQwcyR zK{)isXAFmu&{8rYeGL3uYk0o zctvQb$be6Y0WTY@0yAoi6T&lmh{Oc11OSx?_+|Kv0f+4Fs?31Ti~%nf1Abcsyb1tR zA>fzeGX@-10j{bH_`DeK@-g6hBM)3$X9L371bqQMW6&Y}yQ&d%QuU`7jM0UKY6ZKS zjxWPog|6y=Q=RZwgwGfrknUYIOdjE_LRU>_tw|`B;4_Az7PQpTDWW&oDg=jGx?SW) zru0-%8(?Y^7FXgkhD9A{fe>m`%F)@bLbh^+B@Z9{@CB5EKf6Jj47@X}|40}ZWL@A< zm+-#|pE3OFK})>|e~#iS3Msxm;M6BPuEA#vj|R}vz~o^lz9FF&rVA0DKd|dIdgXST}{1rY39H z1~qCS%*B7z==egG9C#Voj9}h?<?+(9+x%^XzC${KcXe&efRDfat*|wpaBSN5^lt zhATSEQPha(wU^VYCaXdScY8R!YO%dG`5(;5y4n4JQXDLHU5Tt)pUt|%rL0%d-~z+~ z|GJ#4dj>tDmQ#8v7c0ZHkg`BouG|2}-O5MGemMTEdR3nmQroD#)xL0?sxDEN!ZAmE zUEK@EAJpUONiF1R=xXok2*;7G>8@E?C_OX1VtN%gwoLDq-V=^v(r2a5f#VD5@1(z{ zg|r4*JFNp8hiH?uDR8_?+n{ZPUo8`O4cO4vG^?mI7R15jr`TO|$!*RWT zyZ<>je&9dk{{fDt0-1rJ77A1gGz+wZjZXLrsXlsy!V3$j;c-=u|#dy1DTj^J3oc-!LV!*N;hyNchdg-WEC zC{v;w9GjKsT%wy6DtT_no+W`_$r&ZDDtWCII;-(n9nb0v$BAdnKMTfHs$Qu!rP{-B zP^k%}Cc|-Qsa2)!fa4dXek=8d7AoDR^r+Hf;kcmm%F@8M^mC=(D*Y}T50^e!`admH z=8iJ!%RC0hm&?3g<|8cxpBpNU&VpkPGz^V^1+r)rYIDgX7OtPgOmwh0ea~>uV|q< zt~w>^l!D{MbuO)QnHH+6!A~QXhvTTaGwNQhh3d7c*S#LtTfLj=Jy7pqIR0GkR6UTh zewX@#>t77V{q=vU|BDuC;A>E}K?OKo+~Cp%fYab`gOd$lo*I^GSg&D2I8JG}xZ#y> zJl05S1adU$+h}wn&{w118l67JrG?HZbxzH5>S&?H{>J4RSA=8Z#vL1jy)>!Xq)8L7 z=O(?H3~w?Dj*FYz)Z|t;Zf&x+3HU>k-$` z`P&R{GqcTXINs6b@itFtp|*dw^S8^?LhS~(o6>HY7HVI=eTVj72kpnTpWl9w7CL|T z`JbMDKnr!K+2Onn?cjK-V|K@qTBzeW9Xodf|LM4~_)FPQyA)?*w+& z>9$TAI)Qy$(BOiO7l3{)xaWeWF4&}nI{Q0U>Rc6$vpcWoe4`fXQld+(E_LBJqsy`` z%i(yi%U@lNYN4*ZyN>C42^@EHeYflTTBzII-Jb0B3>@F<_IkMssRzp%=M%`a>P#|JOWx$s#n)Tc+Ek$uK!p}tM}cJ12(j+ggc z-uDJL{@u^t5A@Yz$)fISbaG4R}hZQ;0i z;GTgX&!DP~?(J z@$JWVgyYEZmye$d$DHwRj(VHZe5uPc1ZQ?4)^GTmp=~2)3Zy?hVjh4c=oi}GvT;v z_9wGH(?WCB%-J$$n--c|c5cJDjp5jD?)bT&@3~LTeP!-zT4-KyUiEpk;P}$K59fUX z$0PH7^E0&2{OQHl5iPW!)q>s&`oi&!1&=Ry5{^d}`W8a} zg@YGPSqOf{<_Gu$fJc8O%EwrTBlI}}-!TKdFcv?wYy}{Myv@%?ArNbZXq@scaomM>Nzumaq|8%-` zG~JhWTB)Uw2Iv^+oX)iQD1yv%Uv|2$Bm7YbbqB>8W`n6|gy{AdwptV+P0YJSi%~2} zjCP8jgGM7-U5^nf!vcr~v+H9oW|j>)%^_aD7_ozKfN5}%zV^c?F2IfEDB3?}SS1A+ z(aaK|u^Fa&tx_rh?uG|=S&2ej8U9khlmxU$kHk4Ht1EI)X8jL~J{f#ES$ zQX1#O80m557e6mMRy`B&V8MwOJdXHX%uQqHs-R9*_N z9_J|S&#-Q2{iK2{+{iXo>5u|yGE`+myG|)0lOY$5fT<)C8x=dJkhW-zrJ7tZ(Gy}R z*$l=)r^;V_V>(?)McH^!wtEWdkT$|pmCqs?_e@cB8Y(p+bng_F(~uQM?NpbOjpTh& zT&uKZ3xcdM5x-vnP%y3Jf+8<3GmyRK6w0hvuU3DJtXq&|=4Oz|%D@6*;>J`MsxN4A zL*&j(56mU|L%o&31x)L7kSU0=lgC?7tP$R6ucr(xfD=GZLP3>Z!)_3s2=ed?woJp1 z1{y2F3h1QJ6H}1K;0sR<-V-w`luVZyUVvwZo}q$14wxL`LNT)xF-~l$g?Wr* zYZR|I^+dQ$nOcY^)RA zt*XpQA-N3MuvMj+TxPX@Rb_UHsf<=zD#`|Hm+?l`dOu}u3TltmV5-VTYjKh?KSi}@ zXwnET3sYE5LslGaQe93n{IpOOr?^TDwdy8NL%E^=$ZN=qO`)L3OP)|gUch=-Sz168 zZ7AD_5my%=xeeK|p%gT^%@^NVDAyJ+l^bf;P3C;%x&kPF^ca>G&@n`hV`TvzNAy^3 zEZ}2d$8%D-xe$zp9aAmk)XWpEA?k8GnIP^>5S5|TA0Te<*53! z_EYXF#M4SoZDAiL<+x03NgL(J_)a=tW6OMN&Fc*J?8~`6lr)4;A^C~M758yu0YQSJu3x&ByMA7 z^tIqx<>hsG^*#m-1wx znlyUi3g5`0Ca=HpbfKF(dIAgQ=wc>uQ=yzhdLj$&2%{#myRxOwP9{B}g?p4yliEkg zDb$lnPi)~IY3#yvt+Kt)&o4d4MPszF^V~<-Q6%P>p6jABVlSRsy!oc@qU!gg?<&t1 znJK5Iy=aX(*429{FBYkJr{})tjXZY#`zt$(-2BrvP&7x+vx8kl(hg`_D7qSmwTJ7J z-9^?OXqzb7T40~kzE-3yg0>2&iKv~QwaT6%ZydCNNNr$kL>WmRWv?`n@JE`BuL4Vr zU_-%wW7i<>DQ`)832TQAE>bIo&ER8Hkm;qoBaMbK8rpEAW@y9V7*Bs?pERB*(S{^7#4{w0F?Clyl*VLXOte8sEm;{9$Ef-!A4{XMF)G@yq^9f) z3tx-9aa*hGm-ZFMzGxeh+KOjmd^_u-d?xKoz|Lq}lNuATHQdLdPUe6#IYE=7%}#1f z)a-D-*p%8!IVkNe0lTAZPiig^+vD3`f8{G_e+k+jZG%#KiQ1r*9eyM2FbO-PZBc44 z8C&Gr<8{g*X^%M|1V2C%{U|QEAk9Xw`Vv(}pfJo>#^ljT;-(e^5?Id(S6(r)^$pJ=!+& z^5686fvU=X(&F>c;%Tdwn$Jrs=V6=68@&la~}c2@6V_{!x>F z)IRy3Nq*0ox$FTa(EXr+>XLqt&q=_Tb;B3r3>X^8@1yztmhKOROORY4XcT!F=o81z zZw2NBKf^8LEaZiDg)wnjz@Gp&T|@Vdr7Ce6=^cU^5Y~4Bc!r0_naB(6CWOiN61BCe z$z@dn7M+mJ6Tme*Mb1WEX*dzwsC)1+s$V)u0>+$(suS&NIEtK+L^YRJ{pqdRMrwxi zloat4Jm1(`dXS%{eqGIyGm}Cy!_H21H7I8%#b(Etq0>r0&dwRx1&)`oT%J{sAvr_w%=t`RcN=xydR6QqwWM^W6m=%rq2w%`DTfi^>oJ@PcB6H_8m^X- zewD(0Mf;YVDG?h#lYP9bf9Wo^SuG=7EX7@nb~8C!XVQg4d2?NDxLQ`aS^;o1+TG-g ziJJTw?-!HZNP<)ESIbMUDSexkRDlpJ<{+>{SL9NT1(Dm0iR7{Msb{#vzbb9Gg(<6-on<~MYx7i?Wfj} z9$E-Il=f0Nqse+k%F!8~s_*=O%jz!z4pi$&uPr2AOM9-I)s*u<2Ue!>yjQR4*rPU( z4(vd+sc0sVZKb+uBRRW;Y}^qF>A{82gK008Gwjr3QkI^#@Pc=$ z2C7Y^R~J&RrafEEa>{yUE?A%KZB=vW;JKjUR5qW;ZB{L{rJU_TKHGFym$RM9ewkac z!5i@U9@$j2wRGm>uV)br%57m-;vW*(Oo$XU;=09p`ms36}~x_c3Fcf;k4 z`mpwL_KVo;8y0|rzMTDn5Ug`sM(RO}a)a7IMt~w10q7_oEg-i&tia$=4{Atpn|73Z z*>i;2Nk)Yt8WrfsAg!Rlcybs z(T0vV(qi((V+(;*3YJ(8lOd=OOm==bh4GA1T1|dwyfE;g3nA!AOsJ$9p$?Y;NCqIG zHIU&7Mi7#gV`xMkPYPKOT}VL(qUdK4H>)FMRFY9i$fjuDGa{3;9$G8%Tr4_Sl$wv0 zp-6_JghLT_IwKrO3z8v7ECfaCiN14#MH0JvJyr%L8JLm^OmuLPRut`Y^55dYioTwFWVFhaXhlaXX;oGp zDBBZ{WL_g`!Om7VaLrVw%D^Q9SFQyvI(SLTl0ho*AZ4pFDu6{|*lKl}jA1f{nL$MI~oZar9=Ca!Cu5@hq3uWns&U-4>fAqgfoUl(v|> zEgBI`TA8$>*k(v={SYo!U>GFJm38C3&7_anFc%(&A*i%ZGReo~(bK6dstSomNYz z3uUB}(JjxSTeMFb(N0=jv}WYL^Dg>P5l^{GT`VJ>jClDL@vvVTQBPW)jB9FKSZl+o(dG8oEWct(OD9T24zS~;w2&-*~h-XmWtBchCmXDlMpQBhi= zjDC3^{p@sXE*Fh^=j&u}l)>?g21hzTN^7)pUU@Blf~OfIjeF|lGDylGdB%ez9Vn$m z%3zp3!7!el*?aAkGE&M&nG%tbj+W9Y<9V^Xo`2EQTwWUY;5W*kDT8Lp1Wh_{O3Rdi zG5-Rih_21xY22INEQ6;Eo+%YP=>RINQ^cudpZpE7>^=LfGJ?tonsO18j-t{+WrWP% z2q~&>b2)0<%iku0sSKtm8BFPbDy>x1!DYYv54>hjCHMGg?bSPEP?bS7WrHdmSf!=P zfSLaRGZCF@>AuW#?I`}QFFW1W5&q~uaW`JQONLn)W>Y%M(xFybYa(th`<|Jw>?VO0 zVlCMqPzS5`$RI0&Y{~~&BhdCBZxt_6?~_(5t+qf|ZM5ayFD+MEZh^7fXzP7ITCcR; z0%g6d1z)W`BrRB4aDlU6!-`KU0cpVna`x~H7WKd6E6IVmiPFX%hw3CyXyH zODitwQLP}4pG0J(9*M}+)par=%ZOZHBQo|wBPvTvF33?y%6?KI59)Aa)+>3dtB=ay zEQ51_4$gFdmewqTT*2QE@!;?r4$^v@UZg%I_QQ;>98%WT88by5w`I>($5b2s87m>EhBcJiP&`1mXLzL7(!vX!g&S6mD^R6{%QZ^jTB8{A33r)Y)58_2 z^;G#;B113on0ofEoL0_Px5&kYTx_K5Vneb09}X%;!Jf2Z8Ddi}#2RyAYsSR;Y(8U@ zBSW+d(FHg}(_vcLvJn#GG4;ZA{4kAYE#?zQ+hu^30lI((Xd_4)o6tL?O-q|D1U7Bh zHQsiXHZ2z&ski7b=0t4qVf3aqn!Bmb%V;g5bs>q?M#R=vB9qh?rEN>wE=0C%*f(C0 zNZU5@nLMW6$|SKBi7|ulPGi^bJB^Af{9%xtGKR|-UdUoN9ml188{RLEg(Z&TnS}Qp z=~%A6qTXNKCBwN4=Y=qw(;;2jxD4f~7s`z}Np5LwP;oTkt(y&g4c4_BE zAdtt@3-QiEJDyQ)cpt33Cd0c7?}a$L(;;5kx(w~97ut5XV_{G#JtY4g(Ni-65X+x=V8?xo!q5xZw?zn1!rw0&v&MacFI`^TkY z()O`7UcxmcmSONr2R{KPaS)Yo{PM* zfA~~J*L0i(pd2kb-PaNRs3awfSKpT@L8gS1T@>b>OVDXS`apCjlK)PfG?BMH0H5aQ zO7a4!R8}?l1;&&OhSDidD)0ryO6rGl%_7$8@jBjBV_l*@q^+)gENxxddLg!T z!`|@*y|i_i;!|hc9X%KEBDei@0}bBqhV^#ZX=S>)Uxs!W+6#GTH^RHIocT=JytMfu zVDpCE<7JJsc_aDBW9lt$?3XR^u13!&wY)hXL%j_3MI_W4;oey09F(>%ZNCWFzG44( zxg%{qIw{J3r_Qn`-h#&dy46gY%br>4S2Fa=&|kztzY+e8<7IYO*s#XOHpf?=pMH>>;y9j0SK9G0H&xls+PTB*sFLjla1~ z7cWoPUw0~vvC@)0;#8B8KJQjs_C65rs?(XF%0`aJR3cM}OeK~YFw%+i6Q@B((ihfr zf@hX~a5z{!Dzl2rDwZ+zOhksaw}dZiW4u7*k4bSTfF|p%1ru9JWa{#xxeBP)v3Kt z#JeiWMYJEarF=@J8kuTjsu9+Jk#3~lhz1+kFaOg{yo6$ZJuhaA-V_+D{wK4J%sRp` zH!tkb4%6N{;$5{vc5=?5;}%svTgAhJb0 z%;l0kBz-7h3(Bkb9*t|CW#V0pM$7GghgWjahf>yla(l)LB3?W%vA>?zBld-V#a=r~ zPO{T|9pR5kzOVO?%Pq5$%uXpAUF5XuCr7uZelD_0f1ICI^`ci&G zFUcdhJ-&FE$NqYLY29zN^1FyE{w{QBGGWPt zJGlgt7kZ25G4|K| z3QGTy{*|lN6)(Cca@{^R#k-mar`+yq+>S~A%5BX`yxhBui|0Z1*U#ikK#e=xei;wJ zipwk}vzW|cd7=R$lSv;tlkraSw$FO@nJV7ZGp${>k-5rC)pxi7PG(ZgmZ4w8f!}FZ@H~miI;n8OnZNdcQut}0v-W$O%Kc^ z@4<9)m6cgeW;vPV@ax7_JLz}%Vs**no_P7p{(3ST^P0w3WlF!xYfVf10LRRc!mlfIXV@lnd8XUllG&Hj3-YLS#%hWA?fxGKx+ zC$nF^#{NY7!rsH;T}^~je)lypp!C1|*1Y5=elHl$!|bo8vZmQASXE|0nFVDQJR=$~ zGNJUrRF0QLT{inn7w>ASYmd%`eO=XLHk8@$jN}3lKZ)mS_SZ!?oasJBMwEVdre{L( zx4u`j_p^9c3xZ}zR#fVds9$`iSxjOTIo*9(#+ zy(CMTxl(_9exR$4OqViU%5<3$8Zc6(^vQx0Sc{sh_9-#m)q8r-jMORpGSz3QD9dN>ck!+kM9s0!FB{0LDYK@`nkl6L zBXdgMEQs;7sK^{IH`-q>s9NGZ-)tmvsLY`$l|g9lviHMyS81ezc5dWR>7NB{=8BTM z@jTG}dO_9{wULW!g^cH)jb%EO=~SlEl+=KcQl*a;-*pTP03 zGC8fPqNO!cE=`*P$19X6Y1`rWrZUx?rfBX`%4P1}a2%yfbKecejmmWQAvhjWW_TJZ znx}&@(=!i_E0tNESK#=ua=ABC(Y%$F+1^2LoTSY0u7%?^Wv=%RIG$D(q^BzjwOY!e z|5t7w;5FX=|HnV~k#lk~PR>b?h)9SLdj_#%#f-f-5hJ$PgcvQgN~zIWRn(@#s8Op_ zY0avw_NI#3%K!Pw|N39o|H_Z+`uSd$=Y5|?l24BNec$&vO?;g*%qX88Ce?Sb8RH*g z#=5>T;xBTusV*t5@!58P)a1noDUWVFo0j3dmXjHk`yOr^|}%!SO<;3)H1NF6gH zWTTmxWxDx1%PTW0G|tQpoo42Qo-uQ?<}zPo?QP~|J!s~KHoJ z`>WqFzs9{a2Wp%%zt(h`gSD!e-)d(!2W!Wh{k1?? z%&{^L4YGoVt+7IeZML!uuWE%3KV)ScQNRitF~Q0<;+hpcvYiz%>Wq~$wXl^db&Qoe zb-9%%^^g^n`q;`lI@HQHI@UM?En|Z7*@kr6UtxBOb1q;p<}{D7uQ6|nV->Ij^R>!jOEDj7EVc~uw|ZgU zV1Cv?Y&jNSZNOGwF6$Mx67yKsu~nGcRt;N?1=$K?Yp_7uKx{3R$<`iQhh_BU-V(4L z3-Y!epdtcq>MBAkV= zAF*&}Z)^*e!`TAcie-1M!M0&JowKp+SfukD_7j%dxewcc=KpRqkyUf(9z&sYK9ir8K(zwb6|A6CeB8TJcS(Dx>`A1mT}4Eq%;?B~G_V8wi2 zVh6FJer2%Vuo8YbvEQ-cev`06SV_Nu*kLT%kNZl%5v;V|A?zqt%3rfQhL!QxERSO` z{v)wJuyX$0uoGBW|7F;pSOx!S*h#Fs{~_!YR>^-eb{ebbs)wDyD!XE^vskQaD|Qa6 z>RO7O$Evt)U>C6JuA|srShauv>>^gf^&Go|#RZhcE@QOgEeq3!tP>?-4n5USR+q% z>^|1i;r7A$W#-&)`(k~AD`S3Ga&Q66AL}376LVn$gPUOi*nnW}>25bR zICwPX!3G6C!~(IQ!RN3bY)D8VmJu5sQXk8N4GZB|xie!aAsj1rFg7CO2o{2k3fY2X z!A6F>!9uaoA-AxsSZbD4SQs`o%jZ}&Y)qCvv2g68EIY9XY+Pt&EIT$n%Udi5_Hk$j zEE4-9v^JI#n-IDZ%Y{t}or&efCWi7l^4C1VA#8DVX)LfB_v3$Vi2=V24DBG}BZ=U7o}cGwlH7&a?g4y-sfH=8e3 z0-KX&o2gB7_R4623ru$eb-$U`zoCKuDcwz zD554-9{W0?I935$oZTO*h%JqHig8~sOR{&tVzF$C_i?@&G?PwaU9wOB9g zSb<=yH+G_c!TMl-6zGff#ZDGzh4sV!ESL@JkDV^)z>=|31qWdRu(Jg_U<0u;g?L?X z55mqD;&s727&}*J2{r`#tI$+zD0ZQcW;6`DR7f)#j$JI=1{;B0DIABTV3!Nu!$xA) z3ZKMAVONWUW2x8;{&{nxdo*^vh@SHp>{byy=dsw$BDzP6!|oK(J>nzmcG05P$Jo81 zq1brrZqYH=1nlpkJ+V))`^9ujCu08;)iIrfJt(I0elqr`n9lnt*u&yBY%2C|v3uC3 z*yG{_uxZ%S;+e4N*pm_w*k{=D5>9Le_N;{NyECzuC3N5Y9D5PX>!5oU_Bxu^LHBIz zRdgq84)!LxE;bkYFM5XYcYoni$uiL?CXf3|>}~WRY#wHd{>~J1&o>n;tE3ZKfO$pV z!xmy0O3uL+VUCg`u&*$CslTwrn6uO#>}$-sbbV|I=3BZ1wiNRzJsDeu`IqjCeS`VM zbikHl0WsCE6__jLGi)X1i5Y~g!rU=Wu+>;l%o%JA7FZ?~TZ?5X(-~WbWh`?CTaN{o zIgEXaWiGo4`wq)e_EYS8ETmj!><27s*%#ObEVTSCY$KMf{8DTa7FPZRwi$~ke*yau z3$M@&+k)k&P!`*YWv_4m+lJ+=uol~nMOL(7KVi8m+`x8Vxhf9Ec4AQ#TVuPhJQder zyRm!~XJC7A1hKhKlUqDxbjHs09LGW zC+r|rw90wxH>^aJUD)qf@v5=dA*^K8T-aeOx>_de2v)l4bL=Qqs#n*|FVqNP^Far&rs{5=-dz20NYhIOm|49kG^sDBRg!jc-4#q3zG2H}_k z>)Bun=8g4fumE#ny&HDMe6W5EYhu1w-$r#YKP#n%)@`tY*o@Y(SRw4Q*0-?2*ypW($BJMx+n2(MVzb+aV#Tmo?N?&O zvAON1VkNLS9Rsjv?8^?1u#(sp9p_@Du=yQRu+rGPPF!!E7;IrDt~XB^Y(XckUr$-= zt4>_Mo^sftgo;>s?CXR`tOB+;VIEcyTbhuHRl=4e@H*p(#lA`4b;eT}TbA$^tAeda zxQbQ9mUq^1sfMlUtm9H0TbbyM#bIkY-^FTRs}mEkn%KI;T39V?ZQ@p}Hui1eLaYw9 zK9TFqQy2R_k?YM9kA2sr2UZW;(4{_BAN!#TuVtPF*rqPLmU$Xt8@pA*8euA<>RzxTLy91j$vwi8gdOdvdqfZHNUspACw9E& zE36lGtam)t8#~dv7}f{-qxUGRFLttb0@e@vv$xLs{@Cf>I`5OQQ+=)4+?o$I4{48i{Dqj?O)F7)L-=^2Jy>dSr7GaS3vm-h^w5!jW!yl3#F zV3+#^VI#3?eV<~Zu&e!QVyW1Teg(17*!6xoR%5VR{dBCxVmJF;#>QcH`t8F$!fyB1 zJU+(m_18ScV|V-OI-h|3-Cx)FC)oXD-NPng|Mb^AY!db$xhggpdz2i7O~D=}>pYl> z{hO@w;8W~z@_B3;_B44HHXVC1pdt1d_IyA|YzFphz{l83?B#$Y>~rkJ0G;=<=eiM<`D8O_6N12v=hrh?5Hv>IE0c@3I| zEyOYm)_Jf9a}3gX@D*ksJOEpaIS04EzQ()|B!juH<;hh z64-JqU}!M50&@-3b-5Dr4AphH3Ud$r1zU{;4PAw;!2*Zn!`5P%hWTUbu#Ce_Ve7Hr zVcW28vCPB$vG1@f!~Vg($3liDU_W44hu6S1V4=h3U>mV)!$)A7u(09(VwjqEdJd=h=nj zNzpaE8_SoXYkCisccdNr87q)-8{3QJAE}w|!wQYm%zwcOj^zD@XFpbCB=0vozhZ?) zg<%JwH|f^E1g;#JBpPuW^@<( zZu=f%JfXfteTx~J=MBH#smRZYZTdY=fr3AJPX6dQ{Vfk{`UMa_9OlQ$mR&zw=9fTe zpX9u+1^AzjPd(2WV+E$E&3WH=eCipGC)97*dsjY}Ze=s+!&YAN-jy$;UwQI}t$gvl zD_=~%^1KgQ`Nn%!zMOvL`5&~hEBU=EUroRA(+^vD*n3yLo_^(LAGY%7_pW?1{mRcj zY~=~>UHNwUm0x_=$~)e>^4)YRTaFJ~`N(@$zMp<&?+;t~xcXD$B);@KnGsJgju z={s!AJ8Wxu^DW}qo&Nh`$KPRR-eEV=n-w0=KK=K=y1v7Dy~C2&-)7f5oi?DfyHTK1DCpmTz5sGPfejx3%`Tby&VVw8y1x z`Bc{@57R@gPs=w&4^x$ol!?j|;-gjc0&V$xsy$v%EuSy6#|xn4vq^irU|BxL*wYJ) z<#R=QydYRUceTe2+;U!W3^it?qoXmSlvHK3GDaDzj8i^RK32vn6O>PsiOM8pvNA=P zs(h+UQ>H7QDKnIr%IC@~WwtU$nX7!Ee5uS+<|_-7g~}r3D`m0rwX#H6sw`8!QI;z! zl$FXVWwp}Fe$SXS+FPrvQ`RfrD&HyJD?cb3l#R+JWwY`lv9c&3dbmZ|s%%rXD?cea zl%JKI$}VNMvPapg>{EVG_A9?C2b6=#Z_4k=A?2`gL^-M)Q;sWtC?}LZm6OUT<+O4} zIjfvg&MOy`zm$v0CFQbmMY*b6Q?4sFl$**e<+gH1xvSh$?kj&Q50rnDhsq=6vGT9- zM0u(_Q=Tg?l$XjY<+bvk@<(syz$}Q!#a!0wV+*9r= ze=84^f0T#HBjvI3uku8BsytJkD=(Cn$}8oy@}KfXc}tu|u@swrU*N)4r^QcJ0=)KTgx@k%|VzS2Nxs5DX8f;7x+_Ua52dHlOX;ojQTi$am3~TpC0Q9jOiNuKt(1C7 zU8RN+r&L#}5l0gL`p}W&JZnr@=MerwS|6yR)FxJ_mDO0iiEX#CS2>{kt{hR0E2osR z$_3>Tv68iSRk@+uR_-Yelt;=F<+<`oc|)urB!i`RDc*{|5~yTS^sF*uQzDhz#7fa# zex;C7R4J*%DCLw`rK%FA)FRdx?bTK4D~*)qN-L$U(m_d3x+vX=^^x{^Dt(mx%0MOU z*$>y=NM*D#PWgmb6SOx~nXb%IzEl<|Un|R%RmxiBTVhSp-Ve$qWs9<1*{SSN_9+Jy z4JCtyVx@f}O(ugTli{LrMY*orQtm7ND36t=#7cW=FZA%W@|Jkn6uaV7{FDGiL-Ep3 zta{2!Jq%H@D&a~FC6|&;iY+aX&zp~70ts-^RRTBy)+cB@ybMHiZV@^p=dH*Y0qk&_7)OLlkr-t zELGATYEWKl6%EQuGxGXT*{19uR@$fR*27D{WB?%Il7D zU(ukvG$=0(%1bly(u}+`BfDl~>1o(CD7yw_*P!eg6hHqW8kAk*v1>ebjmNI>SbE}i z&Bz|5=sL3NI9OX;g5D;l0%!?SC6_O#*YnA$Zw`*>xtGF_Re%vQco<|~U7joZ=y?8}rD z%4%hu@}06l*-Wfolmp7|$}#1Ha!S#REd7lv4a!Oz)J^T(QywasjHSs~nvA8%*wQA` zR(qO^%~x?Nnuje^iBL2ETa=;!*a{J=llC+Po2FokQOYS5m8wddQcJ0;G$dA{_L?ZV zW^8Sg_Db4%X&>#ThdSc6{>ngNrP&ZY)M2-!Djz8mlu61|Wrm`Q#HNeH>Y=@P%0gwa zqKm|~Tv?^8S9F|hTa>gh9KeM46{jq!mniTdi^vFyd3VITRF0|Oa?C;;-zcy^vWcTgvd;9V!HoZST zoJTP}9vCJ+_XWee9MDu~Qd5!UF9F5Jgk?pFr-XZjKZN7L>Y!#XsQ6G&lV@Js5z{N? zv+$Czq*!xavEn_&nxbZ6Ow496?}bl=K~GcCG(Dc?Ut%r@n?1!Zg(E^Ir1__?UAQ{r z@##=KrOb;NF+*bhhSK~!q_{1tsme5`!kQ0;6+aSFW6YAIT9fLPraF_3D9uTwcv4J* zG2bLLaxl`u@5CR7XlgcoBBJ?xMDc>~g)kn~)M}btQO&-n;;X_li4-qNyFQ_*&$K5c z4e&%_GiBv0VJoTmW}=ic!s?`_KzN1MuxK@qcNY#Uz`Zd&maKG(KIicDKIU@xkfVxc zSmckZj*k|g0De@U5G`1NELLI|0h~h-CQytScvwV;{0LJmBGiv4jUYzXk)S6?(kGNy zgim$Ji49V*zT60$8AQR y+kpXh09p4ScDg4p=#Ha6J`AY;3&0?D%S~2+SxSSbPA(2%mb+4el%2kn^3y*q)5CxO delta 784 zcmXBQPe@cz6vy%3dGp>=)No|oo@6wi5@lsWN5 zq(h`Mr1^z(D5NQFcBVysiF}k!_=-JW^CM}m^r!Teuc^YEd@WKNR_uf|kA!`04QKef z^lCUuHRi;M?Cg#xriiArk(P+&S&=IuwML%GRA;6w*}JC{XO*UUBV#gU%`~qx=SmcR z6KQ0xq?wwGpDoe+N_<9YM-^{KuSw%k&CAjO>2}oTsc44U%oFcL4#s>gjAg0ANPkRI zrevXzv#C4FvAW@+f(8UGDdVNorRw+IIo;67ZMPFB0@rjq<_*Z5=+3a|r} z*okHo;{<{jg@>C6VFqEWAc9RODntqGL5z+gP7_GbeU#EN%IGu7EkcD=g_PBWO6xeP zt#Q;?ccHCkNLw4o1PHZ(YSaa~u`h4|^?@m51CP-VSVv>v&m@}c6!zPlXtqbtV&6uq zy?{gZ2ejE+Xm?z6I2m+0IUIH_qT68{ah~9)vyPne8@+Bh`rLN(yE&Y6hcV!eVbHyf nA$JZ%^1*=me`gHhl&s|TSfdPx_R7K`tZ_@#Ae~#9t}3Lzh5f%E diff --git a/target/scala-2.12/classes/lsu/lsu_lsc_ctl.class b/target/scala-2.12/classes/lsu/lsu_lsc_ctl.class index 7c3d3b1bf27b956dd1248e95721f028b48ed1b71..9a803013cda457ebc3aa060a541f2080f86f680f 100644 GIT binary patch delta 34226 zcmbWg2UrwW`~E*?c423i*=4CRO0}|}C?cSs6am44y`dr^ScAPAbuCG-w?$9vJ@$fy zwU=l#CTi4JqOoh##2#Z3W7PjWGrR1plJD=m{@3+ppPSEl&U4x`=giKo`+m8=`;RZZ zw^i4Zv>i3{>~tfa*SpV<9tBY~8x9yypy38uYAlFw9jas0+%QY-g6j20a3kFqS8fzx zv;}>-*BqETIJcjM`;;(-&}O9|-qfDwMsQ=@xG~%~D9utghU3OtPA)LHOe9RzW|mV6 zDmRbkNhtT3mYc+VP8hd=!-n)u8PI=dkC8)pu254~2R@l+qM#U-n@SjOG%#dXP5hTr zFeEQ0Z)kzojAjWpUB}esW?1?x3^mN+W{ci)I3}7f5tfkY5h@K=WI4Mqm7C8|H*OyH zrNw_yD7TPXq|@x?7F(Jv3Ugg5%4L=@i^8}S+)5qe$E~t#SriktM#p$@U!h_9lyvAb zxJPP_p1H#chE~>a>v$5x`Rlm#+y;wbv0uylA3xJ}D#<%$X8WiJ{wv`<0J z_PGUp@)2Z*rORS}*Iim}Cs$$_x7b&^TgUCuY$Qx&%bjZjZX85J5HF=)yo_<64AfKvXpj7L{g8w({d-d?|CwS zc#D&D+Tyn)*Zc!_R>w8r&hccZjDN&%`t;8$7?$5dn)4nbhiSNrgwaD_0fyxa9uk?8 z&vTbG2|Df)_Y+S>$rZ0+toDle{c`P#rQxojeK8gmlT8?SNli6}Do-pd(xdlCWtwD;ab?1piF7iOphyjE1d99aR+HyRZFS`qbamkncE6D!-9FtBM562wpkcKI_$YgDhrR(zYt|3}&u(qOQ z-13gDl`${cDwb=@14yXlpXDvNFm1SwbJte4v|bV4JVFP@nmm&(4h7vdvrJf7nKZF{wXzy%W;wHRarNff7CLRFwj~N%A^Ad0&4%RV z7Ub4!G^~H#&^`nD*FrV~Y1?=*MBCOff7Pev_BurEz%fmDrimQ5lTNcivxp~)16C+lU_izl08)rTirW%UV9w#%v?Pprf& zUU%97JlQM5K|DDmt06o&Dyv~U`BqjVc=ElhM)Bl~tUl$*Ia!V6$pu-Nd2(4+6L|8o ztS0f~rmQ~a$z53$^3})#Sx(`}BUw%3$un8a;K?7dnq`SuQ!{RX@&X&tXJ~I}KIGL| zq}49eF6PN!a)qV5X0v9CIJV_jiWQb+Ya(1%d*aVEmLJ!|o7d{#y^do#@#J5*!bVCBV&a`|>%b44!SiSk{Zj9M)3!n3SgzK7Rblgsy^e7`5-qFp0i z(#Lt$MfNz%Yi`OOUz_1_)RS@5uHjiuE`^_7R^Rfhr>wr?*>bWvh20a0J*n}T<OQs@vE^9#&tGxf^~}Xy)TjSYUi(OH^s%@N zVOVjp&oiEFAgdR=nN5=AOP)=U)hnKDB&)x0p7-gGU_(a@?7?eaqd%HA+JAVqv0VNy z_LCt)2Mk8pJGrIzJljkv(-Cx}$H+Xns!kxavA*pME)j+g7|dA7A&>MpM4Ii6`P&5zELXWPjI-n?2oJTz}~zC7DeW_~=I zEvxc8(^jtG&ogag709#QOwskjhHO` zWw$<`l74QwZZatpAWcz54UIX;OCUrc3#roA(K? zn<oE1!F`4zx4)Equ$`*K z+X!B_2%smoN4J<~zmsb%<#n#&ZP*~)a@-MhAI0ld%5AUW+0(Mi8p7!8frpIdb!(B_ zXn7sao|PRo@a&JW+QhS$WVOXIeUl%zO^#J;*|f>8-VXVXog9=2IP{(XKO?Fblhsf>%^_1|N5<|czr6pMs2$V?OiPLcR*6cW4e4ZtfEX#M+A@eL3cMcA+tCey?)h(~88TW*{&SSI{XNZ*A6_?(?gA4EWGI6Il-S)$Gr;q_bTHT!&# zrOSDP<^B0W$rk-sNP1cPFBIXm7_SAEMi+}nKg-V-i!4_!8Z2Wk6_UXgm&-+Dgk_=h zTJxtOGRkrcucIwlSBfkhuNW+Et`tgk_SHhm6Z~D}XW8zB-So4;(&Abn8E3hCt;lle zn!z&adZAf?GW~X;W!!CpCFD*a z`P{PpPLXBZ9fPIm-9k%)y9UdxyM<)3rT4ueyuQV2k!9{LMVQ!X_lwAU%l`XCmVNgP zmaY#9EiE4yEH57vl7*H}9~N0gKQveZel3*jcAHKAP5%3u%?^4b|Lyv?kSw#zd|ZUr zN>9Ys-O_93Q&Hb}T4b5=*kJkWS)pWw=d#^mvnekMEz6%9EI-+7zuyZjIlmh$?8`#3 z$};t35nhA-D6$0pVXz$eqfoN#Ulm$1UKuQpYr7U z)>}^eU1T}_x53iqb)lv6YlG$8>q1g&`Qo1c>*mJJ`Ri9S2Gh-FIT2rdxs)F^aj2b_bs{Cqp_PSKf47IaL zCMfKA2D-acWrl%a`!moxrD{YtDa1~wr*74;4Txengt#XfXiN?GOX_=39jF1;EyAu| zi3(e$fljT77)#FTX<#kH5XBC=$cVI&>k#Ax?O7WO^@6?;%}Y8v3g#89Qb#g-Wz!;B z`s6b9s7T7eC3ZC7q>px(9yTVAT7+k#bV z3-(=G(t>E{xelZpz1)s?(bRS%)DAvtN8;@oh4rCpWWh1KJ!xXs&)Sm^x}`laDL`X; zrIsB?9Q4h-#E-7(Kx)XmwQRy@^N#km!sv>Qju3Y`+T(Y#M_QBRX#RB;X$qd3O?+wR zP9zulKqu1Oj$%3!u^R16zJ$TZeCgt@#G7{NLaGB4b|IfR@tAB927qt_W#da9W|JJ~ z33%^9yL6R0W{)FI2)GY@(v?($mc~{iM+zo*S{F^KEG==_Fp`Z>Bjq@N?iHidqo&|&=@KD`urwL;%k=)eIE|IP~ir9xj+XwQKT z{}u{8U7=6P`o%y;*HZ>Ls*P9Z0}B0*LdOnv_zzX+VugOH(BVTI{=F4?jY8j1=%Aqv z|1Ju>K-NcwI=b#P%;DNnp=T)ccM7c;?(k1l=m`paP@&%_blnk-y2BKDyFx!x=;|XK z{(WRUXQZR+cNN9Kqa3c;3cXOFFDtb7Xor6*g`TO<-zzje$`UtF>AFf&=!pt_NTL5# z=z3$My18Q`X?6#A4x zYsX9ek>ed*pClux>xUKktwP65a5OVQp?50u3x$rD=2O`G(0?g(lUWX*B?|pqp;Kl% zeC8|kuL@m%j>Bh`Lf=v7=(!G`$+9k<>*#uf#Zf##p)V+OwIYYlXoWtl(82Q@K0_4x zxIzo_9X6CpLq)XP}Uwx99^He#Nm2dq3bMl@Ir;Ys?ar-Ief+|^p6T%b-BZ5 zltQ0U=%5u2pTP?KjY9jalzfs`I=X&PM$#qgvC0u5U!koEty}Hz$yVrX3awh>@M*8m z>lON6g>Lbc!+)hhzf$OowUW=EwNlq%!sydd6h@QR*^9$ykwQOE=(zO`pBV~$OQEAS zIDEcP=qn0ceWSz2tkCBby2>Vp&q!IX*yQMX;AThhAca1r(B-x`eEKT%0fjbhb@=2d zbcsT1w>f;eDD+l^W{Vv@?G$>Qtj`rYy54-d!*zv1|Dn+7I~+a>75a%nC+&3jSQPrc zLf6~n@R_dAHx;^eiNoh}h5kv__{3V=*QJCRXLY!qQ|QXO9ejjBf2Ys^dmKIkWsPgb zM8B4`c%w0YuXM0V_Z$rrdbC1YWsSGEspu6<08QQ}Rg?4=rCOjT_K|S-Na48sj?ife zJyD?#DfGVzUGIQYH}`zXNTGjHXrIFl z|JDjUOQBCGwDySPA9=*l^+__4x_(%p-zs$6*N$dJDD+N+excA2M;-p3DD*mo{zaiH z9+Ui=9Fw|LC>!+1i(Wn^J>{5v9Jhtdz9HFIKS>`_=-S8ae6YRP?}UVgpCE}Y!;FGv zGY!0qheGF05Fb^Mu_=9ih6Ld;S-;C9h=zVkBIx}SB!w>cmeio_zlGACggP#&QKE`D z3H2+KYOOI{uDn*R-0?e9_WcgUC%=Q^7ow{7J=C9~S}&@e-$MzfNDSFSTb?2z`aK30 zhGBSy;5CN6IE7)(IYlB>dyOe_?7h_Z0|}-sr_ta(dvEuN4F=O;r%5axi?=$1d&r;Y zr)NkA%#t%G5zdfUy6H6OM-QAKwdm+G#Dl&QUlyMsJgx8pNuy8Bpew6>z(cOv^xO}q zdRq?ab(Sq%F*@vt&HYIZN{Bm*+@-^*s+}JS~1pD$vj$iI?i0aWFl6k+c?{ zdFv=WPX<%h^JE@f`Xd=a9!fFjqiQG`c!7+d9v2X%$we}RJ`h##C8z@zq5ix?+ENQX zlB8WP69aiHcBC!K4Wj2R5MR|3V?(JC;fXX?!HkM2kM9`{<`Nl}(J=np5Q?w22(;Tz zL~lOKc#;zg^GR6PcFn00%~>lqJZv{N8vmK`--NL3+!rO>lwF#*u&@$tTG&3Ob{4U6 zGfTL+UYunQw?M@l=E8Sr8c4<4HTz1qC3sbpXb!>{14_8%CEV%~ZtXtJ(JU{`F=JHcWILT*C<__qj+(f9YGq(LAdSPIqN=dPnMP2Tf!Z%x1Vhc zP_%y#?H{sLeYH!|=>M$R)w!w{ci2%g+_L_dXG)^`y44}*zO3CXRITIh&?a5HLoGLU8tctz(tjCv1=K(IJKZI;o=V+<}TrX zCEOL!FV019kvxB<#aD^1*Y(5P^%CxuGA^Bcjrdo&dsuVPi@RqV5Z1ee)GH~5M$kwx z?$ZiClTcN@vAT5GBy8s%8F|S=D`+K;CxTYdA)TO;I;6RX;3eEMMXUM7C}}ipUV3qV zI2vtbYn1!bi~Gxg+t~4IFYX@)Zl|2MI5)vf>chX3zea+LdrG+XiUxbpU=OxJoR*RL zs~7a5ua*_`ivAh|gT238gRl~<+Nr)cO=fADh&{P5O&#Q}!P^!8aV1)vm)6bE#VlJF zAE6Yh;V!sK?dk=0MY~49D7X9Su;x{X=JjE2Pl*=j8S+UjU#+h4#p;2pRne&eW1KXL zUN5l}atj^;d@wRk+UGh6s)j&5av)cyK+bXc(XH2szdNFoW^9465uI?8l=t#04ecd( zNukSA%?%RdkI>jc#6B7|AI7Guu9Hxwc>R#RV!UuaFKwV>emcwZqpc)Pp3zOwfq}+q zQiY(Zfa(L9i&-k!N9E)sM~$!6=CIaOqODP)t+icSNlZ+w<6@LkuQWz&7pD;7kyF7> ztBl~7hJn<4llYsWy|gioPG`$&jwLq+DMJl121{KIsAlVf7kXUR$SXQL$TqDNtA5Za zxH*T)mO{BHx<$9$AfW;1N|t z;A@apqJ|)C{o0ZA%3Tr?Xf&5muclB_YGX7N?%C@_3Xu{ULsRdOO7!2m#1My0p_M2B zCkUo=oDij0!#YA8r_E4mJX(mBT*uR`Vvt_k0Lws-Fq<6jkGdxYDZE994VTtID$yFT_iAzo7koA^t()t&e!q(%bGO zHPAq4AURE@>)_PM?$p=GDN#t2oTdtiie4lMNu|Ab=;%d(Q`KZ4S*kjn2Hq$B+(s|$97neX zO5OS}2<{F(3^LtVlU}(`+{~yy*HM4)|5|^>hn=w9c8YU9^nVR9(^%8&Jd`3wSBC$u zQD%MEm3fXJBg+he8zcLC&^r%^uQ&o{43VNHj0B%HODF9!BAsWN3v)SA;uGXj21!*DZ~+>g`y`dg_ce|`R1dLUw#yF zu`aHa&`Jt+g68~2BFI8I(2K1Qs`az&*B;D5qfyZjc`I!rw2>;Er00Ia75+VaEt=Cb z*neu4u>x7^^wAS3`;%CcZH&oyb*XOysA+r_#`UsNp46 zqnxxFV}-F26lmg0B+P1KtoY8la=_{`0+EuWmneF<$AV4m`)sx z?aiL!gp(FP7v$tWZ#G+@n&j>xzkmC{9Vs+Hm>{(oLUaEhL7w8pBlUZdFiGN-=-fX@ zRrMMVW~DTh9+jP1@L&!}xSnE$6^)cWi&8Mfeuk)@OOxv*POej6V@IjLgs>0ugDQ1E&LlJYPfCrFx3T3+w(KVDp(l>u%k2pm8{6zv) z#l{HfBDEb3vxHevoK(8wFB~1kcv>u8@V3%9!W^lz5q0?+mq@X(o3!+{-P3}9JS=Wc z8MM>iWgL{n#u4)7;k17i)8u!g^vInj%#%Vip*Imi+<=`9h+^rgcRn48J(!uwUQmHb zA)3*iuW>n`c#G7mhtnS z#=Idx^_`B59sgNbhvP!?TzTd0#L|mnYw<+*7u?iyG^){>Bfy^Cj={;!|63_s3IPr#i;rQcuG>mVG*C9yp&4 zyF8eAa;KaQh+Vi%5>NYBr#)%ce~(!{7*+@?qycxLpTETiA|-U|TT<0j@?ka3RX$mr zGS+I$ka}+V?~?%c-HMIYDqau%9Ypv4JPB3_tE3Kf5mqTK_SFJDKfuNAbdM$<5o?4s zQiZN`=Q~^zRuASYsaMWN1n^M_|NlE8P<@Ity&oMBR@=>R83lNHjRkQ&v8^A!1&CWK ztd&O4jsEkV1d#6Y{MagFw|Mzgh}Gpu=iqu_z2wqESg)9s4Z;R#R=7bQoLjqb=M8xvp1L(#xa zVW(3A<3DO(Zy9&eyM$d*tck)dMXVB`#6AyP1N*^a6*N}K_cI#7vcA#sdqv&kkJ{Pi zw5mAzbyIDR*L5>!q=xnKKj6IoDm`Y)9tVx(62SIx&4Ku0l)t5fbs$#5DrKImk9?H0S^iX<$$($%Dv>MF;KdmyR9f~<>-I6vRay@ zL&71cm9KX4G zXK%DdsW(T2BT{cRQV$o_S0j&cJsqlM!+pf&oIjC4b9AQ~|JuDHy`g5y)pJS^A1UBb z;iwdFvv5=~yko*Kr{U2E7h40iJ=ifG+TVpWwQ>yM_c3n^Tq7 z)>&hD$u$D^60b@V`mFN9Wbq*mr;{2#Eu5Aj9j24CY$f+|N;mEV-KAxt-OqmjUu)To z;?pLl`-uy-=T^>lkr#{&q|P|Mr@mmUA>9NyzgxdRS0u0jw51zc+1IuQD#vxf*h$(m zgma~Xy5MxiJ*5ZS*usyVja(Gp@%kH_ZjUe0@lk9A56Ln_%RFTMlMN>u-r?Ef7NcnKPtsfQ6!V6w2grcBTMKw16w)N zb|~Hd=urB}=&#uH6XKK1248d*1obg8)3^RH`7OJf5$0x6XW6-QtWm78YG~_hln$ z+q#-4cSUp2vAU&K@I9l4Q<@L(wYRy}S8DURFPlbp`>^T8kJ=bjj*W=3wUPOMwDF5` z8%T**+@E!)x69#jyid;xY!#Z}#}=sW8`Gpqom8gh{n!YP4{yxxQxAdl=j?apG+JPz zEB7jK>r^_N`$kX2aPSVoQQ6jL_9YODu zm&W~xfHgQoqbf*?)VqRXWeYx9*@qvj>_NHGOGTxjA65GGgG!D4rIyC|JJMl{REb9T zOX+YycF+bmy7JjaQ6GH}H79_r!QmZ_bX!h~P`8$C#ioB$_px)`(zO2_wJO_c&6R3- zxhXzDERr0hX-*Afqv*&$wz`Yhh(woHX8mh99w+^&{7#+yb0xzATr~T| z=M}IA@gA6ZR$&|BAFJQ4!}^DdF-rsf<8-?zUTnvd^}a?u+O`TC;O|uHjdLy9pepkI z5glBWttYPB47#C?{ zUnpx*S4Gyyqkk`r-suZTE8yXL|M$*z=E)sc8fKq{7!&T39#WTZsYR`kE;6yz1MMy1 zjTc&US9Fswwnvw82QVKMXkZu{=+u0A7;AE#fcGBE7t-kD_EW2~^(x>V&If~#noxdS z%YzW<%Uw90lfv0h@ovtyIvXZ9KH+`qlu!w@Vht&wI@GX_s;I`t35DN65Wi{o|4Jxx z5>{A6BO};=|5#y^Iuh!O2z#4HBR)e^pG4)sOjXS1 z&6*!46mfARRHItp) zthAUiQdR#yrRsuu7$IE$d+$T3BUNK!?QIT;EhAM8|F2X{h(~jV|7-6<>Bp(6ci#JE z)h#1c-5sg=XI*=$Zi)RMRi7hORdwyDDvjR#P?yAQII9(>!>wU2I5qIak?`phL;y(W%aXsvN-=#P?aW};) z_dcR`O1%WSyS|iAPwLx871p4Pg!25K5=z?pJpa$V&r^|5{t5Orvl7ZkD6julLP>j{ z*Z;Zqd6kh+p3ZyUu*5PF%G;4p*AndsRg~~SLWz6duL<^qlJ-9DGWWiK#1C`I%W3bc zkX%L|d>nn4m~2n6a!DUFmcebT{5Y?KuhF5HxyyR771=7B ziOpgAvx8tKvkTb8u)nKRDp$^=YO3m@%7MMB`a|^>XHqv%H&?fU{a$@debdaDT#{T` zxwM77;quJoch1C(#G%DYiJX+$*=>o zql<;@p&PCn1v^8xRJQ{52i+~*UC!jz(5;PId)Uw2=DRI`-R5@0?HKGcp5e_Z&cv7J z!}$oS1z<%IPCm# z=C$Pzz%R-#)h``3-*1@TNZ8GO2mOw4CZVzrE!2hWDD)8uI8*t1na5u7KkKSfW5KPzc1#1$GWB2pj;rCGb$-*PJN` zUt9_Dft_LwS{Sqh;^&~pLC-i-aIN6v;8fUM!N-FUAf$dsW=Koen<39bUUH_2-75~M zIGi(8;wuGI3WnWX>13r-oT*CZDg{;0K-H|OeXI6^omzEK)uo)N+SzKitKH*Fp^2d_ zL)*YE2;C668TMxA^H9VynY~PvP1PWBOao0rU}u`5tyi@WCo(ItZzMWuj$9JCC9)XcdgRl{7o4d!S6ir!DXSe-JGC~J zq;}`p1+@_Mi8&O5C5X8a^IOal&TNXU5*rg+k2A%#iOrAg1-mSE zTkH(;D`fOSXJomzJWXQ~%lFQXm;);mz|OuciQDXwE&pE%@3+@82I zariradi;v`)vy=ie~ZTq*4Nb!s$UVdTm516N5amlzoGtS*hdYR1}a?t4JtRN*PuRZ zc7wqUhQYo{&?V?OQ$o9hz6t$cXC|ylz|`!S=(w=jsMq!N-8#RRO(r8d4bg!+pBs~+hSNfQA%t-o;^q1*>a;A*x8Oa&A8Zx?O49URSWmq!SWo(2! zlW{lWK4)s2-FR?g%vj^QjsI?pOVpc#_?W}0n ziCHvjA!q7ztkacF*Emz>4V@2l{u=gL=NFyf*TvAKQkSZ*-*&m)ejv6h;E}fQ?7Yst~GZr zXX>u$?%zF#Gv#IEW#@I{O!<}b>*d#n?VLX_ANxZ7{QQmi*iw5;?Xj!}rntv9J+Ah+ z&Y61N?fG|4OntA6UfI1+ulJPROM9L z8vKt7XYgLd{~|Hy)Y9McG~7vQY|7T~6qSY>q~W68GZh(El+xl%)|=)v#iyUPLOQ-F zepY)PJ<^m-1Jhj8a1W`z8QWYf#mQ;Lwkvhr*Nn{;@k8pL$@VPuo|4J-xBp>%m&wj| zQN=K|=(+Z69=+9+RnwN)tgBVsmTjaW^Q=ufur36)RY&}EIc!cA>qE4NicZ#MlIW2x z?4B4d+_jxMaP(?inJV&`eTio!v+$v(3&-u z&2&_pDY{f3bYLbHMVwFTrFr;?clf=X&mLki$O8*l7gkp~$Y%8HV)iY4e-cxFZZZ2F z9_N;@KBDJ?Wo!WJR_eKsp(}c-pVQ}~)PdH3RqQ4WM*H0ccDB0A(e~TQwqpa!9<8{f zqye+eI%qFjNg9tWgY-Mt>uU8NjkcThsg>QYLccfeW6!8Ww9q>C5c{jjHb*9=E6x3i zJ#4LcjBP6R_S55RdsZu73F*v1>zvE@!jBc>iWHYN@_V+Yy|kG5S}d($o5+i2;9{#- z%p4PoB8fHW9NR#wIPN?vCP*=C3-GI2_R^tq>x+bmFLhBX}Rb!RyYHrQ^Bi34C z>)9G#)oLPd9ok@POFvbXO59&gS~piv<*JOLRLsL%>)Bw{MnaPkRh;!)uxcC8$sU;3 zj@IPLs;#!NhLu%2#jsLs>)R@-QDRu+$Y{KcaIp=rG0}-#Iexx9tc9XV!OhQuX4K|HrSkLWJ)nnzkpSe_(#G;g`Ds{OEX(E<3u$2a_QYEnT zc@>o_mH;lAi`IT?R2KF8W~?iYB#GEFwJm8bR!w8A-8QM(vU)`^dV6Gx3a6}m)kY9{ zuR%5)kPpf_v?f2(Z_&*_eXidJU!p}~hw6?gX z@^*1tiaSVw)nl}JEGx%+{zx^ObyqI+Skm9&z{x}Rf1#SrszopBrkASkG`fdGnu7>3 z)aKi=6;4mS zJ6*K43F=716XZGFc9IRVKF?5Zla3+VtfsY5|Ez2wn#^~!&{1wdm!-Zbw(whL^(&1A zD}aQrVqM--y@REP7UBkDSx@y|+tOtBQBQD@*OF@>d2S|4#fW=sIl5(#`mpn2_a)0k zhXZiRm35btN8TgIM(lOM|ztzSiTj)z?|a z@@=w}Ir3uae2m1l*8LZ#Pl++(m#Hr*W7Z+t9rc3c8E{>vepDLx2eQ-QP}zEGv-+tR z=Z78Y-xYC~2V}3qt(F|;#D4Xg(l`-hzs(`|4>rzv;%hZg+4^?+8#V8Wm{-47`?xB` zTZepYtAh1Ul4H7DRJ*C*>+zGiimR=D{0((=SI)NnTdglTtH-nS*?qOEc|P+Cen^I6 zeDT95RTv!;37g7vW`@H~VY)E;V9zkw%qvDi@c-^WYQi>Ta!4Q8F-$kI3bvTZWnCE! z>&E1MgKGm;$p)4AakLBU9jV zf$8tsgz4uxgweQu!3@-V%4jq*nL%7Wqu~ZKgSlO>dzoR}Q`mo*5!#;2DD5U@wDx!A zQ(YHkjP5uy)~y~h&dto2-F{`p^KF?4{2@leA7du+k73_4ll0XXjXsX~Oy3=L81uP) z31imiw=rMne*$>K6dJr3jUj}YY?ux^hnZ$L3VVr}?#?k9_X^Am_e|Js%uM&WuxprE z?w4VIV`dxu8I7?fGsl<2IVn@p&r+mFFk8A z3q4nunMK}{nI+z{nPtAandN>pm=%6&nUz8yv#R_JW_5)z%$k68%-VoA%(}ql%=*9; z%!a@}n2kYAnBtIA%=U_}nH`l{Fgq))WOh}_U`ncd%~-2_$LtQh!t60+F?&rvGW)`s zFbBd$F$creF^9q~Gl#=Nm?PmWnXki_Ge@hN%QMHSUtqqeF_SqSk-?m($ui&8jATyM z?8bao6Khqoh&fdgYgh9sbGnwE(bNiN&eUoHo6DSyY{8t1v@qu*FEbaS7BLs=+-EMu zL^40ctYfak1~FG-7cf89#f;YVW3Jb$z-a14FgN1rGn%*-%+2`zj3#~pbK4w`HHtsY z+^OG@xm*7(b1xy2`6bcH+)vJD9;A3M4^tL1zou4WeoNiXJW6Z8JWl(T(WISbo-}e} zG>rn8r|ChACcOspBK;EcGNUr{s>wv=&t_YhznfW^e=?JqH<{lvZ!_OAZ(D>j?^ba44_Pk^!-o0BBuij&bPoKYuci&3Hx9<_+ z)Aup){6vl9!*4x#d`nK?9i}TDXyW&aSWm{EugSzPgdN0id@V3F+m#9ABf(VcVzAm^ zuIv{~2p!J@%5svNKwFtbk87%&!4tNIJDE+DVE4OS1#P2CDC4$PpA z2a5;Ot8aqU2Q#Wqf;9khcWDcj0OskE0G0^m;qp6J5}3EkHLzqbFK#+mLoi=%I9Q4q z&_^o(rULqDRe)(=<+RCQjljxl!@<(Q1nnfS3^0FfKd{DN6|^V8nt%mrcYrko3(&cP zH3JLQz6Q$#3)01cH3zGx3ju2Z7NQ%)m^r>BU}aq%U@O2%x)pG24OUe*4Xh1V72RF1 zwqT*U(_rnus=2iXYY!IYmIT%T%;dHJtRq-;w@F}GVBv1Zz&e3NxNQOJ3|50zfpr0^ zWp;Z4my8QQG zJ-}l1{$M@9;`FXyy};_}JAm~DtFKQ6>%*91n0WnMz`lS9`Z0i?z_Ee;G*|&xlHLl| z4=mBZf%OM#sQ(>o09dji0c;>xsv#6?5Lk+#Cz$wSTa64Y!G?gP883ki1$wJO0$3YQaXBY~wf8iO>p2OqotGQnXMi0&Ux9rN z*1@X~>2|*zENOBV7+|rL4G5_mV*uT>khU8Y>3|xu$5rL{WgNF0vjgO1zQa^Qm6>F25f{- z0QMEwXrVpWTCh>&{{~wJHm3X?GvIo_Pb-)JHvo>S;03l3Y;1-3V4J|kR~Qer8O-e8 z6l@FFME_{8tzZ-U$AE1E`^>*5STWe70C8W~4)#TWxG(Gg`#ey*B6fmJ4ivA5U1Ge# zzyW|IfKvmr0Ih&i0>1{^4K_V+6WAWGX+b_W*nY6tL4{xkz-9$K z13L&dH|Pr3A+R~YsbGh}ih?7+j(}N$#SVUL2Am%(_V6g+ypWcF$H2Y}i39rvjE1}f zI}Wxm@30$X0G1ne}}vMS<$ z&w#D0lEs)q_#XgQRP6_N7I1ad4sbjNwyNqBiNd1_rNZIt*dqh>>}9O z&^BO~z&3<70J{vfK6EqKPhguuDcBXTjiKT|u7Yg|6$kP&*k-e-8sIg+Z6*)E>wsHL zL%?o;Z8v3u-2^K(iQDomu$?AxTfPmp!}J8~4p@olGT2?PU15G;_rP|Cv0%S|S;NGH zyAQTE><-uiusz`;z#ekuL}q_@F5s_#`@&BE{szZ`;l*H&zz$ST273&4xOzC)6R<WDF0XrR84E8VB*~mp; zZ^3?ud;#_j?0n?UVDG`s)kgN~8L$hrk^OoC_G4``u6I2Pc&Rq7cfAVmVr}$VuLk?6 zHhQgh0lOTP0p<#JHL5n42JA}IelQN~TGUryTCks^9)RhQ5S_5X_63xt=Ixhg-0dGgw1~kI)UbH`$2iV={PGFv3_oGw6yuf~m!5*OZ274HT zJwWdR_8xu)Z0`^zk8DLex{;4|xtQy$sdQHuMp@9F^6GvhKd{gfnSQyy5di%h_!QRFd zFucAxhyQEaxb{pHeGRbpap%Ayz}UE5Ot`)#6GKS+YOq>h>iEfEkzlI$Ct$U~T;tDy zMS;20uLxEL%*@qy1&jvN)E@~L1E{Ot1uPa!TYocHT`<1>9I$#|ZVgmmabSk}55VHV z^bP8R)dw>+2nK5a=H6f!SOS=5gDkK_FpmU1SQ40bgBM`QWi}kI7y{N2ta?Kiuq?3fhGW4xfkl`b<^pyGtkLi` zU>Cqz4Zi`)2CJD83Dy;?c8U*J4p?MLPq1!abyAvu<$^_}><8-(7L&3ZEDtO?JohT^ozpKMgFq@f)z| zVBH$u1e<~TKa$gACE!fJ?oGY`oCU|+CKteFgXK5b4K@cXuW4PdxnMn;`h!`(dNe%- zRs`0&={m4^V7;1!fz1c&+spt)!TL1&4eU#>f@WvH7Jz+{DbBQcAz=SZajF*q_RD+( zxEO3;<_};?zy>rIH;biUgPV(c#WJu#&Bb+J4mPy8xb7>!hO}r2wi0Z3i#lMdz=pM$ z2DTb(WQze{YrsadTo3jY*yxrs%z$eFN3}8lt^*v?@^`THV4t>b4z>YoT;1)JGn2-rTb z86CvV><63OLF~){uvuBrUT(P0JFul)j)8p- zwj{d)*eS5(+3}1y9PjjE$g=F2fM)<#W)Ftr4`3^@PlBBVTb;cb>>SvtuHr^>9_*{G z;zsi$*qW|?fn5Mw*Y#(xi(qTJ`G8#l+mQ1b>@wK;Zll3|0^8KBE7%pVjpp3FfL8&x zjriMYQk z2e7+fyYjby-2>a5KNsv5Fl!I-s=JT-KeD%nc-cJw+|%Pa;6pg>?{Ng|SFn9O#cTFA zu!B9tYxWV?fnH)~9)lh3C3fZs*rDDlz@CDA-TQN}XJAMAxPmqHeH*cZLDpI|I)QGTd7@D%2wIf)-qU0 z8SFqA?AXUlXEK)oYnH*H%V6h%%VHU9&i1+vs$KWjNl`{bHX5C~0PNPs(7g z%BcJHW9Am*%y2(O%DII)Ly6TYgC&%~nw7ymDT56ugMF&)_0bx;O)A52S{ZDPlIh?y7p;reCF@4$%(_BrxA*G0`u`6t4_{^z{sB$~&cxpU{v%-xyQN>N@e@L90X zXG>)R$=V)mV5eKs7FKp0tY@^`5X+E-m6L{X!`&EH?i0fBeS3ASGB9s&UOyc-k}&QO zjf+8|sg1x5<34rcMscH|bYHqL95>c-ZK26!9AUy6TW&0@5S=KH2<|hU8_!K3jN8Cr zLwaTm=s&bz#882oq^qR|pDZxdp%|8%V(GA`jO#Q#Q;qxF^68=oZU#3~;_NkH5N!gw_9*0a};g1*(O zwCy#xpn@FzCZ5~KZ6=Jjy=vIdUVW>y$?MxIzk-h2YU#fu$aOop3QcFoNA%_OKCf^Q~pTQeWdyo;$)F6UYGK zBMtn7W$x0vM&EJY>$xoMlt6|m_zdFg)xTTcVfh7B`VJYETQFjnjyp#f14OO_1`mnN z%@?=}x;lF9Joke@Mk)<2SyI0Y2>B76=l9FY?N`t*H!nYbu)tlF46krM5oT0`<#~a> zWyY7?qps-@%XN-P6UbPl`Ax!j*`t={pkA-OeG&U@OUSY^fp>ZC4tGx=6BOeIm|X1~ zJ=h~l%Vqtl{K`Gi>n?M@aZI|vq@hEM?-|Er2u!;2#~&P1S0Iy>)_+-^E%P_O<_IQ} z`&%_z=>rDz)p7smxwq1Ue6CpkD=-;~lMe!uDJz}`OkG831nphz5%kBqa7;ac%$6JR z9P+7WUf=Elua~>w-2`G$stl<5WWeCWe1Z2+>WqZZKe%XrJ|jk@qg zd|6BrA12LJHkx;A+&gc0UX{Li{d-ht+O>B?@uc;mX&wOkP=m zG_7Mg%?BkmX^h#YcO+ z?i<}=fhyC@%;s|M}Y$ca!^r&1#(1DLj`hDQNsmtN>L*Oa#m5J1ad)9qXlwF zQDX&iMN#7fa!pa63FM}tCJN-Pq9zNK$U{X=5y%roO%up7MNJpTOGVAJB(AAK7FhbM zDHF1Y=NIyrpVvy&QbD&-w@DhsGR*IC%jz{TuB*K8=W5H~S7vsXO zmhv}AU|kf8gM#j+VsY3ElW)BkSAMm?a!Tznfi)=Vgur?!>N|n;SJWw-ILP8*{qqKo zl&-!0Jp}#?c0+VYXH=8a33S(=!i1lFX$ zYXZ|+$&z0Lrj4R*3T%v0ds|>*6?Io&YbfeIwjHVGc;(MWxX8Na4H=r-tN&1e|5fSq ziDZM}Cnz?*3v9BYo(pC+Rgr%PY=)v<3T!<^y~1JJt3R9#9XYT-;QvNEy0`orfo-VN zzr`LiWaxmwsQXvx>Ak=NKYCArZLL&z3)&lsv9G|kQ<%TN z<|s-Om{v-QG6K_5QNaS+Rk_CWp#oc=7=}qZ`ELT-Q~9%kpt~byi$2`LRbR=A(MieD zPpOO)boZ6Y%BYO?VmPUCpi)^?&^=NrtD&;G7sE@HLzK!mLH9(dG}l6HZ7)VI)ecu` zlLX!GN^Kofrg$-KQl)Zc>eB^QIsWu@1y(uR^z{T*Ij8gu1a_+8BuijtDyp%-D(8s4 ziNGo+gua=;DqAh9Z(+Ij_28DR^sS|3Xd|%7)~0VKu*;P89RzlzqHvw9QB-HarJYNA z-PDgDt)U^glTeJnqH)5_dW&xGsy3+xsJ z4iwn!iW)5FUMOQ9im?y#VgzaIyOhci0=rjHqXgXt#cVXp#&|IX$?SkqIZj{?E9x_W z(<){YVK&K&afca`pfhJkK}{iy>#+VqdiCfp=%>j!tp8lj>b!1!1pN$!%oNz8inH0a z`;`1{-TLJYE*K=}zmQC>=q&IuNBzyiow?c zdr?vA1@=cpZM4kU5WsC#d~LC8-4IY`oASqYj>+Me&K#2~usQ70bo)*|wO5Iu9fym6Vbz={*+9GZW$7`zm+CzSwxhafX zv21~UV!5&@nVh%yZcc|yyUixNezsY%|9W#>y#6k~R^M_9+Gnf86Xn;g^6OOjb<5Tu zvU>ZOtv|42yk+^08pL9`yki&{zrE4UZ~W-u5Mr>fr>D@Wp%4^eQ#pvrXQt486(A0u znPRzd*4@(fY$1Ig1@PqT6uLheV%)hY^kEEy@A)b8d@RH_=ciaEUv#&mUMQ5y%eJ!j z4~3+_^2ZNz@mhFsF6n6rx+J}By)@VI^JRBS%gcq90YAE19$hXZ11tl7oJ)pST&~O| zBP@&L*D6=%TH5{OZnz_n!(a8?L!q-rCC9KNpfQmVj$>@w)NaT+5Hw-7QV8 z7k+WW-E!}Gp(XOByJh4rO6h*1&~gxeudj&cv^;n?*W&Tm-7@7-Az5NEKAwx$HS%l1uaZ6| zzve%Y^qVJhEz6&~TNeLTD3?{AD&;X-+2MEP?`J4;|8TcVe5RD*bEVv5D>Ggcl9iTI zFXrO4%O7(sAuru6?4N~}27kF*sI9F0ve5Di{yuCg+x%5XzOvl-Yc5`gypmqI*K^4_ z%hK0#Eyw?Mx1{`CXzBRI-Es-#bCkW_6p{^=7jNcT`v2>0vHVjgml1E3a=)!?@lN^s zA<6~s-7Ta4RZ7qIg=B|i;rqFy$P)8m?!4cKyXE|cLb{$M?(+(WP5c9qsv+)l7O|@e ztX=Jv)CVnUn`rFnuB1$^U?a44WpE*dWFMX9Lgu1~bVYHP9z;PO>0p?rgW(ts>J=0@ zM#plfTFV2JuIRG2%x<_YgtXg4o-ze4|3iW%PM^(<>= z|4Isbkvsh&%&sbxv#Wi@s(E>^aS^b4P^>ryL6{<(ROtT z%Chvlf#$}*nBAKiaVa$%EeCfpoQ_xQ;|>Mmv%PC@?ZVx}-Dlp&dGr$^eC($V4X|mqQ`};BKH& z_|Zo>Bo}%--oemLo#nvnexwNj_oYuelSFd}CK;}qPaz_uc_dBICW<##(%Q(~r*@UQm-QHx-lNj5Rk}tuhy5Ux-lWn` zR5~KxVPBxqD^>cYN(U7DP`mkFBT(TYV7VX%~t7YDt$twwLKj6X(~NdrT41z z-zr_Rr=#s)mENqm%NB_=&KYY>su-v+}q*0gGy7CzNFHgeH`{pRQhw3 zKB>|!eI54cDs5KjeJcG%(P8}@p%3ZjaIrP=|ddm0qam!$TdRdk=G%HdE;tD*e4m>xMh*>#Fp4l|G=-Z&kY1CyutmRC=3A zKU3+-BOLa<6g_8zBlNqf>arspra3CTNTsi+w9hDqeRGwbsnVxZn)}pYpQ+NHsq{gW zey7s4N6T&VMms{^t|0j`eXi2cV;tS|R_V1WeNUys#yadftMp=(zN*r`W`}(Xm7b;2 zr&XFCC)>x4bA&!YL2~GaRQg|)P8jd#<`b3Pq0%o@I_5KneIG^R-1DXDRQkS3mzyBl z%Qm?xy+oydD%R4zE}OQT=x8=urO&9eev-qczDiG2>BB1hUZoQ!JKBy=>76S5hoUik zJ~XCKKCN+dM$*p;<>OM;cx)gYowAOYV%O50h>Xq_qevPy)m|M*hpO}ml@6Tdu<57L zhg918bB9fLmENt=!gPmCu1arHX_pxen|6vGKZ6v9{$5qxe5S*6wMxHM>8x1}o24rK zT%|K+J8b5w^kbDyn&YsUrP6m)y5<)Sn<lENyh>kE=}L1QHltMfj7pcC z=dc-~(#KU=obRydtI`Km+KW1D3RHTRqHj}2=$#ihOt-4EcA zN~K?^bi>6Cn_7ddaiP~$X98rO6ylUY;sh3i%M(O zIBeRe^w%o=PNkcE<*;9=(toLRgSE2FptW-7C?e_a#VC@dt+Q80(zz=AP^A;TcG%2N z>02sY{TqkPWR?C&r7N#@*qBxN2bHe4!C^B((JMAMLJ!&Ks2-%!M^)N?lf$OBO7B-` z<7S6VHgEW=!;3MN2mt^Y_RHt9;LqtkR=Y+Nx;0#jT5|Pz2Moy>c^IPcGIXJ+YTW!A5q+ z?Q^)!RO!!D`k+d`Q|a3K<+geI9d}3D6(qZUuF}y59NqL*>9s0-Po={SI_x{E^kS91 zs?xrP9QG|#dX`F`R%!mQY#)2r5&8rL$)O)o>3>x^;af*HpQ!W>m42bpF-IKseN=j# zO5a!Maz|zRtfO*Rg-U^lyy=yr@>7o4$8lTO_!!B-`pNpBN>@8>=Y#Fl0ViZM`~*pH z8EzDH8)?WDJQTWc0&d!zBpK9nl0?(vl3FOKxbL9&@1VYt)JQ1JLSrNP{45D23u(VA zB$Ph-j>OQ(-=n(y_b_}VsqZA!{S;K~Q&2xj>T4*?24j7t@dl-Fz-bas_RwahNtj`e zy9>iG0zNKhm^k|4G=@3nG>O&hHD)Mn_EO_HQkJ@$funu)DE3K?%FS>coetb0_jiri)0>M`~&H)ec;KAqp{aWAgzQ? z9W@V(gXy8mqy?=UPV{uqMe+%KcnNNXULr&2{>xBVm!T{_LY4gyDhuC0p-nI1VbO2& z@sA`=^VC>J8SzsolvecIB@&?d-I%VpO^hXak3f6_a3Gh$u#Aog;s#NCi$$bet`dX! z9^*w$Fif9jk=t~qi*)C$+|bBf+z9+T2LGBPw{a7TxWb*fgviJuZffLSrdoSq<)#;L zv%R@FyE&?14slUCb;)w|Hr?JLZZTdpMY;nhjKM|RmqpylB5uuI-I4a*x}(M%V_B>2 zgwj_L_qExZ`$qAiyS!7E`v2;sv$Gd(ZoR`vy5fY}vW?rhm$SCFa=VJSz4rcdjlrt^ z_o4s&wx)mW)YbdXrd^zydUFRHEgSr2%e;~;587Kc->J(|H`TpGyoXfrb}iZTu)XO{ zUAC>|@yH_GlEzU*T$NqiNqYMNuF*)I)oYFU#u{>_bvZ3rG>Mii&PHqYbJdHu__d5% zf>zWPaft^Hap&<*5qD9tOK=fgWXsEF zq`U0R-LM6S^=v8!DErijI@#wfI`A5a&=eRe%aQps*~Z;B3bF|=^0LW8`W?J^JXUp3 zV5}~iw|wf&{qFGJ+~%Kq?#;b$;Ffm$r#JV~fm^GmE5S{4lY4tb^RAOnqqT^8qw26H zoqe5@F>>$Z$PA)EwtY|cUMIl@#>r3`dINdrdw@ zjs_Sb z9A!DNn#NGIuffK$%CO4Yg78MjHH?BP;=#6gEmy8YR4{XPl_R_IFFmlq)Duzb5LQiu zMQ`0AzRlxBU)2TbC;G`3sP6J1E*W9ewqKq@i~){4kGE~reEJ@~6{AjN9Px4h=C+4) z-+1%wY@`2Xr>-l!btvLHCisi~azf;Y{;G}x!~nTtK3DD-JBTPEQIOAhqNuV96ayW0 z_TWYsBb|aP;@#!0%7|rT7v1R7+a#D2(B^lDUpr}Ba&@qXvjsi$5Q9}cgoq)fPr;`j z^&)!-6+>k&z39k0xOwVBSKJ}x%8oAGxV%_iHtt97O2z}I+g%usDc!h|SV=Y>M6>Ub zU~i<2F-VmZV~y41xhCc5jl0Cpt9V={(ImGULJy%`bJjjh=91lDmZL;@&*z7UQK~tp zELL`!19_m)qP+R@pU{|lxW(Chj~G4BC!ACftH>RWr2X!ZU}f%O#aNkrN*CNigyHvz zyUn_~h?4`;K89W`wyr7Gl$n`o?vwHrKPwTbeBWSOwRkaJHXTnJ-6ugEq`L>{+|RdP zU2?3o#oDsb1hKYiSP5c+ZCKvqy5qv^?$k6)b78hlTosmEE^TlcQ8WK zN)WxBj8eoD*=VYmq6#8aOf3%Lkt2w{PEFIqG`Z>LVw$RHx|m+v^fyP-{+{-X&JZ)? zW;5uz2S~43^!x)--aNIG*~C8Qben~f)%h;VlbLR;;<&1~uf6%%jxGnv(Ux?A`+$;8 zW*Do~cJ^Ys{%ACl+Iss?M`d9bU#NUic;QHC$h; zFQ?9zH1#p@Gv^-Sb0hcgYZ#`8U+2w#?Pxa6saZp@q1O>88)p_d;MkCwL9MYh&fN9&1*`PXf>(6hyCx$$l>TNOhSv58X* z`(-b5+OH(gd;ra#+M72Oo65}(iA`0_n~BYwnje*$<8UfYu!Y8O$K3Lg%OwfT#pbfF z<6?7_uNGnp+jXlPZuI=G#8b1_SWe!*EBO?=Tx>L|Tq>JuOR=Tw@+7VJ1lRQUG+Qc8 z(_v3YxMqnlRrX;#=QtQVnI(8PC%rrLcq#|gUTiOWxIkY>O)paMHxlZNJFy>~8x2rg z;oi-DLnpcFq;{1f=E$zD(l37_ChZbWW{O;0|Szh90dSIm{0 zU#C7#Nm-v8sJx}_ZMiX4j={r6HqR6DWb-?8&{GU{x$Q22B?&Np{C4Z1I>73Gh zfH**I{+BpFm1+aUfl8|Vbx8MDk?zeQuH-teF!m~C0+Uap=d9d?-$nmBvaRc^@VYlN{*@je0@Kd1*_g$10lp zf&^9Kik++~#mOh)C$bYgT?r@2hHaeu-Zo*RI8x>w;z(7Lqr_46OH+5bWPhur2@i6< zwpJS($`j>-Rp4)^(_ytSPnlS!YjL$PSGG5*-Y0o7tMSAp?*$2rFyaigy+Lyv!I4FJ zFIUxlJ?!a=KS;2#ymNoivgb(YjbrhYtS)6rJ{3QehwekW{z=Mt_{pm_MjRu<0BZRY zm(LnwyzGsJz9;(NHKlkli)Oh&;QW^)$On_ESKWbh43=ns9d*1oUhcIl-T9J)dP&!y9R37xg3Qa&2QNvu_A5_jrR>eq zX^wyo%DA>_qE(#~KW0)f)$WJpljK?Pmgd+w_;&xRLV4$Ec3PFMjOA3>E^Uf8?8na} zagsccisB?yUQQM#%Xw)#LG`AOj-Pc-E^&G4z3eUv#loTp=|YMU3spX+h*O+=R#8sG zcdtlbZK-{Tz5P^isvJ_RI91hrnmEm=c}=Bx)7K=hm()DS-u!d%bGdoE__?b2bP-Sd z@R-OxqQs9zw7%qsa5&hG_!;61*<~^{zb1YW%8h|O?IRZ(oL$iUuStkzn=wYdFm30? zEOD0XD}(C(#;LLm4|}Dj3bxug;vBg)leYgGm&G>iDQgW#5hH zo;M_%Y@@f|kYG=z4GB#)$W3ZEj;C$LGOF~H!u(S@J9KZ0bnoS>ZK1eO_M1&}{=swW z?aIdJbUJOfZH%^=S}ZP>TQsG&{vn~BB~PL4)c6)#YY7j^2~M8UjczTZK}t)p?j{rSa%`;q}?{&adPZ5MyW>Z)V%n_SSBu$ zJ8Mbf-r-xHMKteS$|V-gP-M)P?a9;m{}MkjSXA56 zj{)67=VPGAlbNS@b=u{MaN8u^?`fqyhn9U`V(#?HhQC5wArGfL{pnw1w$+#@H^vZkn4!=fRBl8@} zeLybnqE$X1mz@T_%ab|s|6_Yc^QrP2e6+pqvfcKUQlUI_c0P1>mGV|#t+-YWKX+ae zHkjni>&sTu?8Y@BO-L;~4a3>?wfMDck}rO(+6lf9zmazW?rn)PXEzQ^X{XBZDbjbx zhATa7fS2{+df7`~alOjR262P3pIn9)*ca&s6yGE4F7Yr=^0HCfD0>-1a|m0}LwQrU zS==ncA#@I5{o-uf?k68@yL(ExRop6WmD`S_zYsRmtT@~*ZkOSw;&xT6JH#DMM}zsJ z4)&IE|GZP&Df=2P?o|0I5{vBP=92BlhgCFNW!nj&Rb{(N#K$_SBdPGCe)l;oEY5BH zRNGCpemX8$=`$)kDlVSb110y-Vso>8Rw?!eje)9N2zyAeJ>F@2?EX+G?m0Z*#`5hJ zcgq8uBkooWaF4i09w2w6ru2b}er|E3hmC&!tLGnWdl3dk-)mU^Ag8!K$ldJ~@%RWg z81w0E4eOU6f1IOVSnT~sDS;~QMf6G@>=*aT?Z2e4TGr3c)?U4L95sf>mrC>H#a@s8 zZ?CK5s1Aw;Wv^?*gQ`h5B;vy`>GLV2mv!_r7dEOwdE5M=DD9IGPv#ijL`&Cd^R~qS z9Q&UE@XE(ehsDEk0N;p*RRMe}e(M}Sk}DhKD+Tb;M>BM^D{HFZ=<)df?hz0Duz!(4%@jCe+N zc#vM<+48iGo;9%gLzLIEH9amGeH?oWV78uJFFkH@x|_Xhe{$t?3wYU>EO+YsZuzn? zT0Z#Poo-|=)889z5?V*eIOrBbd(1hNRnxYhiuT$gRNkHH}v~Q zr`ONMAjd-R$#k9v8x5~V(8%ufmEyI(5ni8C52I|5Y-B4$+q!-Kk=N@^UX^Q$&O{SY z-hJFO#uSZuA#UJCQ<^HR^!X-z48s7~ko(zr7rB9ZW62Jm7NvT!ej&D}=&H|XRkxNm zBEKgSFY5(+Px^k&;$LU(n(sSabF-1-<-*=HkZU(21VLh3f@@Kl}J=zOnk-yB~ z=2gbbaOdy|C!-m#K5o2I#CdpblX zd9yzFYp^^6&d+&n;W@E%Dcd?zeeyk9>5N}O|M6yHyp_lDCdmnH8^R1Wj2kL4`jpX zk^r_Z-5H4ccYJ~=;-_HVQnn0RnX})3)2X5yTHi8kp!5lVTc+&bj)*k zY_toy#M|U|Xz5vU8J@|H-5rb2DU_{=_fBpdyxo>am($`<_EXItwy#9V@0>mUaM})& zY2&hNO|hVO(O#CQUR0L-Qhshhlfu||X@gjz-XLDto}$v_VXQ&(3OOVn5~sr0I{2%L zvO%7sMHScx+O!;7`=f*Dm9f9Fhd7<9uZ(?Fr_C#)wEGqpA)42=QE8>GQ_<<= z*;JrR*_Zb@((zf*aT-{GjmL*0xDiur(68-}PO;UEtH7q?zXN|B#|C-Y z_6LV6`n&=gl<0UC^;-RHHT&mB9@TMi?UV0y+zzO_d5ilT=`NiZX;MWtopRx9aGcaf zaR+am?l7f`^k^x5-Z}gnhab&5W0-vP208h9=j@B7g(L0n)8XN4ZLFz&I^7=5#^YI+ zew8}L_w-gY8yfdm`g%|C17{Y_s9#0vMzNJc9H;RpP zisX3|YjVC5{9rpFwQ?XUBjpPKZ^a#nM~Kl=xk?^VKFU53yDQ^**%HrcgY3Z><={M= zTFTEPwNhx()RbZI3j+T!`>2)9BHT9Jt;|L$5jCjH)(*zhd%}m@f%=msQoCa#7XT%EhZHrQA{Hlyjx$>mYi0Ri(kw&DGctr!>1-twfp;7u$1u zWl^WbmXc;VN18p4wa>(g>b5j1z6PW;J8E=FGo7)wGBP_js6ooCefjqiIEa zc~MIQV@-K;#J3Q#YOn+8(3)&;CG|!L3-t#I>P;8Vy?wRBfcHf5w%wLitBLK_P}+72 zD<>~>V@)~b@6@y>LugznDewM&rTj8vGrm**UzfJKD&>vw_U^Ld?F;Qz`#)3uOg!?e zMePzBtF?BCjg`1NZ>+s)*?Ve~AZPjcTJ|j8l2Bq}eeRs)M%%`!%XcI??WWJ2 z-;5EjQg>6Y((>H1#BNI5ol+~Aevu@n)`=wh3TTr{NiFaHE4Ad^)cZeoQ*Tvjy-K!s zSG|sXZeOJQXKKm2X|2=}OZ#PN$<*?8-awnCl(M$IjKkTP|AMdAr|GA&~*)uIZ!=7nN(*JWm^)F>V z^)D^Y{N(-A?ATAeo%2lkPho`e+U1NFo}^9n7Ao!*Of0jO!9CwZ`K?Nk5Z!hwbC(<- zXUKWZ#Ohg*4MJI+t;^O&xs=_+ZbkV@qtoa)lV+x7nPw%*N18X9cbrK(TwAD}W`=m8 zeW(4vnOvs2EOJ@OnYi*?4K5z#7Va>26y;U!F@Aj6#0TZ0uE*4J$S%EfLQ+{~LH zj=NoP`=gcyL-5MaVBGbquKZw%ALmJ#_v$R^E7xGIg@9)XG_mEDCc>8W%m3U z;o_}#Bua;iNVYK7Rps#JG`u%$vf1$s&{pi^}XA9cSL#G`xoz9oXIEM zr=<@Z`7HC<;%KQRlV5MYPyNQCT=0y(1s9&p$kG6qr4vaH1s)VDw|h!a9KDg`>5=jvPhP& z&%>64E#pk(+{=ZQD~EDdx$nxI=1k@D%MU9*f-_arRSc+z4#Hi+{lZ0*apCpDvp7?w z(UoRYnvL>FrFWH(V-cAVZ6eyE{5)bw1pGyq4@R7ixX77IZl)kpD9YNVEK@ehNv8Rx zg($a}4x5g0rpVcmDY9*9)sy40K0_E(gE2_dztV^t4ECMyhHjM2Mn*%U4c2O*{KXym# zu~q2)YNq4Of~P;d|4Aq6XzZm8i$#S>k!u`4oeU>DQcOSWZ?SEXqHisfvL`zl(8rSOOtUe<9P;_ zq^_}U#kvtFyVw1+E-tIOi|cNwi>a^sBGWaK=S-R5nTeToP)^KTn7IVykC{(0f9Fi~ z_%J9p-vgi2L>asrN5us_$RFa{VeOXVza;|0|T&>%XXvHE-bF zpnQXHlo<`$HRy<)bK5Cxv4(B0 zwtdTtQkRnFA$tB!j+9^g!!*iQbPutj&O(Wzl41lH;I z98C_gJf|RMR1T6aXGzZ19BjooS8{&KdB&MKf8Y6L=R2G!*CjVFH<&YZDc_}5mqe6P zx-9LooHON_Pv-rSha~A5-8H>yCTHr_zuSavlQ~mH7$d!% zjZeT1HD;?BP-AP~m+_K#CB;EZHXCDf@;{I9k?NzA`eoT{HN+(MZ@rq$&UYd4)&VWq zof;l45l%HGfu^-*KT*s#w8d{wTdYy-@DQA{8_?#{G~?)@_W0Rpi?wM7JhMjGuOnO0 zZW7JVym^}Gv{@5YuvW`qd$AZ3ztFlY7thrNNy=T-VH(r4uIyr^D@z``QZcLD6+iV& z7FuU@!;gBSe45XWb|Y`Cy$9l_rBMb9W_L>E*&*zHshmEHt!Lmd<<&os3Cw6Z{&V&% zH8x@O)>{+U3>Q&a40*(AfuTlNn@z*GnvUvuZER|1Z zv6(EVj3SGnb82f3(L-(7PKv9}7Pg!e_xQPNYt}Z_%1mb(wuU`qT}Ij0QqXiE>%yX3 zx)`5lqFld}^_9xQ%h+J4yt#rs%Gn0Bh*@d9un)gYulPT;p6#V6Q);NvsF<%L<4~LN z@GbZ$`jAqM-^w$V%&e2_%M)eF9&TfQ(Q4o7_+0BrE4xo)i$8WqZB|>EZzZc}+XyzF#qZ(6+vh*Tbn<%YW4Rcbes%?w3+>h*Z zmK?EezRE6SwbDFT8((AF@V36nF+WIvdIyn0XsfbxY z>ngvp7o?%v4Er$GCBr+DLJL#llsiMUD? zJ7t$z8ah(LS%afApGgB<9;4~zV#_l8x~XJ$%wgwhy;f7RTH_HU^)Kzo2(U8olB~`U zif%Y-w?xe)qLU4=>5BE|bM3>)Ak`!T11nwoS}P_eL0b3@V>EqSi{~XlG6}YsJe#EHAem%M z(=2wFq)R5zb}tsqD9L0I)r{9Fn{Mb5%~UOxnF*Ii5l*tC2FbR#-mKKrVFO&{pky0l zr)|C~lE#u{n$2?FS`EIKpet!<%jUMEiDaB2xERt&s?W1|>Tz7tQ*}jsMmkHi1*|polxC=X*BD8-7bq<(wr<_8+HtzydqO(Cn7_f;wDezK-L)_A)Z zWMCWYDr?^FnldiRrZetO&G$NT$J*$vCc(u;>g?^#Y1+CjK<8Yv**0VibJMnRvB%Pm zjJA?=?F!af)?2%sHOQ@`cZPbbq=2( zOvCAOC|&!9`to@cp&eb^9e%-Ca=P2*v`Vb@5bIXlC-cyHC{BCOR(Uv1dqV1QYHjUO zdyi2m+SSr{&ezp$bP?*gu9dXW zUa)l{w$xr@mASIMX{|jfIX}=*`8{;l+u~z;X~)|Z zgG-hZdZTsxAnjh8;Qj!SBY=+LbPj8D<`kudL%O+V5;Fq9ACtK5~CEB}EQ;%iZ%l4*^S8J~q&-*#D!+Ln5 z_P#pR4{X%lbFtsz#aNdYX`k8LttisIv`@;S-P(7>Zeqwj$<1SSK5n~|$zA%b_JiGa z#WAhmiZC{v()zkO28z}BR%s?JN`TVtr%PHljbl-c+6>CxWXoCK{H*oV*cQd(hPJZg zGwGgo25X+l+{Mq^=ovqTXDZ^yZemf^WpZ%p^UPGHGqV@vStghHi{S~!bRktxrZah@ z7s}C0SF#Fa5tGkOWO$Y`1)91HuW5_h^o}U|Gd(neQBGodY7-b8HKT z^ml2)^fSAdnE@_;G5uXb7~VCO8KetmcwKE~Fz3PWTre|)>w>a?8O|+4xt1BhdorW= zw#=veQf9PX$BfYrV#ez4F=n?&W}MqRX1u^Kp9y^!UKq$s5Eh_Z&rB39qI|$iGPpCm zA&i-9Xo#{CQ)rmTn0W(brWg(aoMEQA*J610WM;bi0F<9GGu(HeJi*L#f5Y$|0yE2_ z4$9`tY>x>j=QDFWPNKZVd|@;&ys<1}F}6Tiz|1ouSmOp}zVQ~yKN;#-iQzqKG7CJX zFbh4eF^j#jnI%3om@j>j%*=AXd}f9JPt3}ImdvVv@0rzs)0j17a6=f}idh%DmiapP zALg5oY-WAPa%MxwD`s2R2xfb^HO!83Z<(Ftn=nNcUNY8-{h3{rhBLb(CNX#`dVS`{ z8ecG1YW~9f6xWLRIqnp5Ek2XE9*-G~Kg!&wb%Nn*{mk5~{fOafzh!PE1~PnNG;=2r zOO!a0xob|+GWU{ZG53?-Fb`6?F%Q#>%%k-E%;Ss(%&!?2nJ0BSGr!e+%skB;%J7*Z zncp+5D8FZ()jP-V^?qUgs6Ux`S^pCADytgvx^XV^rg0DEZMHx2F8c)YKKl*xzG)@q zL$lV*`)2r`3^squd}vXTke15{)AAHyTlFGl(rPaAzSRbzZFPfa+Zc#T+eD&m+nuABKO{CbBF-`)+0 zfA5FHua6h;?h}cm!!J*Ho+KymzSUKTk$zT*>}P_6Doh+h*dT@zs)A`*o(U0R!8B}r zuxengY%CKdR0nfmw}RCG9Q0o70kz_5G)PMn~Mia2lL~? zz%symxuXnc7U}{9aGL-#0sXn(U|0_z#4;<Uz?y)S<4=P%1;Z0-ux4Nt^k#R!=78n(jR9K#hU;M>v;?cD zp9$6qEJ8m5tTk9AHv-lMEK>gjtSy+ytu9zQu*z;RVC})8+y;Pk0E=;J57rSZ+HEsf zC$Oq+3&C=jI5Shl?PtKwfYscN0_MUnRtN;^0#-xNg5`l#$NX?YSFkwbL731Dtfnvn zEFY|v@CjG}SiEo&tUFkOunnvSSZ#v_tS4BK@D!{U7#^pCnR^4)F+>3N0ZcZG1ndiz zYUl>m4=ly71FSz-y5UQ(0bpr{U%{l``>JcW1U3jP!`%yPFjzgqJFp>Ona0n+hJrOP z_5~XTR^Rv?*l@5c<90LPCx8t-jesKn8yo)t8wu9PvkllNuqK|VV4s3zdwvZz8myV8 z1#AphQ_sJ^#)7r*ya{FoYwpzpY#dlCujXLm!CHFF0{aZCjn_!931H^dURJ<~fbG0i z08RpI>s=jeGFS)iV6Z~4_TC-Arhs+w&IFqZ*3tVG*fg-t-rs|L4wmC11w9?Ci;ooa z46t0E?O-#(y80{yn+2BV>jF0044Cip3~&x$H{T9`Ux0P@tqW!WEAYJuHW#d??{{GH zzfvp4^9?%wS71*$Vdtj@KC1CA+^4z>YoT$##X z8^O$FUW07{`>f1uu+3oOgCfATfK3eY0^15UA$S8 z+HQ}5(XeG;$H5kbO$9pvwy<0|u#;d*$_ZfKfh{g~8ti+pFUu8yodR20egxQQu;t~u zf}H_dR#6)9S+JEAr2(G%k&oPOl%I=JFxSy z^}+rHI~OY*z3;((h?S1s4`3H!k^Ke+>{2YUAOEx3INZA7ayPJG<{x8mz2kU@V=h-i z)CMi!)oO^^-~x7~+DkB3u%D~l0Mmi}RJ|t{2X?)B3ost+T6GJU9_&W-F<@?Bzf|7~ zCV<_lz6Q(ycC*HIFn6#!HI{;Tm;rCsxB+McyjSBSpeNYfnyz48U=M0M2lEEIUlV(P z!3XS7P3!>%U$BR9xFQUGV87!3N*iYI2YVcc%h(VA_FEh-V}l6xBn~-a2n72*4mo2e z1NJoTK4az#L4eQW&H)AkK8yE;VF=hCasPsag1v~(1uF~oGQJ^L7}%fjGr-D$y^6=t zYbX!)SG+Wk3SfW7O9QD0_PSPWuyC+{YLy481oozuG>{0ecjj8sNKAllYmWhp1bkn+ z2Urx?zX<`1V5rQc5GH|TDjK4}J|v6*iveR3@|Y+?6()|5#AaYs!L*4rz+%BPi3`E1 zfw?A*0jmz?l6V%Z1{jyP4Xh^a|A;QB0$?1VK8XX2hasQT9;_CakdzEo8_X?fGgtzc zdy)k#5zLVE2rLQAm~fk2IkO}5r=X0=nV1ac8fYk>RQ_6!i01Hadfi(mxlOow=frX?< zc8$P-Q=Wh|1}mF#4lEliG_@>P6R>irW-VY-z_8TOfXx6aq;>&o4pu((7FY|g@YJJV zEx{_L)dFh;7LgVN)*7r*+5)gPV3BE~!PjqXcV<}iZSgnllUD?O=VuQtMK%eqbq?JXn9Q^tw;M27sky)&Uy`RyVU8*dVZs%q3uh!Rlp>0~-RC znfW`|P_PD>KbQfB0oJc4CCzZata?(?d;-?6UQ4hMV2$g=gN+1hRL=@F3am-J#bBR; zW!L)`Y&2N2dbh#GfHkdO1#B!>i~8PRX0YbB#mi1o(eg@d4{#C#U zfUO&ZgG~f$*FX<839M~{j$o6)Iy6WDD+FubU_RIsuucs|flUSL*bq-q4Aa0mH{`)S z2g_-=9&9>Tmxi;zW`N~pNr^ra_kW~omXztU0Q0gY0?r1@&*}*_2drC`bcuZd);&wQ z#4KP1jfR5F1?$P6uTn9M1+3$c~1Af{f3+x-P zu`Oc2)`N{{A#FYzz{a(ZHlK}P=9bUFHi3QC@)Fo)u<@-?2GokU;l-T z&Ue6m0Q;)*aj=VEYjT6ZE`hDfC197q)^voz`pLX9PBFChAtDqega#c zC+)01_9xgehGF|OqY>}4Tg}ZGj`;JLd_BHC-+<4;zx8;9t>9M{vz0cs zsT8)e6t=GvcI0EGk1&@4V@hE)N?{45u+&o6@KV@V8#7BIwvA3dxfH{D`up}-fRbkh zUo!ld{Z&fae?Mk!q0S8V;l$r9!Wqh}YALKvDXeiRtWPOyNGa@7zQ;#v>^7kk!_P}$ sbJWc6FCK$s@+