From dbe63e1ae661a2a873f8fd1733e67667fb50d10b Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?=E2=80=8BLaraib=20Khan?= <​laraib.khan@lampromellon.com> Date: Thu, 7 Jan 2021 16:18:42 +0500 Subject: [PATCH] Quotient new corrected --- exu_div_new_4bit_fullshortq.fir | 3256 ++++++++--------- exu_div_new_4bit_fullshortq.v | 1062 +++--- src/main/scala/exu/exu_div_ctl.scala | 29 +- .../scala-2.12/classes/exu/div_main5$.class | Bin 3906 -> 3906 bytes .../exu/div_main5$delayedInit$body.class | Bin 744 -> 744 bytes .../classes/exu/exu_div_cls$$anon$7.class | Bin 1694 -> 1694 bytes .../scala-2.12/classes/exu/exu_div_cls.class | Bin 11057 -> 11057 bytes .../exu/exu_div_new_4bit_fullshortq.class | Bin 126825 -> 126211 bytes 8 files changed, 2155 insertions(+), 2192 deletions(-) diff --git a/exu_div_new_4bit_fullshortq.fir b/exu_div_new_4bit_fullshortq.fir index 56a5ece2..682b91ed 100644 --- a/exu_div_new_4bit_fullshortq.fir +++ b/exu_div_new_4bit_fullshortq.fir @@ -9,70 +9,70 @@ circuit exu_div_new_4bit_fullshortq : cls_zeros <= UInt<5>("h00") wire cls_ones : UInt<5> cls_ones <= UInt<5>("h00") - node _T = bits(io.operand, 31, 31) @[exu_div_ctl.scala 958:54] - node _T_1 = eq(_T, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_2 = bits(io.operand, 31, 30) @[exu_div_ctl.scala 958:54] - node _T_3 = eq(_T_2, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_4 = bits(io.operand, 31, 29) @[exu_div_ctl.scala 958:54] - node _T_5 = eq(_T_4, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_6 = bits(io.operand, 31, 28) @[exu_div_ctl.scala 958:54] - node _T_7 = eq(_T_6, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_8 = bits(io.operand, 31, 27) @[exu_div_ctl.scala 958:54] - node _T_9 = eq(_T_8, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_10 = bits(io.operand, 31, 26) @[exu_div_ctl.scala 958:54] - node _T_11 = eq(_T_10, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_12 = bits(io.operand, 31, 25) @[exu_div_ctl.scala 958:54] - node _T_13 = eq(_T_12, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_14 = bits(io.operand, 31, 24) @[exu_div_ctl.scala 958:54] - node _T_15 = eq(_T_14, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_16 = bits(io.operand, 31, 23) @[exu_div_ctl.scala 958:54] - node _T_17 = eq(_T_16, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_18 = bits(io.operand, 31, 22) @[exu_div_ctl.scala 958:54] - node _T_19 = eq(_T_18, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_20 = bits(io.operand, 31, 21) @[exu_div_ctl.scala 958:54] - node _T_21 = eq(_T_20, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_22 = bits(io.operand, 31, 20) @[exu_div_ctl.scala 958:54] - node _T_23 = eq(_T_22, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_24 = bits(io.operand, 31, 19) @[exu_div_ctl.scala 958:54] - node _T_25 = eq(_T_24, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_26 = bits(io.operand, 31, 18) @[exu_div_ctl.scala 958:54] - node _T_27 = eq(_T_26, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_28 = bits(io.operand, 31, 17) @[exu_div_ctl.scala 958:54] - node _T_29 = eq(_T_28, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_30 = bits(io.operand, 31, 16) @[exu_div_ctl.scala 958:54] - node _T_31 = eq(_T_30, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_32 = bits(io.operand, 31, 15) @[exu_div_ctl.scala 958:54] - node _T_33 = eq(_T_32, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_34 = bits(io.operand, 31, 14) @[exu_div_ctl.scala 958:54] - node _T_35 = eq(_T_34, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_36 = bits(io.operand, 31, 13) @[exu_div_ctl.scala 958:54] - node _T_37 = eq(_T_36, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_38 = bits(io.operand, 31, 12) @[exu_div_ctl.scala 958:54] - node _T_39 = eq(_T_38, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_40 = bits(io.operand, 31, 11) @[exu_div_ctl.scala 958:54] - node _T_41 = eq(_T_40, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_42 = bits(io.operand, 31, 10) @[exu_div_ctl.scala 958:54] - node _T_43 = eq(_T_42, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_44 = bits(io.operand, 31, 9) @[exu_div_ctl.scala 958:54] - node _T_45 = eq(_T_44, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_46 = bits(io.operand, 31, 8) @[exu_div_ctl.scala 958:54] - node _T_47 = eq(_T_46, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_48 = bits(io.operand, 31, 7) @[exu_div_ctl.scala 958:54] - node _T_49 = eq(_T_48, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_50 = bits(io.operand, 31, 6) @[exu_div_ctl.scala 958:54] - node _T_51 = eq(_T_50, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_52 = bits(io.operand, 31, 5) @[exu_div_ctl.scala 958:54] - node _T_53 = eq(_T_52, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_54 = bits(io.operand, 31, 4) @[exu_div_ctl.scala 958:54] - node _T_55 = eq(_T_54, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_56 = bits(io.operand, 31, 3) @[exu_div_ctl.scala 958:54] - node _T_57 = eq(_T_56, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_58 = bits(io.operand, 31, 2) @[exu_div_ctl.scala 958:54] - node _T_59 = eq(_T_58, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_60 = bits(io.operand, 31, 1) @[exu_div_ctl.scala 958:54] - node _T_61 = eq(_T_60, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_62 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 958:54] - node _T_63 = eq(_T_62, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] + node _T = bits(io.operand, 31, 31) @[exu_div_ctl.scala 957:54] + node _T_1 = eq(_T, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_2 = bits(io.operand, 31, 30) @[exu_div_ctl.scala 957:54] + node _T_3 = eq(_T_2, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_4 = bits(io.operand, 31, 29) @[exu_div_ctl.scala 957:54] + node _T_5 = eq(_T_4, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_6 = bits(io.operand, 31, 28) @[exu_div_ctl.scala 957:54] + node _T_7 = eq(_T_6, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_8 = bits(io.operand, 31, 27) @[exu_div_ctl.scala 957:54] + node _T_9 = eq(_T_8, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_10 = bits(io.operand, 31, 26) @[exu_div_ctl.scala 957:54] + node _T_11 = eq(_T_10, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_12 = bits(io.operand, 31, 25) @[exu_div_ctl.scala 957:54] + node _T_13 = eq(_T_12, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_14 = bits(io.operand, 31, 24) @[exu_div_ctl.scala 957:54] + node _T_15 = eq(_T_14, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_16 = bits(io.operand, 31, 23) @[exu_div_ctl.scala 957:54] + node _T_17 = eq(_T_16, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_18 = bits(io.operand, 31, 22) @[exu_div_ctl.scala 957:54] + node _T_19 = eq(_T_18, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_20 = bits(io.operand, 31, 21) @[exu_div_ctl.scala 957:54] + node _T_21 = eq(_T_20, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_22 = bits(io.operand, 31, 20) @[exu_div_ctl.scala 957:54] + node _T_23 = eq(_T_22, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_24 = bits(io.operand, 31, 19) @[exu_div_ctl.scala 957:54] + node _T_25 = eq(_T_24, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_26 = bits(io.operand, 31, 18) @[exu_div_ctl.scala 957:54] + node _T_27 = eq(_T_26, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_28 = bits(io.operand, 31, 17) @[exu_div_ctl.scala 957:54] + node _T_29 = eq(_T_28, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_30 = bits(io.operand, 31, 16) @[exu_div_ctl.scala 957:54] + node _T_31 = eq(_T_30, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_32 = bits(io.operand, 31, 15) @[exu_div_ctl.scala 957:54] + node _T_33 = eq(_T_32, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_34 = bits(io.operand, 31, 14) @[exu_div_ctl.scala 957:54] + node _T_35 = eq(_T_34, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_36 = bits(io.operand, 31, 13) @[exu_div_ctl.scala 957:54] + node _T_37 = eq(_T_36, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_38 = bits(io.operand, 31, 12) @[exu_div_ctl.scala 957:54] + node _T_39 = eq(_T_38, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_40 = bits(io.operand, 31, 11) @[exu_div_ctl.scala 957:54] + node _T_41 = eq(_T_40, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_42 = bits(io.operand, 31, 10) @[exu_div_ctl.scala 957:54] + node _T_43 = eq(_T_42, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_44 = bits(io.operand, 31, 9) @[exu_div_ctl.scala 957:54] + node _T_45 = eq(_T_44, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_46 = bits(io.operand, 31, 8) @[exu_div_ctl.scala 957:54] + node _T_47 = eq(_T_46, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_48 = bits(io.operand, 31, 7) @[exu_div_ctl.scala 957:54] + node _T_49 = eq(_T_48, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_50 = bits(io.operand, 31, 6) @[exu_div_ctl.scala 957:54] + node _T_51 = eq(_T_50, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_52 = bits(io.operand, 31, 5) @[exu_div_ctl.scala 957:54] + node _T_53 = eq(_T_52, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_54 = bits(io.operand, 31, 4) @[exu_div_ctl.scala 957:54] + node _T_55 = eq(_T_54, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_56 = bits(io.operand, 31, 3) @[exu_div_ctl.scala 957:54] + node _T_57 = eq(_T_56, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_58 = bits(io.operand, 31, 2) @[exu_div_ctl.scala 957:54] + node _T_59 = eq(_T_58, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_60 = bits(io.operand, 31, 1) @[exu_div_ctl.scala 957:54] + node _T_61 = eq(_T_60, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_62 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 957:54] + node _T_63 = eq(_T_62, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] node _T_64 = mux(_T_1, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_65 = mux(_T_3, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_66 = mux(_T_5, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -138,167 +138,167 @@ circuit exu_div_new_4bit_fullshortq : node _T_126 = or(_T_125, _T_95) @[Mux.scala 27:72] wire _T_127 : UInt<5> @[Mux.scala 27:72] _T_127 <= _T_126 @[Mux.scala 27:72] - cls_zeros <= _T_127 @[exu_div_ctl.scala 958:13] - node _T_128 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 960:18] - node _T_129 = eq(_T_128, UInt<32>("h0ffffffff")) @[exu_div_ctl.scala 960:25] - when _T_129 : @[exu_div_ctl.scala 960:44] - cls_ones <= UInt<5>("h01f") @[exu_div_ctl.scala 960:55] - skip @[exu_div_ctl.scala 960:44] - else : @[exu_div_ctl.scala 961:15] - node _T_130 = bits(io.operand, 31, 30) @[exu_div_ctl.scala 961:66] + cls_zeros <= _T_127 @[exu_div_ctl.scala 957:13] + node _T_128 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 959:18] + node _T_129 = eq(_T_128, UInt<32>("h0ffffffff")) @[exu_div_ctl.scala 959:25] + when _T_129 : @[exu_div_ctl.scala 959:44] + cls_ones <= UInt<5>("h01f") @[exu_div_ctl.scala 959:55] + skip @[exu_div_ctl.scala 959:44] + else : @[exu_div_ctl.scala 960:15] + node _T_130 = bits(io.operand, 31, 30) @[exu_div_ctl.scala 960:66] node _T_131 = cat(UInt<1>("h01"), UInt<1>("h00")) @[Cat.scala 29:58] - node _T_132 = eq(_T_130, _T_131) @[exu_div_ctl.scala 961:76] - node _T_133 = bits(_T_132, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_134 = bits(io.operand, 31, 29) @[exu_div_ctl.scala 961:66] + node _T_132 = eq(_T_130, _T_131) @[exu_div_ctl.scala 960:76] + node _T_133 = bits(_T_132, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_134 = bits(io.operand, 31, 29) @[exu_div_ctl.scala 960:66] node _T_135 = mux(UInt<1>("h01"), UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] node _T_136 = cat(_T_135, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_137 = eq(_T_134, _T_136) @[exu_div_ctl.scala 961:76] - node _T_138 = bits(_T_137, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_139 = bits(io.operand, 31, 28) @[exu_div_ctl.scala 961:66] + node _T_137 = eq(_T_134, _T_136) @[exu_div_ctl.scala 960:76] + node _T_138 = bits(_T_137, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_139 = bits(io.operand, 31, 28) @[exu_div_ctl.scala 960:66] node _T_140 = mux(UInt<1>("h01"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] node _T_141 = cat(_T_140, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_142 = eq(_T_139, _T_141) @[exu_div_ctl.scala 961:76] - node _T_143 = bits(_T_142, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_144 = bits(io.operand, 31, 27) @[exu_div_ctl.scala 961:66] + node _T_142 = eq(_T_139, _T_141) @[exu_div_ctl.scala 960:76] + node _T_143 = bits(_T_142, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_144 = bits(io.operand, 31, 27) @[exu_div_ctl.scala 960:66] node _T_145 = mux(UInt<1>("h01"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] node _T_146 = cat(_T_145, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_147 = eq(_T_144, _T_146) @[exu_div_ctl.scala 961:76] - node _T_148 = bits(_T_147, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_149 = bits(io.operand, 31, 26) @[exu_div_ctl.scala 961:66] + node _T_147 = eq(_T_144, _T_146) @[exu_div_ctl.scala 960:76] + node _T_148 = bits(_T_147, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_149 = bits(io.operand, 31, 26) @[exu_div_ctl.scala 960:66] node _T_150 = mux(UInt<1>("h01"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] node _T_151 = cat(_T_150, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_152 = eq(_T_149, _T_151) @[exu_div_ctl.scala 961:76] - node _T_153 = bits(_T_152, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_154 = bits(io.operand, 31, 25) @[exu_div_ctl.scala 961:66] + node _T_152 = eq(_T_149, _T_151) @[exu_div_ctl.scala 960:76] + node _T_153 = bits(_T_152, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_154 = bits(io.operand, 31, 25) @[exu_div_ctl.scala 960:66] node _T_155 = mux(UInt<1>("h01"), UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12] node _T_156 = cat(_T_155, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_157 = eq(_T_154, _T_156) @[exu_div_ctl.scala 961:76] - node _T_158 = bits(_T_157, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_159 = bits(io.operand, 31, 24) @[exu_div_ctl.scala 961:66] + node _T_157 = eq(_T_154, _T_156) @[exu_div_ctl.scala 960:76] + node _T_158 = bits(_T_157, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_159 = bits(io.operand, 31, 24) @[exu_div_ctl.scala 960:66] node _T_160 = mux(UInt<1>("h01"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12] node _T_161 = cat(_T_160, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_162 = eq(_T_159, _T_161) @[exu_div_ctl.scala 961:76] - node _T_163 = bits(_T_162, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_164 = bits(io.operand, 31, 23) @[exu_div_ctl.scala 961:66] + node _T_162 = eq(_T_159, _T_161) @[exu_div_ctl.scala 960:76] + node _T_163 = bits(_T_162, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_164 = bits(io.operand, 31, 23) @[exu_div_ctl.scala 960:66] node _T_165 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] node _T_166 = cat(_T_165, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_167 = eq(_T_164, _T_166) @[exu_div_ctl.scala 961:76] - node _T_168 = bits(_T_167, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_169 = bits(io.operand, 31, 22) @[exu_div_ctl.scala 961:66] + node _T_167 = eq(_T_164, _T_166) @[exu_div_ctl.scala 960:76] + node _T_168 = bits(_T_167, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_169 = bits(io.operand, 31, 22) @[exu_div_ctl.scala 960:66] node _T_170 = mux(UInt<1>("h01"), UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12] node _T_171 = cat(_T_170, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_172 = eq(_T_169, _T_171) @[exu_div_ctl.scala 961:76] - node _T_173 = bits(_T_172, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_174 = bits(io.operand, 31, 21) @[exu_div_ctl.scala 961:66] + node _T_172 = eq(_T_169, _T_171) @[exu_div_ctl.scala 960:76] + node _T_173 = bits(_T_172, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_174 = bits(io.operand, 31, 21) @[exu_div_ctl.scala 960:66] node _T_175 = mux(UInt<1>("h01"), UInt<10>("h03ff"), UInt<10>("h00")) @[Bitwise.scala 72:12] node _T_176 = cat(_T_175, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_177 = eq(_T_174, _T_176) @[exu_div_ctl.scala 961:76] - node _T_178 = bits(_T_177, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_179 = bits(io.operand, 31, 20) @[exu_div_ctl.scala 961:66] + node _T_177 = eq(_T_174, _T_176) @[exu_div_ctl.scala 960:76] + node _T_178 = bits(_T_177, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_179 = bits(io.operand, 31, 20) @[exu_div_ctl.scala 960:66] node _T_180 = mux(UInt<1>("h01"), UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12] node _T_181 = cat(_T_180, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_182 = eq(_T_179, _T_181) @[exu_div_ctl.scala 961:76] - node _T_183 = bits(_T_182, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_184 = bits(io.operand, 31, 19) @[exu_div_ctl.scala 961:66] + node _T_182 = eq(_T_179, _T_181) @[exu_div_ctl.scala 960:76] + node _T_183 = bits(_T_182, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_184 = bits(io.operand, 31, 19) @[exu_div_ctl.scala 960:66] node _T_185 = mux(UInt<1>("h01"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12] node _T_186 = cat(_T_185, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_187 = eq(_T_184, _T_186) @[exu_div_ctl.scala 961:76] - node _T_188 = bits(_T_187, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_189 = bits(io.operand, 31, 18) @[exu_div_ctl.scala 961:66] + node _T_187 = eq(_T_184, _T_186) @[exu_div_ctl.scala 960:76] + node _T_188 = bits(_T_187, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_189 = bits(io.operand, 31, 18) @[exu_div_ctl.scala 960:66] node _T_190 = mux(UInt<1>("h01"), UInt<13>("h01fff"), UInt<13>("h00")) @[Bitwise.scala 72:12] node _T_191 = cat(_T_190, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_192 = eq(_T_189, _T_191) @[exu_div_ctl.scala 961:76] - node _T_193 = bits(_T_192, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_194 = bits(io.operand, 31, 17) @[exu_div_ctl.scala 961:66] + node _T_192 = eq(_T_189, _T_191) @[exu_div_ctl.scala 960:76] + node _T_193 = bits(_T_192, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_194 = bits(io.operand, 31, 17) @[exu_div_ctl.scala 960:66] node _T_195 = mux(UInt<1>("h01"), UInt<14>("h03fff"), UInt<14>("h00")) @[Bitwise.scala 72:12] node _T_196 = cat(_T_195, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_197 = eq(_T_194, _T_196) @[exu_div_ctl.scala 961:76] - node _T_198 = bits(_T_197, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_199 = bits(io.operand, 31, 16) @[exu_div_ctl.scala 961:66] + node _T_197 = eq(_T_194, _T_196) @[exu_div_ctl.scala 960:76] + node _T_198 = bits(_T_197, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_199 = bits(io.operand, 31, 16) @[exu_div_ctl.scala 960:66] node _T_200 = mux(UInt<1>("h01"), UInt<15>("h07fff"), UInt<15>("h00")) @[Bitwise.scala 72:12] node _T_201 = cat(_T_200, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_202 = eq(_T_199, _T_201) @[exu_div_ctl.scala 961:76] - node _T_203 = bits(_T_202, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_204 = bits(io.operand, 31, 15) @[exu_div_ctl.scala 961:66] + node _T_202 = eq(_T_199, _T_201) @[exu_div_ctl.scala 960:76] + node _T_203 = bits(_T_202, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_204 = bits(io.operand, 31, 15) @[exu_div_ctl.scala 960:66] node _T_205 = mux(UInt<1>("h01"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] node _T_206 = cat(_T_205, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_207 = eq(_T_204, _T_206) @[exu_div_ctl.scala 961:76] - node _T_208 = bits(_T_207, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_209 = bits(io.operand, 31, 14) @[exu_div_ctl.scala 961:66] + node _T_207 = eq(_T_204, _T_206) @[exu_div_ctl.scala 960:76] + node _T_208 = bits(_T_207, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_209 = bits(io.operand, 31, 14) @[exu_div_ctl.scala 960:66] node _T_210 = mux(UInt<1>("h01"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] node _T_211 = cat(_T_210, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_212 = eq(_T_209, _T_211) @[exu_div_ctl.scala 961:76] - node _T_213 = bits(_T_212, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_214 = bits(io.operand, 31, 13) @[exu_div_ctl.scala 961:66] + node _T_212 = eq(_T_209, _T_211) @[exu_div_ctl.scala 960:76] + node _T_213 = bits(_T_212, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_214 = bits(io.operand, 31, 13) @[exu_div_ctl.scala 960:66] node _T_215 = mux(UInt<1>("h01"), UInt<18>("h03ffff"), UInt<18>("h00")) @[Bitwise.scala 72:12] node _T_216 = cat(_T_215, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_217 = eq(_T_214, _T_216) @[exu_div_ctl.scala 961:76] - node _T_218 = bits(_T_217, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_219 = bits(io.operand, 31, 12) @[exu_div_ctl.scala 961:66] + node _T_217 = eq(_T_214, _T_216) @[exu_div_ctl.scala 960:76] + node _T_218 = bits(_T_217, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_219 = bits(io.operand, 31, 12) @[exu_div_ctl.scala 960:66] node _T_220 = mux(UInt<1>("h01"), UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12] node _T_221 = cat(_T_220, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_222 = eq(_T_219, _T_221) @[exu_div_ctl.scala 961:76] - node _T_223 = bits(_T_222, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_224 = bits(io.operand, 31, 11) @[exu_div_ctl.scala 961:66] + node _T_222 = eq(_T_219, _T_221) @[exu_div_ctl.scala 960:76] + node _T_223 = bits(_T_222, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_224 = bits(io.operand, 31, 11) @[exu_div_ctl.scala 960:66] node _T_225 = mux(UInt<1>("h01"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] node _T_226 = cat(_T_225, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_227 = eq(_T_224, _T_226) @[exu_div_ctl.scala 961:76] - node _T_228 = bits(_T_227, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_229 = bits(io.operand, 31, 10) @[exu_div_ctl.scala 961:66] + node _T_227 = eq(_T_224, _T_226) @[exu_div_ctl.scala 960:76] + node _T_228 = bits(_T_227, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_229 = bits(io.operand, 31, 10) @[exu_div_ctl.scala 960:66] node _T_230 = mux(UInt<1>("h01"), UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12] node _T_231 = cat(_T_230, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_232 = eq(_T_229, _T_231) @[exu_div_ctl.scala 961:76] - node _T_233 = bits(_T_232, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_234 = bits(io.operand, 31, 9) @[exu_div_ctl.scala 961:66] + node _T_232 = eq(_T_229, _T_231) @[exu_div_ctl.scala 960:76] + node _T_233 = bits(_T_232, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_234 = bits(io.operand, 31, 9) @[exu_div_ctl.scala 960:66] node _T_235 = mux(UInt<1>("h01"), UInt<22>("h03fffff"), UInt<22>("h00")) @[Bitwise.scala 72:12] node _T_236 = cat(_T_235, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_237 = eq(_T_234, _T_236) @[exu_div_ctl.scala 961:76] - node _T_238 = bits(_T_237, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_239 = bits(io.operand, 31, 8) @[exu_div_ctl.scala 961:66] + node _T_237 = eq(_T_234, _T_236) @[exu_div_ctl.scala 960:76] + node _T_238 = bits(_T_237, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_239 = bits(io.operand, 31, 8) @[exu_div_ctl.scala 960:66] node _T_240 = mux(UInt<1>("h01"), UInt<23>("h07fffff"), UInt<23>("h00")) @[Bitwise.scala 72:12] node _T_241 = cat(_T_240, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_242 = eq(_T_239, _T_241) @[exu_div_ctl.scala 961:76] - node _T_243 = bits(_T_242, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_244 = bits(io.operand, 31, 7) @[exu_div_ctl.scala 961:66] + node _T_242 = eq(_T_239, _T_241) @[exu_div_ctl.scala 960:76] + node _T_243 = bits(_T_242, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_244 = bits(io.operand, 31, 7) @[exu_div_ctl.scala 960:66] node _T_245 = mux(UInt<1>("h01"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] node _T_246 = cat(_T_245, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_247 = eq(_T_244, _T_246) @[exu_div_ctl.scala 961:76] - node _T_248 = bits(_T_247, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_249 = bits(io.operand, 31, 6) @[exu_div_ctl.scala 961:66] + node _T_247 = eq(_T_244, _T_246) @[exu_div_ctl.scala 960:76] + node _T_248 = bits(_T_247, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_249 = bits(io.operand, 31, 6) @[exu_div_ctl.scala 960:66] node _T_250 = mux(UInt<1>("h01"), UInt<25>("h01ffffff"), UInt<25>("h00")) @[Bitwise.scala 72:12] node _T_251 = cat(_T_250, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_252 = eq(_T_249, _T_251) @[exu_div_ctl.scala 961:76] - node _T_253 = bits(_T_252, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_254 = bits(io.operand, 31, 5) @[exu_div_ctl.scala 961:66] + node _T_252 = eq(_T_249, _T_251) @[exu_div_ctl.scala 960:76] + node _T_253 = bits(_T_252, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_254 = bits(io.operand, 31, 5) @[exu_div_ctl.scala 960:66] node _T_255 = mux(UInt<1>("h01"), UInt<26>("h03ffffff"), UInt<26>("h00")) @[Bitwise.scala 72:12] node _T_256 = cat(_T_255, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_257 = eq(_T_254, _T_256) @[exu_div_ctl.scala 961:76] - node _T_258 = bits(_T_257, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_259 = bits(io.operand, 31, 4) @[exu_div_ctl.scala 961:66] + node _T_257 = eq(_T_254, _T_256) @[exu_div_ctl.scala 960:76] + node _T_258 = bits(_T_257, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_259 = bits(io.operand, 31, 4) @[exu_div_ctl.scala 960:66] node _T_260 = mux(UInt<1>("h01"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12] node _T_261 = cat(_T_260, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_262 = eq(_T_259, _T_261) @[exu_div_ctl.scala 961:76] - node _T_263 = bits(_T_262, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_264 = bits(io.operand, 31, 3) @[exu_div_ctl.scala 961:66] + node _T_262 = eq(_T_259, _T_261) @[exu_div_ctl.scala 960:76] + node _T_263 = bits(_T_262, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_264 = bits(io.operand, 31, 3) @[exu_div_ctl.scala 960:66] node _T_265 = mux(UInt<1>("h01"), UInt<28>("h0fffffff"), UInt<28>("h00")) @[Bitwise.scala 72:12] node _T_266 = cat(_T_265, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_267 = eq(_T_264, _T_266) @[exu_div_ctl.scala 961:76] - node _T_268 = bits(_T_267, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_269 = bits(io.operand, 31, 2) @[exu_div_ctl.scala 961:66] + node _T_267 = eq(_T_264, _T_266) @[exu_div_ctl.scala 960:76] + node _T_268 = bits(_T_267, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_269 = bits(io.operand, 31, 2) @[exu_div_ctl.scala 960:66] node _T_270 = mux(UInt<1>("h01"), UInt<29>("h01fffffff"), UInt<29>("h00")) @[Bitwise.scala 72:12] node _T_271 = cat(_T_270, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_272 = eq(_T_269, _T_271) @[exu_div_ctl.scala 961:76] - node _T_273 = bits(_T_272, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_274 = bits(io.operand, 31, 1) @[exu_div_ctl.scala 961:66] + node _T_272 = eq(_T_269, _T_271) @[exu_div_ctl.scala 960:76] + node _T_273 = bits(_T_272, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_274 = bits(io.operand, 31, 1) @[exu_div_ctl.scala 960:66] node _T_275 = mux(UInt<1>("h01"), UInt<30>("h03fffffff"), UInt<30>("h00")) @[Bitwise.scala 72:12] node _T_276 = cat(_T_275, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_277 = eq(_T_274, _T_276) @[exu_div_ctl.scala 961:76] - node _T_278 = bits(_T_277, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_279 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 961:66] + node _T_277 = eq(_T_274, _T_276) @[exu_div_ctl.scala 960:76] + node _T_278 = bits(_T_277, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_279 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 960:66] node _T_280 = mux(UInt<1>("h01"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] node _T_281 = cat(_T_280, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_282 = eq(_T_279, _T_281) @[exu_div_ctl.scala 961:76] - node _T_283 = bits(_T_282, 0, 0) @[exu_div_ctl.scala 961:102] + node _T_282 = eq(_T_279, _T_281) @[exu_div_ctl.scala 960:76] + node _T_283 = bits(_T_282, 0, 0) @[exu_div_ctl.scala 960:102] node _T_284 = mux(_T_133, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_285 = mux(_T_138, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_286 = mux(_T_143, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -362,11 +362,11 @@ circuit exu_div_new_4bit_fullshortq : node _T_344 = or(_T_343, _T_314) @[Mux.scala 27:72] wire _T_345 : UInt<5> @[Mux.scala 27:72] _T_345 <= _T_344 @[Mux.scala 27:72] - cls_ones <= _T_345 @[exu_div_ctl.scala 961:25] - skip @[exu_div_ctl.scala 961:15] - node _T_346 = bits(io.operand, 32, 32) @[exu_div_ctl.scala 962:27] - node _T_347 = mux(_T_346, cls_ones, cls_zeros) @[exu_div_ctl.scala 962:16] - io.cls <= _T_347 @[exu_div_ctl.scala 962:10] + cls_ones <= _T_345 @[exu_div_ctl.scala 960:25] + skip @[exu_div_ctl.scala 960:15] + node _T_346 = bits(io.operand, 32, 32) @[exu_div_ctl.scala 961:27] + node _T_347 = mux(_T_346, cls_ones, cls_zeros) @[exu_div_ctl.scala 961:16] + io.cls <= _T_347 @[exu_div_ctl.scala 961:10] module exu_div_cls_1 : input clock : Clock @@ -377,70 +377,70 @@ circuit exu_div_new_4bit_fullshortq : cls_zeros <= UInt<5>("h00") wire cls_ones : UInt<5> cls_ones <= UInt<5>("h00") - node _T = bits(io.operand, 31, 31) @[exu_div_ctl.scala 958:54] - node _T_1 = eq(_T, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_2 = bits(io.operand, 31, 30) @[exu_div_ctl.scala 958:54] - node _T_3 = eq(_T_2, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_4 = bits(io.operand, 31, 29) @[exu_div_ctl.scala 958:54] - node _T_5 = eq(_T_4, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_6 = bits(io.operand, 31, 28) @[exu_div_ctl.scala 958:54] - node _T_7 = eq(_T_6, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_8 = bits(io.operand, 31, 27) @[exu_div_ctl.scala 958:54] - node _T_9 = eq(_T_8, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_10 = bits(io.operand, 31, 26) @[exu_div_ctl.scala 958:54] - node _T_11 = eq(_T_10, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_12 = bits(io.operand, 31, 25) @[exu_div_ctl.scala 958:54] - node _T_13 = eq(_T_12, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_14 = bits(io.operand, 31, 24) @[exu_div_ctl.scala 958:54] - node _T_15 = eq(_T_14, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_16 = bits(io.operand, 31, 23) @[exu_div_ctl.scala 958:54] - node _T_17 = eq(_T_16, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_18 = bits(io.operand, 31, 22) @[exu_div_ctl.scala 958:54] - node _T_19 = eq(_T_18, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_20 = bits(io.operand, 31, 21) @[exu_div_ctl.scala 958:54] - node _T_21 = eq(_T_20, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_22 = bits(io.operand, 31, 20) @[exu_div_ctl.scala 958:54] - node _T_23 = eq(_T_22, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_24 = bits(io.operand, 31, 19) @[exu_div_ctl.scala 958:54] - node _T_25 = eq(_T_24, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_26 = bits(io.operand, 31, 18) @[exu_div_ctl.scala 958:54] - node _T_27 = eq(_T_26, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_28 = bits(io.operand, 31, 17) @[exu_div_ctl.scala 958:54] - node _T_29 = eq(_T_28, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_30 = bits(io.operand, 31, 16) @[exu_div_ctl.scala 958:54] - node _T_31 = eq(_T_30, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_32 = bits(io.operand, 31, 15) @[exu_div_ctl.scala 958:54] - node _T_33 = eq(_T_32, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_34 = bits(io.operand, 31, 14) @[exu_div_ctl.scala 958:54] - node _T_35 = eq(_T_34, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_36 = bits(io.operand, 31, 13) @[exu_div_ctl.scala 958:54] - node _T_37 = eq(_T_36, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_38 = bits(io.operand, 31, 12) @[exu_div_ctl.scala 958:54] - node _T_39 = eq(_T_38, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_40 = bits(io.operand, 31, 11) @[exu_div_ctl.scala 958:54] - node _T_41 = eq(_T_40, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_42 = bits(io.operand, 31, 10) @[exu_div_ctl.scala 958:54] - node _T_43 = eq(_T_42, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_44 = bits(io.operand, 31, 9) @[exu_div_ctl.scala 958:54] - node _T_45 = eq(_T_44, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_46 = bits(io.operand, 31, 8) @[exu_div_ctl.scala 958:54] - node _T_47 = eq(_T_46, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_48 = bits(io.operand, 31, 7) @[exu_div_ctl.scala 958:54] - node _T_49 = eq(_T_48, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_50 = bits(io.operand, 31, 6) @[exu_div_ctl.scala 958:54] - node _T_51 = eq(_T_50, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_52 = bits(io.operand, 31, 5) @[exu_div_ctl.scala 958:54] - node _T_53 = eq(_T_52, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_54 = bits(io.operand, 31, 4) @[exu_div_ctl.scala 958:54] - node _T_55 = eq(_T_54, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_56 = bits(io.operand, 31, 3) @[exu_div_ctl.scala 958:54] - node _T_57 = eq(_T_56, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_58 = bits(io.operand, 31, 2) @[exu_div_ctl.scala 958:54] - node _T_59 = eq(_T_58, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_60 = bits(io.operand, 31, 1) @[exu_div_ctl.scala 958:54] - node _T_61 = eq(_T_60, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] - node _T_62 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 958:54] - node _T_63 = eq(_T_62, UInt<1>("h01")) @[exu_div_ctl.scala 958:63] + node _T = bits(io.operand, 31, 31) @[exu_div_ctl.scala 957:54] + node _T_1 = eq(_T, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_2 = bits(io.operand, 31, 30) @[exu_div_ctl.scala 957:54] + node _T_3 = eq(_T_2, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_4 = bits(io.operand, 31, 29) @[exu_div_ctl.scala 957:54] + node _T_5 = eq(_T_4, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_6 = bits(io.operand, 31, 28) @[exu_div_ctl.scala 957:54] + node _T_7 = eq(_T_6, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_8 = bits(io.operand, 31, 27) @[exu_div_ctl.scala 957:54] + node _T_9 = eq(_T_8, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_10 = bits(io.operand, 31, 26) @[exu_div_ctl.scala 957:54] + node _T_11 = eq(_T_10, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_12 = bits(io.operand, 31, 25) @[exu_div_ctl.scala 957:54] + node _T_13 = eq(_T_12, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_14 = bits(io.operand, 31, 24) @[exu_div_ctl.scala 957:54] + node _T_15 = eq(_T_14, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_16 = bits(io.operand, 31, 23) @[exu_div_ctl.scala 957:54] + node _T_17 = eq(_T_16, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_18 = bits(io.operand, 31, 22) @[exu_div_ctl.scala 957:54] + node _T_19 = eq(_T_18, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_20 = bits(io.operand, 31, 21) @[exu_div_ctl.scala 957:54] + node _T_21 = eq(_T_20, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_22 = bits(io.operand, 31, 20) @[exu_div_ctl.scala 957:54] + node _T_23 = eq(_T_22, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_24 = bits(io.operand, 31, 19) @[exu_div_ctl.scala 957:54] + node _T_25 = eq(_T_24, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_26 = bits(io.operand, 31, 18) @[exu_div_ctl.scala 957:54] + node _T_27 = eq(_T_26, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_28 = bits(io.operand, 31, 17) @[exu_div_ctl.scala 957:54] + node _T_29 = eq(_T_28, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_30 = bits(io.operand, 31, 16) @[exu_div_ctl.scala 957:54] + node _T_31 = eq(_T_30, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_32 = bits(io.operand, 31, 15) @[exu_div_ctl.scala 957:54] + node _T_33 = eq(_T_32, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_34 = bits(io.operand, 31, 14) @[exu_div_ctl.scala 957:54] + node _T_35 = eq(_T_34, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_36 = bits(io.operand, 31, 13) @[exu_div_ctl.scala 957:54] + node _T_37 = eq(_T_36, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_38 = bits(io.operand, 31, 12) @[exu_div_ctl.scala 957:54] + node _T_39 = eq(_T_38, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_40 = bits(io.operand, 31, 11) @[exu_div_ctl.scala 957:54] + node _T_41 = eq(_T_40, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_42 = bits(io.operand, 31, 10) @[exu_div_ctl.scala 957:54] + node _T_43 = eq(_T_42, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_44 = bits(io.operand, 31, 9) @[exu_div_ctl.scala 957:54] + node _T_45 = eq(_T_44, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_46 = bits(io.operand, 31, 8) @[exu_div_ctl.scala 957:54] + node _T_47 = eq(_T_46, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_48 = bits(io.operand, 31, 7) @[exu_div_ctl.scala 957:54] + node _T_49 = eq(_T_48, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_50 = bits(io.operand, 31, 6) @[exu_div_ctl.scala 957:54] + node _T_51 = eq(_T_50, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_52 = bits(io.operand, 31, 5) @[exu_div_ctl.scala 957:54] + node _T_53 = eq(_T_52, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_54 = bits(io.operand, 31, 4) @[exu_div_ctl.scala 957:54] + node _T_55 = eq(_T_54, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_56 = bits(io.operand, 31, 3) @[exu_div_ctl.scala 957:54] + node _T_57 = eq(_T_56, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_58 = bits(io.operand, 31, 2) @[exu_div_ctl.scala 957:54] + node _T_59 = eq(_T_58, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_60 = bits(io.operand, 31, 1) @[exu_div_ctl.scala 957:54] + node _T_61 = eq(_T_60, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] + node _T_62 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 957:54] + node _T_63 = eq(_T_62, UInt<1>("h01")) @[exu_div_ctl.scala 957:63] node _T_64 = mux(_T_1, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_65 = mux(_T_3, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_66 = mux(_T_5, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -506,167 +506,167 @@ circuit exu_div_new_4bit_fullshortq : node _T_126 = or(_T_125, _T_95) @[Mux.scala 27:72] wire _T_127 : UInt<5> @[Mux.scala 27:72] _T_127 <= _T_126 @[Mux.scala 27:72] - cls_zeros <= _T_127 @[exu_div_ctl.scala 958:13] - node _T_128 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 960:18] - node _T_129 = eq(_T_128, UInt<32>("h0ffffffff")) @[exu_div_ctl.scala 960:25] - when _T_129 : @[exu_div_ctl.scala 960:44] - cls_ones <= UInt<5>("h01f") @[exu_div_ctl.scala 960:55] - skip @[exu_div_ctl.scala 960:44] - else : @[exu_div_ctl.scala 961:15] - node _T_130 = bits(io.operand, 31, 30) @[exu_div_ctl.scala 961:66] + cls_zeros <= _T_127 @[exu_div_ctl.scala 957:13] + node _T_128 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 959:18] + node _T_129 = eq(_T_128, UInt<32>("h0ffffffff")) @[exu_div_ctl.scala 959:25] + when _T_129 : @[exu_div_ctl.scala 959:44] + cls_ones <= UInt<5>("h01f") @[exu_div_ctl.scala 959:55] + skip @[exu_div_ctl.scala 959:44] + else : @[exu_div_ctl.scala 960:15] + node _T_130 = bits(io.operand, 31, 30) @[exu_div_ctl.scala 960:66] node _T_131 = cat(UInt<1>("h01"), UInt<1>("h00")) @[Cat.scala 29:58] - node _T_132 = eq(_T_130, _T_131) @[exu_div_ctl.scala 961:76] - node _T_133 = bits(_T_132, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_134 = bits(io.operand, 31, 29) @[exu_div_ctl.scala 961:66] + node _T_132 = eq(_T_130, _T_131) @[exu_div_ctl.scala 960:76] + node _T_133 = bits(_T_132, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_134 = bits(io.operand, 31, 29) @[exu_div_ctl.scala 960:66] node _T_135 = mux(UInt<1>("h01"), UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] node _T_136 = cat(_T_135, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_137 = eq(_T_134, _T_136) @[exu_div_ctl.scala 961:76] - node _T_138 = bits(_T_137, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_139 = bits(io.operand, 31, 28) @[exu_div_ctl.scala 961:66] + node _T_137 = eq(_T_134, _T_136) @[exu_div_ctl.scala 960:76] + node _T_138 = bits(_T_137, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_139 = bits(io.operand, 31, 28) @[exu_div_ctl.scala 960:66] node _T_140 = mux(UInt<1>("h01"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] node _T_141 = cat(_T_140, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_142 = eq(_T_139, _T_141) @[exu_div_ctl.scala 961:76] - node _T_143 = bits(_T_142, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_144 = bits(io.operand, 31, 27) @[exu_div_ctl.scala 961:66] + node _T_142 = eq(_T_139, _T_141) @[exu_div_ctl.scala 960:76] + node _T_143 = bits(_T_142, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_144 = bits(io.operand, 31, 27) @[exu_div_ctl.scala 960:66] node _T_145 = mux(UInt<1>("h01"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] node _T_146 = cat(_T_145, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_147 = eq(_T_144, _T_146) @[exu_div_ctl.scala 961:76] - node _T_148 = bits(_T_147, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_149 = bits(io.operand, 31, 26) @[exu_div_ctl.scala 961:66] + node _T_147 = eq(_T_144, _T_146) @[exu_div_ctl.scala 960:76] + node _T_148 = bits(_T_147, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_149 = bits(io.operand, 31, 26) @[exu_div_ctl.scala 960:66] node _T_150 = mux(UInt<1>("h01"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] node _T_151 = cat(_T_150, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_152 = eq(_T_149, _T_151) @[exu_div_ctl.scala 961:76] - node _T_153 = bits(_T_152, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_154 = bits(io.operand, 31, 25) @[exu_div_ctl.scala 961:66] + node _T_152 = eq(_T_149, _T_151) @[exu_div_ctl.scala 960:76] + node _T_153 = bits(_T_152, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_154 = bits(io.operand, 31, 25) @[exu_div_ctl.scala 960:66] node _T_155 = mux(UInt<1>("h01"), UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12] node _T_156 = cat(_T_155, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_157 = eq(_T_154, _T_156) @[exu_div_ctl.scala 961:76] - node _T_158 = bits(_T_157, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_159 = bits(io.operand, 31, 24) @[exu_div_ctl.scala 961:66] + node _T_157 = eq(_T_154, _T_156) @[exu_div_ctl.scala 960:76] + node _T_158 = bits(_T_157, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_159 = bits(io.operand, 31, 24) @[exu_div_ctl.scala 960:66] node _T_160 = mux(UInt<1>("h01"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12] node _T_161 = cat(_T_160, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_162 = eq(_T_159, _T_161) @[exu_div_ctl.scala 961:76] - node _T_163 = bits(_T_162, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_164 = bits(io.operand, 31, 23) @[exu_div_ctl.scala 961:66] + node _T_162 = eq(_T_159, _T_161) @[exu_div_ctl.scala 960:76] + node _T_163 = bits(_T_162, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_164 = bits(io.operand, 31, 23) @[exu_div_ctl.scala 960:66] node _T_165 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] node _T_166 = cat(_T_165, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_167 = eq(_T_164, _T_166) @[exu_div_ctl.scala 961:76] - node _T_168 = bits(_T_167, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_169 = bits(io.operand, 31, 22) @[exu_div_ctl.scala 961:66] + node _T_167 = eq(_T_164, _T_166) @[exu_div_ctl.scala 960:76] + node _T_168 = bits(_T_167, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_169 = bits(io.operand, 31, 22) @[exu_div_ctl.scala 960:66] node _T_170 = mux(UInt<1>("h01"), UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12] node _T_171 = cat(_T_170, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_172 = eq(_T_169, _T_171) @[exu_div_ctl.scala 961:76] - node _T_173 = bits(_T_172, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_174 = bits(io.operand, 31, 21) @[exu_div_ctl.scala 961:66] + node _T_172 = eq(_T_169, _T_171) @[exu_div_ctl.scala 960:76] + node _T_173 = bits(_T_172, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_174 = bits(io.operand, 31, 21) @[exu_div_ctl.scala 960:66] node _T_175 = mux(UInt<1>("h01"), UInt<10>("h03ff"), UInt<10>("h00")) @[Bitwise.scala 72:12] node _T_176 = cat(_T_175, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_177 = eq(_T_174, _T_176) @[exu_div_ctl.scala 961:76] - node _T_178 = bits(_T_177, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_179 = bits(io.operand, 31, 20) @[exu_div_ctl.scala 961:66] + node _T_177 = eq(_T_174, _T_176) @[exu_div_ctl.scala 960:76] + node _T_178 = bits(_T_177, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_179 = bits(io.operand, 31, 20) @[exu_div_ctl.scala 960:66] node _T_180 = mux(UInt<1>("h01"), UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12] node _T_181 = cat(_T_180, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_182 = eq(_T_179, _T_181) @[exu_div_ctl.scala 961:76] - node _T_183 = bits(_T_182, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_184 = bits(io.operand, 31, 19) @[exu_div_ctl.scala 961:66] + node _T_182 = eq(_T_179, _T_181) @[exu_div_ctl.scala 960:76] + node _T_183 = bits(_T_182, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_184 = bits(io.operand, 31, 19) @[exu_div_ctl.scala 960:66] node _T_185 = mux(UInt<1>("h01"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12] node _T_186 = cat(_T_185, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_187 = eq(_T_184, _T_186) @[exu_div_ctl.scala 961:76] - node _T_188 = bits(_T_187, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_189 = bits(io.operand, 31, 18) @[exu_div_ctl.scala 961:66] + node _T_187 = eq(_T_184, _T_186) @[exu_div_ctl.scala 960:76] + node _T_188 = bits(_T_187, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_189 = bits(io.operand, 31, 18) @[exu_div_ctl.scala 960:66] node _T_190 = mux(UInt<1>("h01"), UInt<13>("h01fff"), UInt<13>("h00")) @[Bitwise.scala 72:12] node _T_191 = cat(_T_190, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_192 = eq(_T_189, _T_191) @[exu_div_ctl.scala 961:76] - node _T_193 = bits(_T_192, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_194 = bits(io.operand, 31, 17) @[exu_div_ctl.scala 961:66] + node _T_192 = eq(_T_189, _T_191) @[exu_div_ctl.scala 960:76] + node _T_193 = bits(_T_192, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_194 = bits(io.operand, 31, 17) @[exu_div_ctl.scala 960:66] node _T_195 = mux(UInt<1>("h01"), UInt<14>("h03fff"), UInt<14>("h00")) @[Bitwise.scala 72:12] node _T_196 = cat(_T_195, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_197 = eq(_T_194, _T_196) @[exu_div_ctl.scala 961:76] - node _T_198 = bits(_T_197, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_199 = bits(io.operand, 31, 16) @[exu_div_ctl.scala 961:66] + node _T_197 = eq(_T_194, _T_196) @[exu_div_ctl.scala 960:76] + node _T_198 = bits(_T_197, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_199 = bits(io.operand, 31, 16) @[exu_div_ctl.scala 960:66] node _T_200 = mux(UInt<1>("h01"), UInt<15>("h07fff"), UInt<15>("h00")) @[Bitwise.scala 72:12] node _T_201 = cat(_T_200, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_202 = eq(_T_199, _T_201) @[exu_div_ctl.scala 961:76] - node _T_203 = bits(_T_202, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_204 = bits(io.operand, 31, 15) @[exu_div_ctl.scala 961:66] + node _T_202 = eq(_T_199, _T_201) @[exu_div_ctl.scala 960:76] + node _T_203 = bits(_T_202, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_204 = bits(io.operand, 31, 15) @[exu_div_ctl.scala 960:66] node _T_205 = mux(UInt<1>("h01"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] node _T_206 = cat(_T_205, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_207 = eq(_T_204, _T_206) @[exu_div_ctl.scala 961:76] - node _T_208 = bits(_T_207, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_209 = bits(io.operand, 31, 14) @[exu_div_ctl.scala 961:66] + node _T_207 = eq(_T_204, _T_206) @[exu_div_ctl.scala 960:76] + node _T_208 = bits(_T_207, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_209 = bits(io.operand, 31, 14) @[exu_div_ctl.scala 960:66] node _T_210 = mux(UInt<1>("h01"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] node _T_211 = cat(_T_210, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_212 = eq(_T_209, _T_211) @[exu_div_ctl.scala 961:76] - node _T_213 = bits(_T_212, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_214 = bits(io.operand, 31, 13) @[exu_div_ctl.scala 961:66] + node _T_212 = eq(_T_209, _T_211) @[exu_div_ctl.scala 960:76] + node _T_213 = bits(_T_212, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_214 = bits(io.operand, 31, 13) @[exu_div_ctl.scala 960:66] node _T_215 = mux(UInt<1>("h01"), UInt<18>("h03ffff"), UInt<18>("h00")) @[Bitwise.scala 72:12] node _T_216 = cat(_T_215, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_217 = eq(_T_214, _T_216) @[exu_div_ctl.scala 961:76] - node _T_218 = bits(_T_217, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_219 = bits(io.operand, 31, 12) @[exu_div_ctl.scala 961:66] + node _T_217 = eq(_T_214, _T_216) @[exu_div_ctl.scala 960:76] + node _T_218 = bits(_T_217, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_219 = bits(io.operand, 31, 12) @[exu_div_ctl.scala 960:66] node _T_220 = mux(UInt<1>("h01"), UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12] node _T_221 = cat(_T_220, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_222 = eq(_T_219, _T_221) @[exu_div_ctl.scala 961:76] - node _T_223 = bits(_T_222, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_224 = bits(io.operand, 31, 11) @[exu_div_ctl.scala 961:66] + node _T_222 = eq(_T_219, _T_221) @[exu_div_ctl.scala 960:76] + node _T_223 = bits(_T_222, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_224 = bits(io.operand, 31, 11) @[exu_div_ctl.scala 960:66] node _T_225 = mux(UInt<1>("h01"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12] node _T_226 = cat(_T_225, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_227 = eq(_T_224, _T_226) @[exu_div_ctl.scala 961:76] - node _T_228 = bits(_T_227, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_229 = bits(io.operand, 31, 10) @[exu_div_ctl.scala 961:66] + node _T_227 = eq(_T_224, _T_226) @[exu_div_ctl.scala 960:76] + node _T_228 = bits(_T_227, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_229 = bits(io.operand, 31, 10) @[exu_div_ctl.scala 960:66] node _T_230 = mux(UInt<1>("h01"), UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12] node _T_231 = cat(_T_230, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_232 = eq(_T_229, _T_231) @[exu_div_ctl.scala 961:76] - node _T_233 = bits(_T_232, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_234 = bits(io.operand, 31, 9) @[exu_div_ctl.scala 961:66] + node _T_232 = eq(_T_229, _T_231) @[exu_div_ctl.scala 960:76] + node _T_233 = bits(_T_232, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_234 = bits(io.operand, 31, 9) @[exu_div_ctl.scala 960:66] node _T_235 = mux(UInt<1>("h01"), UInt<22>("h03fffff"), UInt<22>("h00")) @[Bitwise.scala 72:12] node _T_236 = cat(_T_235, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_237 = eq(_T_234, _T_236) @[exu_div_ctl.scala 961:76] - node _T_238 = bits(_T_237, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_239 = bits(io.operand, 31, 8) @[exu_div_ctl.scala 961:66] + node _T_237 = eq(_T_234, _T_236) @[exu_div_ctl.scala 960:76] + node _T_238 = bits(_T_237, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_239 = bits(io.operand, 31, 8) @[exu_div_ctl.scala 960:66] node _T_240 = mux(UInt<1>("h01"), UInt<23>("h07fffff"), UInt<23>("h00")) @[Bitwise.scala 72:12] node _T_241 = cat(_T_240, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_242 = eq(_T_239, _T_241) @[exu_div_ctl.scala 961:76] - node _T_243 = bits(_T_242, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_244 = bits(io.operand, 31, 7) @[exu_div_ctl.scala 961:66] + node _T_242 = eq(_T_239, _T_241) @[exu_div_ctl.scala 960:76] + node _T_243 = bits(_T_242, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_244 = bits(io.operand, 31, 7) @[exu_div_ctl.scala 960:66] node _T_245 = mux(UInt<1>("h01"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] node _T_246 = cat(_T_245, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_247 = eq(_T_244, _T_246) @[exu_div_ctl.scala 961:76] - node _T_248 = bits(_T_247, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_249 = bits(io.operand, 31, 6) @[exu_div_ctl.scala 961:66] + node _T_247 = eq(_T_244, _T_246) @[exu_div_ctl.scala 960:76] + node _T_248 = bits(_T_247, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_249 = bits(io.operand, 31, 6) @[exu_div_ctl.scala 960:66] node _T_250 = mux(UInt<1>("h01"), UInt<25>("h01ffffff"), UInt<25>("h00")) @[Bitwise.scala 72:12] node _T_251 = cat(_T_250, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_252 = eq(_T_249, _T_251) @[exu_div_ctl.scala 961:76] - node _T_253 = bits(_T_252, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_254 = bits(io.operand, 31, 5) @[exu_div_ctl.scala 961:66] + node _T_252 = eq(_T_249, _T_251) @[exu_div_ctl.scala 960:76] + node _T_253 = bits(_T_252, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_254 = bits(io.operand, 31, 5) @[exu_div_ctl.scala 960:66] node _T_255 = mux(UInt<1>("h01"), UInt<26>("h03ffffff"), UInt<26>("h00")) @[Bitwise.scala 72:12] node _T_256 = cat(_T_255, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_257 = eq(_T_254, _T_256) @[exu_div_ctl.scala 961:76] - node _T_258 = bits(_T_257, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_259 = bits(io.operand, 31, 4) @[exu_div_ctl.scala 961:66] + node _T_257 = eq(_T_254, _T_256) @[exu_div_ctl.scala 960:76] + node _T_258 = bits(_T_257, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_259 = bits(io.operand, 31, 4) @[exu_div_ctl.scala 960:66] node _T_260 = mux(UInt<1>("h01"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12] node _T_261 = cat(_T_260, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_262 = eq(_T_259, _T_261) @[exu_div_ctl.scala 961:76] - node _T_263 = bits(_T_262, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_264 = bits(io.operand, 31, 3) @[exu_div_ctl.scala 961:66] + node _T_262 = eq(_T_259, _T_261) @[exu_div_ctl.scala 960:76] + node _T_263 = bits(_T_262, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_264 = bits(io.operand, 31, 3) @[exu_div_ctl.scala 960:66] node _T_265 = mux(UInt<1>("h01"), UInt<28>("h0fffffff"), UInt<28>("h00")) @[Bitwise.scala 72:12] node _T_266 = cat(_T_265, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_267 = eq(_T_264, _T_266) @[exu_div_ctl.scala 961:76] - node _T_268 = bits(_T_267, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_269 = bits(io.operand, 31, 2) @[exu_div_ctl.scala 961:66] + node _T_267 = eq(_T_264, _T_266) @[exu_div_ctl.scala 960:76] + node _T_268 = bits(_T_267, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_269 = bits(io.operand, 31, 2) @[exu_div_ctl.scala 960:66] node _T_270 = mux(UInt<1>("h01"), UInt<29>("h01fffffff"), UInt<29>("h00")) @[Bitwise.scala 72:12] node _T_271 = cat(_T_270, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_272 = eq(_T_269, _T_271) @[exu_div_ctl.scala 961:76] - node _T_273 = bits(_T_272, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_274 = bits(io.operand, 31, 1) @[exu_div_ctl.scala 961:66] + node _T_272 = eq(_T_269, _T_271) @[exu_div_ctl.scala 960:76] + node _T_273 = bits(_T_272, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_274 = bits(io.operand, 31, 1) @[exu_div_ctl.scala 960:66] node _T_275 = mux(UInt<1>("h01"), UInt<30>("h03fffffff"), UInt<30>("h00")) @[Bitwise.scala 72:12] node _T_276 = cat(_T_275, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_277 = eq(_T_274, _T_276) @[exu_div_ctl.scala 961:76] - node _T_278 = bits(_T_277, 0, 0) @[exu_div_ctl.scala 961:102] - node _T_279 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 961:66] + node _T_277 = eq(_T_274, _T_276) @[exu_div_ctl.scala 960:76] + node _T_278 = bits(_T_277, 0, 0) @[exu_div_ctl.scala 960:102] + node _T_279 = bits(io.operand, 31, 0) @[exu_div_ctl.scala 960:66] node _T_280 = mux(UInt<1>("h01"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] node _T_281 = cat(_T_280, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_282 = eq(_T_279, _T_281) @[exu_div_ctl.scala 961:76] - node _T_283 = bits(_T_282, 0, 0) @[exu_div_ctl.scala 961:102] + node _T_282 = eq(_T_279, _T_281) @[exu_div_ctl.scala 960:76] + node _T_283 = bits(_T_282, 0, 0) @[exu_div_ctl.scala 960:102] node _T_284 = mux(_T_133, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_285 = mux(_T_138, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_286 = mux(_T_143, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -730,11 +730,11 @@ circuit exu_div_new_4bit_fullshortq : node _T_344 = or(_T_343, _T_314) @[Mux.scala 27:72] wire _T_345 : UInt<5> @[Mux.scala 27:72] _T_345 <= _T_344 @[Mux.scala 27:72] - cls_ones <= _T_345 @[exu_div_ctl.scala 961:25] - skip @[exu_div_ctl.scala 961:15] - node _T_346 = bits(io.operand, 32, 32) @[exu_div_ctl.scala 962:27] - node _T_347 = mux(_T_346, cls_ones, cls_zeros) @[exu_div_ctl.scala 962:16] - io.cls <= _T_347 @[exu_div_ctl.scala 962:10] + cls_ones <= _T_345 @[exu_div_ctl.scala 960:25] + skip @[exu_div_ctl.scala 960:15] + node _T_346 = bits(io.operand, 32, 32) @[exu_div_ctl.scala 961:27] + node _T_347 = mux(_T_346, cls_ones, cls_zeros) @[exu_div_ctl.scala 961:16] + io.cls <= _T_347 @[exu_div_ctl.scala 961:10] extmodule gated_latch : output Q : Clock @@ -1214,189 +1214,189 @@ circuit exu_div_new_4bit_fullshortq : node _T_131 = and(running_state, _T_130) @[exu_div_ctl.scala 798:55] node _T_132 = eq(shortq_enable_ff, UInt<1>("h00")) @[exu_div_ctl.scala 798:87] node r_adder_sel_15 = and(_T_131, _T_132) @[exu_div_ctl.scala 798:85] - node _T_133 = bits(r_ff, 30, 0) @[exu_div_ctl.scala 800:28] - node _T_134 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 800:39] + node _T_133 = bits(r_ff, 30, 0) @[exu_div_ctl.scala 799:28] + node _T_134 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 799:39] node _T_135 = cat(_T_133, _T_134) @[Cat.scala 29:58] - node _T_136 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 800:54] - node _T_137 = add(_T_135, _T_136) @[exu_div_ctl.scala 800:48] - node adder1_out = tail(_T_137, 1) @[exu_div_ctl.scala 800:48] - node _T_138 = bits(r_ff, 31, 0) @[exu_div_ctl.scala 801:28] - node _T_139 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 801:39] + node _T_136 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 799:54] + node _T_137 = add(_T_135, _T_136) @[exu_div_ctl.scala 799:48] + node adder1_out = tail(_T_137, 1) @[exu_div_ctl.scala 799:48] + node _T_138 = bits(r_ff, 31, 0) @[exu_div_ctl.scala 800:28] + node _T_139 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 800:39] node _T_140 = cat(_T_138, _T_139) @[Cat.scala 29:58] - node _T_141 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 801:58] + node _T_141 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 800:58] node _T_142 = cat(_T_141, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_143 = add(_T_140, _T_142) @[exu_div_ctl.scala 801:48] - node adder2_out = tail(_T_143, 1) @[exu_div_ctl.scala 801:48] - node _T_144 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 802:28] - node _T_145 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 802:39] + node _T_143 = add(_T_140, _T_142) @[exu_div_ctl.scala 800:48] + node adder2_out = tail(_T_143, 1) @[exu_div_ctl.scala 800:48] + node _T_144 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 801:28] + node _T_145 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 801:39] node _T_146 = cat(_T_144, _T_145) @[Cat.scala 29:58] - node _T_147 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 802:58] + node _T_147 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 801:58] node _T_148 = cat(_T_147, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_149 = add(_T_146, _T_148) @[exu_div_ctl.scala 802:48] - node _T_150 = tail(_T_149, 1) @[exu_div_ctl.scala 802:48] - node _T_151 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 802:76] - node _T_152 = add(_T_150, _T_151) @[exu_div_ctl.scala 802:70] - node adder3_out = tail(_T_152, 1) @[exu_div_ctl.scala 802:70] - node _T_153 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 803:28] - node _T_154 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 803:37] - node _T_155 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 803:48] + node _T_149 = add(_T_146, _T_148) @[exu_div_ctl.scala 801:48] + node _T_150 = tail(_T_149, 1) @[exu_div_ctl.scala 801:48] + node _T_151 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 801:76] + node _T_152 = add(_T_150, _T_151) @[exu_div_ctl.scala 801:70] + node adder3_out = tail(_T_152, 1) @[exu_div_ctl.scala 801:70] + node _T_153 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 802:29] + node _T_154 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 802:38] + node _T_155 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 802:49] node _T_156 = cat(_T_153, _T_154) @[Cat.scala 29:58] node _T_157 = cat(_T_156, _T_155) @[Cat.scala 29:58] - node _T_158 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 803:67] + node _T_158 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 802:68] node _T_159 = cat(_T_158, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_160 = add(_T_157, _T_159) @[exu_div_ctl.scala 803:57] - node adder4_out = tail(_T_160, 1) @[exu_div_ctl.scala 803:57] - node _T_161 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 804:28] - node _T_162 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 804:37] - node _T_163 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 804:48] + node _T_160 = add(_T_157, _T_159) @[exu_div_ctl.scala 802:58] + node adder4_out = tail(_T_160, 1) @[exu_div_ctl.scala 802:58] + node _T_161 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 803:29] + node _T_162 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 803:38] + node _T_163 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 803:49] node _T_164 = cat(_T_161, _T_162) @[Cat.scala 29:58] node _T_165 = cat(_T_164, _T_163) @[Cat.scala 29:58] - node _T_166 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 804:67] + node _T_166 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 803:68] node _T_167 = cat(_T_166, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_168 = add(_T_165, _T_167) @[exu_div_ctl.scala 804:57] - node _T_169 = tail(_T_168, 1) @[exu_div_ctl.scala 804:57] - node _T_170 = add(_T_169, b_ff) @[exu_div_ctl.scala 804:84] - node adder5_out = tail(_T_170, 1) @[exu_div_ctl.scala 804:84] - node _T_171 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 805:28] - node _T_172 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 805:37] - node _T_173 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 805:48] + node _T_168 = add(_T_165, _T_167) @[exu_div_ctl.scala 803:58] + node _T_169 = tail(_T_168, 1) @[exu_div_ctl.scala 803:58] + node _T_170 = add(_T_169, b_ff) @[exu_div_ctl.scala 803:85] + node adder5_out = tail(_T_170, 1) @[exu_div_ctl.scala 803:85] + node _T_171 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 804:29] + node _T_172 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 804:38] + node _T_173 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 804:49] node _T_174 = cat(_T_171, _T_172) @[Cat.scala 29:58] node _T_175 = cat(_T_174, _T_173) @[Cat.scala 29:58] - node _T_176 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 805:67] + node _T_176 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 804:68] node _T_177 = cat(_T_176, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_178 = add(_T_175, _T_177) @[exu_div_ctl.scala 805:57] - node _T_179 = tail(_T_178, 1) @[exu_div_ctl.scala 805:57] - node _T_180 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 805:94] + node _T_178 = add(_T_175, _T_177) @[exu_div_ctl.scala 804:58] + node _T_179 = tail(_T_178, 1) @[exu_div_ctl.scala 804:58] + node _T_180 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 804:95] node _T_181 = cat(_T_180, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_182 = add(_T_179, _T_181) @[exu_div_ctl.scala 805:84] - node adder6_out = tail(_T_182, 1) @[exu_div_ctl.scala 805:84] - node _T_183 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 806:28] - node _T_184 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 806:37] - node _T_185 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 806:48] + node _T_182 = add(_T_179, _T_181) @[exu_div_ctl.scala 804:85] + node adder6_out = tail(_T_182, 1) @[exu_div_ctl.scala 804:85] + node _T_183 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 805:29] + node _T_184 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 805:38] + node _T_185 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 805:49] node _T_186 = cat(_T_183, _T_184) @[Cat.scala 29:58] node _T_187 = cat(_T_186, _T_185) @[Cat.scala 29:58] - node _T_188 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 806:67] + node _T_188 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 805:68] node _T_189 = cat(_T_188, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_190 = add(_T_187, _T_189) @[exu_div_ctl.scala 806:57] - node _T_191 = tail(_T_190, 1) @[exu_div_ctl.scala 806:57] - node _T_192 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 806:94] + node _T_190 = add(_T_187, _T_189) @[exu_div_ctl.scala 805:58] + node _T_191 = tail(_T_190, 1) @[exu_div_ctl.scala 805:58] + node _T_192 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 805:95] node _T_193 = cat(_T_192, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_194 = add(_T_191, _T_193) @[exu_div_ctl.scala 806:84] - node _T_195 = tail(_T_194, 1) @[exu_div_ctl.scala 806:84] - node _T_196 = add(_T_195, b_ff) @[exu_div_ctl.scala 806:106] - node adder7_out = tail(_T_196, 1) @[exu_div_ctl.scala 806:106] - node _T_197 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 807:29] - node _T_198 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 807:38] - node _T_199 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 807:49] + node _T_194 = add(_T_191, _T_193) @[exu_div_ctl.scala 805:85] + node _T_195 = tail(_T_194, 1) @[exu_div_ctl.scala 805:85] + node _T_196 = add(_T_195, b_ff) @[exu_div_ctl.scala 805:107] + node adder7_out = tail(_T_196, 1) @[exu_div_ctl.scala 805:107] + node _T_197 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 806:29] + node _T_198 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 806:38] + node _T_199 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 806:49] node _T_200 = cat(_T_197, _T_198) @[Cat.scala 29:58] node _T_201 = cat(_T_200, _T_199) @[Cat.scala 29:58] - node _T_202 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 807:68] + node _T_202 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 806:68] node _T_203 = cat(_T_202, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_204 = add(_T_201, _T_203) @[exu_div_ctl.scala 807:58] - node adder8_out = tail(_T_204, 1) @[exu_div_ctl.scala 807:58] - node _T_205 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 808:29] - node _T_206 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 808:38] - node _T_207 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 808:49] + node _T_204 = add(_T_201, _T_203) @[exu_div_ctl.scala 806:58] + node adder8_out = tail(_T_204, 1) @[exu_div_ctl.scala 806:58] + node _T_205 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 807:29] + node _T_206 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 807:38] + node _T_207 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 807:49] node _T_208 = cat(_T_205, _T_206) @[Cat.scala 29:58] node _T_209 = cat(_T_208, _T_207) @[Cat.scala 29:58] - node _T_210 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 808:68] + node _T_210 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 807:68] node _T_211 = cat(_T_210, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_212 = add(_T_209, _T_211) @[exu_div_ctl.scala 808:58] - node _T_213 = tail(_T_212, 1) @[exu_div_ctl.scala 808:58] - node _T_214 = add(_T_213, b_ff) @[exu_div_ctl.scala 808:85] - node adder9_out = tail(_T_214, 1) @[exu_div_ctl.scala 808:85] - node _T_215 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 809:29] - node _T_216 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 809:38] - node _T_217 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 809:49] + node _T_212 = add(_T_209, _T_211) @[exu_div_ctl.scala 807:58] + node _T_213 = tail(_T_212, 1) @[exu_div_ctl.scala 807:58] + node _T_214 = add(_T_213, b_ff) @[exu_div_ctl.scala 807:85] + node adder9_out = tail(_T_214, 1) @[exu_div_ctl.scala 807:85] + node _T_215 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 808:29] + node _T_216 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 808:38] + node _T_217 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 808:49] node _T_218 = cat(_T_215, _T_216) @[Cat.scala 29:58] node _T_219 = cat(_T_218, _T_217) @[Cat.scala 29:58] - node _T_220 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 809:68] + node _T_220 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 808:68] node _T_221 = cat(_T_220, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_222 = add(_T_219, _T_221) @[exu_div_ctl.scala 809:58] - node _T_223 = tail(_T_222, 1) @[exu_div_ctl.scala 809:58] - node _T_224 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 809:95] + node _T_222 = add(_T_219, _T_221) @[exu_div_ctl.scala 808:58] + node _T_223 = tail(_T_222, 1) @[exu_div_ctl.scala 808:58] + node _T_224 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 808:95] node _T_225 = cat(_T_224, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_226 = add(_T_223, _T_225) @[exu_div_ctl.scala 809:85] - node adder10_out = tail(_T_226, 1) @[exu_div_ctl.scala 809:85] - node _T_227 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 810:29] - node _T_228 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 810:38] - node _T_229 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 810:49] + node _T_226 = add(_T_223, _T_225) @[exu_div_ctl.scala 808:85] + node adder10_out = tail(_T_226, 1) @[exu_div_ctl.scala 808:85] + node _T_227 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 809:29] + node _T_228 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 809:38] + node _T_229 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 809:49] node _T_230 = cat(_T_227, _T_228) @[Cat.scala 29:58] node _T_231 = cat(_T_230, _T_229) @[Cat.scala 29:58] - node _T_232 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 810:68] + node _T_232 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 809:68] node _T_233 = cat(_T_232, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_234 = add(_T_231, _T_233) @[exu_div_ctl.scala 810:58] - node _T_235 = tail(_T_234, 1) @[exu_div_ctl.scala 810:58] - node _T_236 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 810:95] + node _T_234 = add(_T_231, _T_233) @[exu_div_ctl.scala 809:58] + node _T_235 = tail(_T_234, 1) @[exu_div_ctl.scala 809:58] + node _T_236 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 809:95] node _T_237 = cat(_T_236, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_238 = add(_T_235, _T_237) @[exu_div_ctl.scala 810:85] - node _T_239 = tail(_T_238, 1) @[exu_div_ctl.scala 810:85] - node _T_240 = add(_T_239, b_ff) @[exu_div_ctl.scala 810:107] - node adder11_out = tail(_T_240, 1) @[exu_div_ctl.scala 810:107] - node _T_241 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 811:29] - node _T_242 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 811:38] - node _T_243 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 811:49] + node _T_238 = add(_T_235, _T_237) @[exu_div_ctl.scala 809:85] + node _T_239 = tail(_T_238, 1) @[exu_div_ctl.scala 809:85] + node _T_240 = add(_T_239, b_ff) @[exu_div_ctl.scala 809:107] + node adder11_out = tail(_T_240, 1) @[exu_div_ctl.scala 809:107] + node _T_241 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 810:29] + node _T_242 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 810:38] + node _T_243 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 810:49] node _T_244 = cat(_T_241, _T_242) @[Cat.scala 29:58] node _T_245 = cat(_T_244, _T_243) @[Cat.scala 29:58] - node _T_246 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 811:68] + node _T_246 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 810:68] node _T_247 = cat(_T_246, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_248 = add(_T_245, _T_247) @[exu_div_ctl.scala 811:58] - node _T_249 = tail(_T_248, 1) @[exu_div_ctl.scala 811:58] - node _T_250 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 811:95] + node _T_248 = add(_T_245, _T_247) @[exu_div_ctl.scala 810:58] + node _T_249 = tail(_T_248, 1) @[exu_div_ctl.scala 810:58] + node _T_250 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 810:95] node _T_251 = cat(_T_250, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_252 = add(_T_249, _T_251) @[exu_div_ctl.scala 811:85] - node adder12_out = tail(_T_252, 1) @[exu_div_ctl.scala 811:85] - node _T_253 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 812:29] - node _T_254 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 812:38] - node _T_255 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 812:49] + node _T_252 = add(_T_249, _T_251) @[exu_div_ctl.scala 810:85] + node adder12_out = tail(_T_252, 1) @[exu_div_ctl.scala 810:85] + node _T_253 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 811:29] + node _T_254 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 811:38] + node _T_255 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 811:49] node _T_256 = cat(_T_253, _T_254) @[Cat.scala 29:58] node _T_257 = cat(_T_256, _T_255) @[Cat.scala 29:58] - node _T_258 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 812:68] + node _T_258 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 811:68] node _T_259 = cat(_T_258, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_260 = add(_T_257, _T_259) @[exu_div_ctl.scala 812:58] - node _T_261 = tail(_T_260, 1) @[exu_div_ctl.scala 812:58] - node _T_262 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 812:95] + node _T_260 = add(_T_257, _T_259) @[exu_div_ctl.scala 811:58] + node _T_261 = tail(_T_260, 1) @[exu_div_ctl.scala 811:58] + node _T_262 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 811:95] node _T_263 = cat(_T_262, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_264 = add(_T_261, _T_263) @[exu_div_ctl.scala 812:85] - node _T_265 = tail(_T_264, 1) @[exu_div_ctl.scala 812:85] - node _T_266 = add(_T_265, b_ff) @[exu_div_ctl.scala 812:112] - node adder13_out = tail(_T_266, 1) @[exu_div_ctl.scala 812:112] - node _T_267 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 813:29] - node _T_268 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 813:38] - node _T_269 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 813:49] + node _T_264 = add(_T_261, _T_263) @[exu_div_ctl.scala 811:85] + node _T_265 = tail(_T_264, 1) @[exu_div_ctl.scala 811:85] + node _T_266 = add(_T_265, b_ff) @[exu_div_ctl.scala 811:112] + node adder13_out = tail(_T_266, 1) @[exu_div_ctl.scala 811:112] + node _T_267 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 812:29] + node _T_268 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 812:38] + node _T_269 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 812:49] node _T_270 = cat(_T_267, _T_268) @[Cat.scala 29:58] node _T_271 = cat(_T_270, _T_269) @[Cat.scala 29:58] - node _T_272 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 813:68] + node _T_272 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 812:68] node _T_273 = cat(_T_272, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_274 = add(_T_271, _T_273) @[exu_div_ctl.scala 813:58] - node _T_275 = tail(_T_274, 1) @[exu_div_ctl.scala 813:58] - node _T_276 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 813:95] + node _T_274 = add(_T_271, _T_273) @[exu_div_ctl.scala 812:58] + node _T_275 = tail(_T_274, 1) @[exu_div_ctl.scala 812:58] + node _T_276 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 812:95] node _T_277 = cat(_T_276, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_278 = add(_T_275, _T_277) @[exu_div_ctl.scala 813:85] - node _T_279 = tail(_T_278, 1) @[exu_div_ctl.scala 813:85] - node _T_280 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 813:122] + node _T_278 = add(_T_275, _T_277) @[exu_div_ctl.scala 812:85] + node _T_279 = tail(_T_278, 1) @[exu_div_ctl.scala 812:85] + node _T_280 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 812:122] node _T_281 = cat(_T_280, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_282 = add(_T_279, _T_281) @[exu_div_ctl.scala 813:112] - node adder14_out = tail(_T_282, 1) @[exu_div_ctl.scala 813:112] - node _T_283 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 814:29] - node _T_284 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 814:38] - node _T_285 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 814:49] + node _T_282 = add(_T_279, _T_281) @[exu_div_ctl.scala 812:112] + node adder14_out = tail(_T_282, 1) @[exu_div_ctl.scala 812:112] + node _T_283 = bits(r_ff, 32, 32) @[exu_div_ctl.scala 813:29] + node _T_284 = bits(r_ff, 32, 0) @[exu_div_ctl.scala 813:38] + node _T_285 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 813:49] node _T_286 = cat(_T_283, _T_284) @[Cat.scala 29:58] node _T_287 = cat(_T_286, _T_285) @[Cat.scala 29:58] - node _T_288 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 814:68] + node _T_288 = bits(b_ff, 34, 0) @[exu_div_ctl.scala 813:68] node _T_289 = cat(_T_288, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_290 = add(_T_287, _T_289) @[exu_div_ctl.scala 814:58] - node _T_291 = tail(_T_290, 1) @[exu_div_ctl.scala 814:58] - node _T_292 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 814:95] + node _T_290 = add(_T_287, _T_289) @[exu_div_ctl.scala 813:58] + node _T_291 = tail(_T_290, 1) @[exu_div_ctl.scala 813:58] + node _T_292 = bits(b_ff, 35, 0) @[exu_div_ctl.scala 813:95] node _T_293 = cat(_T_292, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_294 = add(_T_291, _T_293) @[exu_div_ctl.scala 814:85] - node _T_295 = tail(_T_294, 1) @[exu_div_ctl.scala 814:85] - node _T_296 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 814:122] + node _T_294 = add(_T_291, _T_293) @[exu_div_ctl.scala 813:85] + node _T_295 = tail(_T_294, 1) @[exu_div_ctl.scala 813:85] + node _T_296 = bits(b_ff, 36, 0) @[exu_div_ctl.scala 813:122] node _T_297 = cat(_T_296, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_298 = add(_T_295, _T_297) @[exu_div_ctl.scala 814:112] - node _T_299 = tail(_T_298, 1) @[exu_div_ctl.scala 814:112] - node _T_300 = add(_T_299, b_ff) @[exu_div_ctl.scala 814:134] - node adder15_out = tail(_T_300, 1) @[exu_div_ctl.scala 814:134] + node _T_298 = add(_T_295, _T_297) @[exu_div_ctl.scala 813:112] + node _T_299 = tail(_T_298, 1) @[exu_div_ctl.scala 813:112] + node _T_300 = add(_T_299, b_ff) @[exu_div_ctl.scala 813:134] + node adder15_out = tail(_T_300, 1) @[exu_div_ctl.scala 813:134] node _T_301 = bits(adder15_out, 37, 37) @[exu_div_ctl.scala 816:18] node _T_302 = eq(_T_301, UInt<1>("h00")) @[exu_div_ctl.scala 816:6] node _T_303 = xor(_T_302, dividend_sign_ff) @[exu_div_ctl.scala 816:23] @@ -1532,1287 +1532,1259 @@ circuit exu_div_new_4bit_fullshortq : node _T_433 = cat(_T_432, _T_431) @[Cat.scala 29:58] node _T_434 = cat(_T_433, _T_430) @[Cat.scala 29:58] node _T_435 = cat(_T_434, _T_427) @[Cat.scala 29:58] - quotient_raw <= _T_435 @[exu_div_ctl.scala 815:17] - node _T_436 = bits(quotient_raw, 15, 15) @[exu_div_ctl.scala 833:19] - node _T_437 = eq(_T_436, UInt<1>("h01")) @[exu_div_ctl.scala 833:23] - node _T_438 = bits(quotient_raw, 15, 8) @[exu_div_ctl.scala 833:70] - node _T_439 = mux(UInt<1>("h00"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12] - node _T_440 = cat(_T_439, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_441 = eq(_T_438, _T_440) @[exu_div_ctl.scala 833:76] - node _T_442 = bits(_T_441, 0, 0) @[exu_div_ctl.scala 833:105] - node _T_443 = bits(quotient_raw, 15, 9) @[exu_div_ctl.scala 833:70] - node _T_444 = mux(UInt<1>("h00"), UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12] - node _T_445 = cat(_T_444, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_446 = eq(_T_443, _T_445) @[exu_div_ctl.scala 833:76] - node _T_447 = bits(_T_446, 0, 0) @[exu_div_ctl.scala 833:105] - node _T_448 = bits(quotient_raw, 15, 10) @[exu_div_ctl.scala 833:70] - node _T_449 = mux(UInt<1>("h00"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] - node _T_450 = cat(_T_449, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_451 = eq(_T_448, _T_450) @[exu_div_ctl.scala 833:76] - node _T_452 = bits(_T_451, 0, 0) @[exu_div_ctl.scala 833:105] - node _T_453 = bits(quotient_raw, 15, 11) @[exu_div_ctl.scala 833:70] - node _T_454 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_455 = cat(_T_454, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_456 = eq(_T_453, _T_455) @[exu_div_ctl.scala 833:76] - node _T_457 = bits(_T_456, 0, 0) @[exu_div_ctl.scala 833:105] - node _T_458 = bits(quotient_raw, 15, 12) @[exu_div_ctl.scala 833:70] - node _T_459 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_460 = cat(_T_459, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_461 = eq(_T_458, _T_460) @[exu_div_ctl.scala 833:76] - node _T_462 = bits(_T_461, 0, 0) @[exu_div_ctl.scala 833:105] - node _T_463 = bits(quotient_raw, 15, 13) @[exu_div_ctl.scala 833:70] - node _T_464 = mux(UInt<1>("h00"), UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_465 = cat(_T_464, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_466 = eq(_T_463, _T_465) @[exu_div_ctl.scala 833:76] - node _T_467 = bits(_T_466, 0, 0) @[exu_div_ctl.scala 833:105] - node _T_468 = bits(quotient_raw, 15, 14) @[exu_div_ctl.scala 833:70] - node _T_469 = cat(UInt<1>("h00"), UInt<1>("h01")) @[Cat.scala 29:58] - node _T_470 = eq(_T_468, _T_469) @[exu_div_ctl.scala 833:76] - node _T_471 = bits(_T_470, 0, 0) @[exu_div_ctl.scala 833:105] - node _T_472 = mux(_T_442, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_473 = mux(_T_447, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_474 = mux(_T_452, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_475 = mux(_T_457, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_476 = mux(_T_462, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_477 = mux(_T_467, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_478 = mux(_T_471, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_479 = or(_T_472, _T_473) @[Mux.scala 27:72] + quotient_raw <= _T_435 @[exu_div_ctl.scala 815:16] + node _T_436 = bits(quotient_raw, 15, 8) @[exu_div_ctl.scala 833:43] + node _T_437 = mux(UInt<1>("h00"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12] + node _T_438 = cat(_T_437, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_439 = eq(_T_436, _T_438) @[exu_div_ctl.scala 833:49] + node _T_440 = bits(_T_439, 0, 0) @[exu_div_ctl.scala 833:78] + node _T_441 = bits(quotient_raw, 15, 9) @[exu_div_ctl.scala 833:43] + node _T_442 = mux(UInt<1>("h00"), UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12] + node _T_443 = cat(_T_442, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_444 = eq(_T_441, _T_443) @[exu_div_ctl.scala 833:49] + node _T_445 = bits(_T_444, 0, 0) @[exu_div_ctl.scala 833:78] + node _T_446 = bits(quotient_raw, 15, 10) @[exu_div_ctl.scala 833:43] + node _T_447 = mux(UInt<1>("h00"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] + node _T_448 = cat(_T_447, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_449 = eq(_T_446, _T_448) @[exu_div_ctl.scala 833:49] + node _T_450 = bits(_T_449, 0, 0) @[exu_div_ctl.scala 833:78] + node _T_451 = bits(quotient_raw, 15, 11) @[exu_div_ctl.scala 833:43] + node _T_452 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_453 = cat(_T_452, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_454 = eq(_T_451, _T_453) @[exu_div_ctl.scala 833:49] + node _T_455 = bits(_T_454, 0, 0) @[exu_div_ctl.scala 833:78] + node _T_456 = bits(quotient_raw, 15, 12) @[exu_div_ctl.scala 833:43] + node _T_457 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_458 = cat(_T_457, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_459 = eq(_T_456, _T_458) @[exu_div_ctl.scala 833:49] + node _T_460 = bits(_T_459, 0, 0) @[exu_div_ctl.scala 833:78] + node _T_461 = bits(quotient_raw, 15, 13) @[exu_div_ctl.scala 833:43] + node _T_462 = mux(UInt<1>("h00"), UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_463 = cat(_T_462, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_464 = eq(_T_461, _T_463) @[exu_div_ctl.scala 833:49] + node _T_465 = bits(_T_464, 0, 0) @[exu_div_ctl.scala 833:78] + node _T_466 = bits(quotient_raw, 15, 14) @[exu_div_ctl.scala 833:43] + node _T_467 = cat(UInt<1>("h00"), UInt<1>("h01")) @[Cat.scala 29:58] + node _T_468 = eq(_T_466, _T_467) @[exu_div_ctl.scala 833:49] + node _T_469 = bits(_T_468, 0, 0) @[exu_div_ctl.scala 833:78] + node _T_470 = mux(_T_440, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_471 = mux(_T_445, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_472 = mux(_T_450, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_473 = mux(_T_455, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_474 = mux(_T_460, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_475 = mux(_T_465, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_476 = mux(_T_469, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_477 = or(_T_470, _T_471) @[Mux.scala 27:72] + node _T_478 = or(_T_477, _T_472) @[Mux.scala 27:72] + node _T_479 = or(_T_478, _T_473) @[Mux.scala 27:72] node _T_480 = or(_T_479, _T_474) @[Mux.scala 27:72] node _T_481 = or(_T_480, _T_475) @[Mux.scala 27:72] node _T_482 = or(_T_481, _T_476) @[Mux.scala 27:72] - node _T_483 = or(_T_482, _T_477) @[Mux.scala 27:72] - node _T_484 = or(_T_483, _T_478) @[Mux.scala 27:72] - wire _T_485 : UInt<1> @[Mux.scala 27:72] - _T_485 <= _T_484 @[Mux.scala 27:72] - node _T_486 = or(_T_437, _T_485) @[exu_div_ctl.scala 833:31] + wire _T_483 : UInt<1> @[Mux.scala 27:72] + _T_483 <= _T_482 @[Mux.scala 27:72] + node _T_484 = bits(quotient_raw, 15, 15) @[exu_div_ctl.scala 833:109] + node _T_485 = eq(_T_484, UInt<1>("h01")) @[exu_div_ctl.scala 833:113] + node _T_486 = or(_T_483, _T_485) @[exu_div_ctl.scala 833:94] node _T_487 = bits(quotient_raw, 15, 4) @[exu_div_ctl.scala 835:19] - node _T_488 = dshr(UInt<1>("h01"), UInt<4>("h0c")) @[exu_div_ctl.scala 835:47] - node _T_489 = bits(_T_488, 0, 0) @[exu_div_ctl.scala 835:47] - node _T_490 = eq(_T_487, _T_489) @[exu_div_ctl.scala 835:26] - node _T_491 = bits(quotient_raw, 15, 5) @[exu_div_ctl.scala 835:70] - node _T_492 = dshr(UInt<1>("h01"), UInt<4>("h0b")) @[exu_div_ctl.scala 835:97] - node _T_493 = bits(_T_492, 0, 0) @[exu_div_ctl.scala 835:97] - node _T_494 = eq(_T_491, _T_493) @[exu_div_ctl.scala 835:77] - node _T_495 = or(_T_490, _T_494) @[exu_div_ctl.scala 835:54] - node _T_496 = bits(quotient_raw, 15, 6) @[exu_div_ctl.scala 835:121] - node _T_497 = dshr(UInt<1>("h01"), UInt<4>("h0a")) @[exu_div_ctl.scala 835:147] - node _T_498 = bits(_T_497, 0, 0) @[exu_div_ctl.scala 835:147] - node _T_499 = eq(_T_496, _T_498) @[exu_div_ctl.scala 835:128] - node _T_500 = or(_T_495, _T_499) @[exu_div_ctl.scala 835:105] - node _T_501 = bits(quotient_raw, 15, 7) @[exu_div_ctl.scala 836:21] - node _T_502 = dshr(UInt<1>("h01"), UInt<4>("h09")) @[exu_div_ctl.scala 836:46] - node _T_503 = bits(_T_502, 0, 0) @[exu_div_ctl.scala 836:46] - node _T_504 = eq(_T_501, _T_503) @[exu_div_ctl.scala 836:28] - node _T_505 = or(_T_500, _T_504) @[exu_div_ctl.scala 835:155] - node _T_506 = bits(quotient_raw, 15, 12) @[exu_div_ctl.scala 836:69] - node _T_507 = dshr(UInt<1>("h01"), UInt<3>("h04")) @[exu_div_ctl.scala 836:89] - node _T_508 = bits(_T_507, 0, 0) @[exu_div_ctl.scala 836:89] - node _T_509 = eq(_T_506, _T_508) @[exu_div_ctl.scala 836:76] - node _T_510 = or(_T_505, _T_509) @[exu_div_ctl.scala 836:53] - node _T_511 = bits(quotient_raw, 15, 13) @[exu_div_ctl.scala 836:112] - node _T_512 = dshr(UInt<1>("h01"), UInt<2>("h03")) @[exu_div_ctl.scala 836:131] - node _T_513 = bits(_T_512, 0, 0) @[exu_div_ctl.scala 836:131] - node _T_514 = eq(_T_511, _T_513) @[exu_div_ctl.scala 836:119] - node _T_515 = or(_T_510, _T_514) @[exu_div_ctl.scala 836:96] - node _T_516 = bits(quotient_raw, 15, 14) @[exu_div_ctl.scala 837:21] - node _T_517 = dshr(UInt<1>("h01"), UInt<2>("h02")) @[exu_div_ctl.scala 837:39] - node _T_518 = bits(_T_517, 0, 0) @[exu_div_ctl.scala 837:39] - node _T_519 = eq(_T_516, _T_518) @[exu_div_ctl.scala 837:28] - node _T_520 = or(_T_515, _T_519) @[exu_div_ctl.scala 836:138] - node _T_521 = bits(quotient_raw, 15, 15) @[exu_div_ctl.scala 837:62] - node _T_522 = eq(_T_521, UInt<1>("h01")) @[exu_div_ctl.scala 837:69] - node _T_523 = or(_T_520, _T_522) @[exu_div_ctl.scala 837:46] - node _T_524 = bits(quotient_raw, 15, 2) @[exu_div_ctl.scala 839:19] - node _T_525 = dshr(UInt<1>("h01"), UInt<4>("h0e")) @[exu_div_ctl.scala 839:49] - node _T_526 = bits(_T_525, 0, 0) @[exu_div_ctl.scala 839:49] - node _T_527 = eq(_T_524, _T_526) @[exu_div_ctl.scala 839:26] - node _T_528 = bits(quotient_raw, 15, 3) @[exu_div_ctl.scala 839:72] - node _T_529 = dshr(UInt<1>("h01"), UInt<4>("h0d")) @[exu_div_ctl.scala 839:101] - node _T_530 = bits(_T_529, 0, 0) @[exu_div_ctl.scala 839:101] - node _T_531 = eq(_T_528, _T_530) @[exu_div_ctl.scala 839:79] - node _T_532 = or(_T_527, _T_531) @[exu_div_ctl.scala 839:56] - node _T_533 = bits(quotient_raw, 15, 6) @[exu_div_ctl.scala 839:125] - node _T_534 = dshr(UInt<1>("h01"), UInt<4>("h0a")) @[exu_div_ctl.scala 839:151] - node _T_535 = bits(_T_534, 0, 0) @[exu_div_ctl.scala 839:151] - node _T_536 = eq(_T_533, _T_535) @[exu_div_ctl.scala 839:132] - node _T_537 = or(_T_532, _T_536) @[exu_div_ctl.scala 839:109] - node _T_538 = bits(quotient_raw, 15, 7) @[exu_div_ctl.scala 840:23] - node _T_539 = dshr(UInt<1>("h01"), UInt<4>("h09")) @[exu_div_ctl.scala 840:49] - node _T_540 = bits(_T_539, 0, 0) @[exu_div_ctl.scala 840:49] - node _T_541 = eq(_T_538, _T_540) @[exu_div_ctl.scala 840:30] - node _T_542 = or(_T_537, _T_541) @[exu_div_ctl.scala 839:159] - node _T_543 = bits(quotient_raw, 15, 10) @[exu_div_ctl.scala 840:72] - node _T_544 = dshr(UInt<1>("h01"), UInt<3>("h06")) @[exu_div_ctl.scala 840:94] - node _T_545 = bits(_T_544, 0, 0) @[exu_div_ctl.scala 840:94] - node _T_546 = eq(_T_543, _T_545) @[exu_div_ctl.scala 840:79] - node _T_547 = or(_T_542, _T_546) @[exu_div_ctl.scala 840:56] - node _T_548 = bits(quotient_raw, 15, 11) @[exu_div_ctl.scala 840:117] - node _T_549 = dshr(UInt<1>("h01"), UInt<3>("h05")) @[exu_div_ctl.scala 840:138] - node _T_550 = bits(_T_549, 0, 0) @[exu_div_ctl.scala 840:138] - node _T_551 = eq(_T_548, _T_550) @[exu_div_ctl.scala 840:124] - node _T_552 = or(_T_547, _T_551) @[exu_div_ctl.scala 840:101] - node _T_553 = bits(quotient_raw, 15, 14) @[exu_div_ctl.scala 841:23] - node _T_554 = dshr(UInt<1>("h01"), UInt<2>("h02")) @[exu_div_ctl.scala 841:41] - node _T_555 = bits(_T_554, 0, 0) @[exu_div_ctl.scala 841:41] - node _T_556 = eq(_T_553, _T_555) @[exu_div_ctl.scala 841:30] - node _T_557 = or(_T_552, _T_556) @[exu_div_ctl.scala 840:145] - node _T_558 = bits(quotient_raw, 15, 15) @[exu_div_ctl.scala 841:64] - node _T_559 = eq(_T_558, UInt<1>("h01")) @[exu_div_ctl.scala 841:71] - node _T_560 = or(_T_557, _T_559) @[exu_div_ctl.scala 841:48] - node _T_561 = bits(quotient_raw, 15, 15) @[exu_div_ctl.scala 843:19] - node _T_562 = eq(_T_561, UInt<1>("h01")) @[exu_div_ctl.scala 843:23] - node _T_563 = bits(quotient_raw, 15, 1) @[exu_div_ctl.scala 843:75] - node _T_564 = mux(UInt<1>("h00"), UInt<14>("h03fff"), UInt<14>("h00")) @[Bitwise.scala 72:12] + node _T_488 = eq(_T_487, UInt<12>("h01")) @[exu_div_ctl.scala 835:26] + node _T_489 = bits(quotient_raw, 15, 5) @[exu_div_ctl.scala 835:70] + node _T_490 = eq(_T_489, UInt<11>("h01")) @[exu_div_ctl.scala 835:77] + node _T_491 = or(_T_488, _T_490) @[exu_div_ctl.scala 835:54] + node _T_492 = bits(quotient_raw, 15, 6) @[exu_div_ctl.scala 835:121] + node _T_493 = eq(_T_492, UInt<10>("h01")) @[exu_div_ctl.scala 835:128] + node _T_494 = or(_T_491, _T_493) @[exu_div_ctl.scala 835:105] + node _T_495 = bits(quotient_raw, 15, 7) @[exu_div_ctl.scala 836:21] + node _T_496 = eq(_T_495, UInt<9>("h01")) @[exu_div_ctl.scala 836:28] + node _T_497 = or(_T_494, _T_496) @[exu_div_ctl.scala 835:155] + node _T_498 = bits(quotient_raw, 15, 12) @[exu_div_ctl.scala 836:69] + node _T_499 = eq(_T_498, UInt<4>("h01")) @[exu_div_ctl.scala 836:76] + node _T_500 = or(_T_497, _T_499) @[exu_div_ctl.scala 836:53] + node _T_501 = bits(quotient_raw, 15, 13) @[exu_div_ctl.scala 836:112] + node _T_502 = eq(_T_501, UInt<3>("h01")) @[exu_div_ctl.scala 836:119] + node _T_503 = or(_T_500, _T_502) @[exu_div_ctl.scala 836:96] + node _T_504 = bits(quotient_raw, 15, 14) @[exu_div_ctl.scala 837:21] + node _T_505 = eq(_T_504, UInt<2>("h01")) @[exu_div_ctl.scala 837:28] + node _T_506 = or(_T_503, _T_505) @[exu_div_ctl.scala 836:138] + node _T_507 = bits(quotient_raw, 15, 15) @[exu_div_ctl.scala 837:62] + node _T_508 = eq(_T_507, UInt<1>("h01")) @[exu_div_ctl.scala 837:69] + node _T_509 = or(_T_506, _T_508) @[exu_div_ctl.scala 837:46] + node _T_510 = bits(quotient_raw, 15, 2) @[exu_div_ctl.scala 839:19] + node _T_511 = eq(_T_510, UInt<14>("h01")) @[exu_div_ctl.scala 839:26] + node _T_512 = bits(quotient_raw, 15, 3) @[exu_div_ctl.scala 839:72] + node _T_513 = eq(_T_512, UInt<13>("h01")) @[exu_div_ctl.scala 839:79] + node _T_514 = or(_T_511, _T_513) @[exu_div_ctl.scala 839:56] + node _T_515 = bits(quotient_raw, 15, 6) @[exu_div_ctl.scala 839:125] + node _T_516 = eq(_T_515, UInt<10>("h01")) @[exu_div_ctl.scala 839:132] + node _T_517 = or(_T_514, _T_516) @[exu_div_ctl.scala 839:109] + node _T_518 = bits(quotient_raw, 15, 7) @[exu_div_ctl.scala 840:23] + node _T_519 = eq(_T_518, UInt<9>("h01")) @[exu_div_ctl.scala 840:30] + node _T_520 = or(_T_517, _T_519) @[exu_div_ctl.scala 839:159] + node _T_521 = bits(quotient_raw, 15, 10) @[exu_div_ctl.scala 840:71] + node _T_522 = eq(_T_521, UInt<6>("h01")) @[exu_div_ctl.scala 840:78] + node _T_523 = or(_T_520, _T_522) @[exu_div_ctl.scala 840:55] + node _T_524 = bits(quotient_raw, 15, 11) @[exu_div_ctl.scala 840:116] + node _T_525 = eq(_T_524, UInt<5>("h01")) @[exu_div_ctl.scala 840:123] + node _T_526 = or(_T_523, _T_525) @[exu_div_ctl.scala 840:100] + node _T_527 = bits(quotient_raw, 15, 14) @[exu_div_ctl.scala 841:23] + node _T_528 = eq(_T_527, UInt<2>("h01")) @[exu_div_ctl.scala 841:30] + node _T_529 = or(_T_526, _T_528) @[exu_div_ctl.scala 840:144] + node _T_530 = bits(quotient_raw, 15, 15) @[exu_div_ctl.scala 841:64] + node _T_531 = eq(_T_530, UInt<1>("h01")) @[exu_div_ctl.scala 841:71] + node _T_532 = or(_T_529, _T_531) @[exu_div_ctl.scala 841:48] + node _T_533 = bits(quotient_raw, 15, 1) @[exu_div_ctl.scala 843:48] + node _T_534 = mux(UInt<1>("h00"), UInt<14>("h03fff"), UInt<14>("h00")) @[Bitwise.scala 72:12] + node _T_535 = cat(_T_534, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_536 = eq(_T_533, _T_535) @[exu_div_ctl.scala 843:54] + node _T_537 = bits(_T_536, 0, 0) @[exu_div_ctl.scala 843:83] + node _T_538 = bits(quotient_raw, 15, 3) @[exu_div_ctl.scala 843:48] + node _T_539 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12] + node _T_540 = cat(_T_539, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_541 = eq(_T_538, _T_540) @[exu_div_ctl.scala 843:54] + node _T_542 = bits(_T_541, 0, 0) @[exu_div_ctl.scala 843:83] + node _T_543 = bits(quotient_raw, 15, 5) @[exu_div_ctl.scala 843:48] + node _T_544 = mux(UInt<1>("h00"), UInt<10>("h03ff"), UInt<10>("h00")) @[Bitwise.scala 72:12] + node _T_545 = cat(_T_544, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_546 = eq(_T_543, _T_545) @[exu_div_ctl.scala 843:54] + node _T_547 = bits(_T_546, 0, 0) @[exu_div_ctl.scala 843:83] + node _T_548 = bits(quotient_raw, 15, 7) @[exu_div_ctl.scala 843:48] + node _T_549 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_550 = cat(_T_549, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_551 = eq(_T_548, _T_550) @[exu_div_ctl.scala 843:54] + node _T_552 = bits(_T_551, 0, 0) @[exu_div_ctl.scala 843:83] + node _T_553 = bits(quotient_raw, 15, 9) @[exu_div_ctl.scala 843:48] + node _T_554 = mux(UInt<1>("h00"), UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12] + node _T_555 = cat(_T_554, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_556 = eq(_T_553, _T_555) @[exu_div_ctl.scala 843:54] + node _T_557 = bits(_T_556, 0, 0) @[exu_div_ctl.scala 843:83] + node _T_558 = bits(quotient_raw, 15, 11) @[exu_div_ctl.scala 843:48] + node _T_559 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_560 = cat(_T_559, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_561 = eq(_T_558, _T_560) @[exu_div_ctl.scala 843:54] + node _T_562 = bits(_T_561, 0, 0) @[exu_div_ctl.scala 843:83] + node _T_563 = bits(quotient_raw, 15, 13) @[exu_div_ctl.scala 843:48] + node _T_564 = mux(UInt<1>("h00"), UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] node _T_565 = cat(_T_564, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_566 = eq(_T_563, _T_565) @[exu_div_ctl.scala 843:81] - node _T_567 = bits(_T_566, 0, 0) @[exu_div_ctl.scala 843:110] - node _T_568 = bits(quotient_raw, 15, 3) @[exu_div_ctl.scala 843:75] - node _T_569 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12] - node _T_570 = cat(_T_569, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_571 = eq(_T_568, _T_570) @[exu_div_ctl.scala 843:81] - node _T_572 = bits(_T_571, 0, 0) @[exu_div_ctl.scala 843:110] - node _T_573 = bits(quotient_raw, 15, 5) @[exu_div_ctl.scala 843:75] - node _T_574 = mux(UInt<1>("h00"), UInt<10>("h03ff"), UInt<10>("h00")) @[Bitwise.scala 72:12] - node _T_575 = cat(_T_574, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_576 = eq(_T_573, _T_575) @[exu_div_ctl.scala 843:81] - node _T_577 = bits(_T_576, 0, 0) @[exu_div_ctl.scala 843:110] - node _T_578 = bits(quotient_raw, 15, 7) @[exu_div_ctl.scala 843:75] - node _T_579 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_580 = cat(_T_579, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_581 = eq(_T_578, _T_580) @[exu_div_ctl.scala 843:81] - node _T_582 = bits(_T_581, 0, 0) @[exu_div_ctl.scala 843:110] - node _T_583 = bits(quotient_raw, 15, 9) @[exu_div_ctl.scala 843:75] - node _T_584 = mux(UInt<1>("h00"), UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12] - node _T_585 = cat(_T_584, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_586 = eq(_T_583, _T_585) @[exu_div_ctl.scala 843:81] - node _T_587 = bits(_T_586, 0, 0) @[exu_div_ctl.scala 843:110] - node _T_588 = bits(quotient_raw, 15, 11) @[exu_div_ctl.scala 843:75] - node _T_589 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_590 = cat(_T_589, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_591 = eq(_T_588, _T_590) @[exu_div_ctl.scala 843:81] - node _T_592 = bits(_T_591, 0, 0) @[exu_div_ctl.scala 843:110] - node _T_593 = bits(quotient_raw, 15, 13) @[exu_div_ctl.scala 843:75] - node _T_594 = mux(UInt<1>("h00"), UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_595 = cat(_T_594, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_596 = eq(_T_593, _T_595) @[exu_div_ctl.scala 843:81] - node _T_597 = bits(_T_596, 0, 0) @[exu_div_ctl.scala 843:110] - node _T_598 = mux(_T_567, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_599 = mux(_T_572, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_600 = mux(_T_577, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_601 = mux(_T_582, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_602 = mux(_T_587, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_603 = mux(_T_592, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_604 = mux(_T_597, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_605 = or(_T_598, _T_599) @[Mux.scala 27:72] - node _T_606 = or(_T_605, _T_600) @[Mux.scala 27:72] - node _T_607 = or(_T_606, _T_601) @[Mux.scala 27:72] - node _T_608 = or(_T_607, _T_602) @[Mux.scala 27:72] - node _T_609 = or(_T_608, _T_603) @[Mux.scala 27:72] - node _T_610 = or(_T_609, _T_604) @[Mux.scala 27:72] - wire _T_611 : UInt<1> @[Mux.scala 27:72] - _T_611 <= _T_610 @[Mux.scala 27:72] - node _T_612 = or(_T_562, _T_611) @[exu_div_ctl.scala 843:31] - node _T_613 = cat(_T_560, _T_612) @[Cat.scala 29:58] - node _T_614 = cat(_T_486, _T_523) @[Cat.scala 29:58] - node _T_615 = cat(_T_614, _T_613) @[Cat.scala 29:58] - quotient_new <= _T_615 @[exu_div_ctl.scala 832:16] - node _T_616 = bits(b_ff, 31, 0) @[exu_div_ctl.scala 847:48] - node _T_617 = mux(twos_comp_q_sel, q_ff, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_618 = mux(twos_comp_b_sel, _T_616, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_619 = or(_T_617, _T_618) @[Mux.scala 27:72] + node _T_566 = eq(_T_563, _T_565) @[exu_div_ctl.scala 843:54] + node _T_567 = bits(_T_566, 0, 0) @[exu_div_ctl.scala 843:83] + node _T_568 = mux(_T_537, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_569 = mux(_T_542, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_570 = mux(_T_547, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_571 = mux(_T_552, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_572 = mux(_T_557, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_573 = mux(_T_562, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_574 = mux(_T_567, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_575 = or(_T_568, _T_569) @[Mux.scala 27:72] + node _T_576 = or(_T_575, _T_570) @[Mux.scala 27:72] + node _T_577 = or(_T_576, _T_571) @[Mux.scala 27:72] + node _T_578 = or(_T_577, _T_572) @[Mux.scala 27:72] + node _T_579 = or(_T_578, _T_573) @[Mux.scala 27:72] + node _T_580 = or(_T_579, _T_574) @[Mux.scala 27:72] + wire _T_581 : UInt<1> @[Mux.scala 27:72] + _T_581 <= _T_580 @[Mux.scala 27:72] + node _T_582 = bits(quotient_raw, 15, 15) @[exu_div_ctl.scala 843:114] + node _T_583 = eq(_T_582, UInt<1>("h01")) @[exu_div_ctl.scala 843:118] + node _T_584 = or(_T_581, _T_583) @[exu_div_ctl.scala 843:99] + node _T_585 = cat(_T_532, _T_584) @[Cat.scala 29:58] + node _T_586 = cat(_T_486, _T_509) @[Cat.scala 29:58] + node _T_587 = cat(_T_586, _T_585) @[Cat.scala 29:58] + quotient_new <= _T_587 @[exu_div_ctl.scala 832:16] + node _T_588 = bits(b_ff, 31, 0) @[exu_div_ctl.scala 846:48] + node _T_589 = mux(twos_comp_q_sel, q_ff, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_590 = mux(twos_comp_b_sel, _T_588, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_591 = or(_T_589, _T_590) @[Mux.scala 27:72] wire twos_comp_in : UInt<32> @[Mux.scala 27:72] - twos_comp_in <= _T_619 @[Mux.scala 27:72] - wire _T_620 : UInt<1>[31] @[lib.scala 426:20] - node _T_621 = bits(twos_comp_in, 0, 0) @[lib.scala 428:27] - node _T_622 = orr(_T_621) @[lib.scala 428:35] - node _T_623 = bits(twos_comp_in, 1, 1) @[lib.scala 428:44] - node _T_624 = not(_T_623) @[lib.scala 428:40] - node _T_625 = bits(twos_comp_in, 1, 1) @[lib.scala 428:51] - node _T_626 = mux(_T_622, _T_624, _T_625) @[lib.scala 428:23] - _T_620[0] <= _T_626 @[lib.scala 428:17] - node _T_627 = bits(twos_comp_in, 1, 0) @[lib.scala 428:27] - node _T_628 = orr(_T_627) @[lib.scala 428:35] - node _T_629 = bits(twos_comp_in, 2, 2) @[lib.scala 428:44] - node _T_630 = not(_T_629) @[lib.scala 428:40] - node _T_631 = bits(twos_comp_in, 2, 2) @[lib.scala 428:51] - node _T_632 = mux(_T_628, _T_630, _T_631) @[lib.scala 428:23] - _T_620[1] <= _T_632 @[lib.scala 428:17] - node _T_633 = bits(twos_comp_in, 2, 0) @[lib.scala 428:27] - node _T_634 = orr(_T_633) @[lib.scala 428:35] - node _T_635 = bits(twos_comp_in, 3, 3) @[lib.scala 428:44] - node _T_636 = not(_T_635) @[lib.scala 428:40] - node _T_637 = bits(twos_comp_in, 3, 3) @[lib.scala 428:51] - node _T_638 = mux(_T_634, _T_636, _T_637) @[lib.scala 428:23] - _T_620[2] <= _T_638 @[lib.scala 428:17] - node _T_639 = bits(twos_comp_in, 3, 0) @[lib.scala 428:27] - node _T_640 = orr(_T_639) @[lib.scala 428:35] - node _T_641 = bits(twos_comp_in, 4, 4) @[lib.scala 428:44] - node _T_642 = not(_T_641) @[lib.scala 428:40] - node _T_643 = bits(twos_comp_in, 4, 4) @[lib.scala 428:51] - node _T_644 = mux(_T_640, _T_642, _T_643) @[lib.scala 428:23] - _T_620[3] <= _T_644 @[lib.scala 428:17] - node _T_645 = bits(twos_comp_in, 4, 0) @[lib.scala 428:27] - node _T_646 = orr(_T_645) @[lib.scala 428:35] - node _T_647 = bits(twos_comp_in, 5, 5) @[lib.scala 428:44] - node _T_648 = not(_T_647) @[lib.scala 428:40] - node _T_649 = bits(twos_comp_in, 5, 5) @[lib.scala 428:51] - node _T_650 = mux(_T_646, _T_648, _T_649) @[lib.scala 428:23] - _T_620[4] <= _T_650 @[lib.scala 428:17] - node _T_651 = bits(twos_comp_in, 5, 0) @[lib.scala 428:27] - node _T_652 = orr(_T_651) @[lib.scala 428:35] - node _T_653 = bits(twos_comp_in, 6, 6) @[lib.scala 428:44] - node _T_654 = not(_T_653) @[lib.scala 428:40] - node _T_655 = bits(twos_comp_in, 6, 6) @[lib.scala 428:51] - node _T_656 = mux(_T_652, _T_654, _T_655) @[lib.scala 428:23] - _T_620[5] <= _T_656 @[lib.scala 428:17] - node _T_657 = bits(twos_comp_in, 6, 0) @[lib.scala 428:27] - node _T_658 = orr(_T_657) @[lib.scala 428:35] - node _T_659 = bits(twos_comp_in, 7, 7) @[lib.scala 428:44] - node _T_660 = not(_T_659) @[lib.scala 428:40] - node _T_661 = bits(twos_comp_in, 7, 7) @[lib.scala 428:51] - node _T_662 = mux(_T_658, _T_660, _T_661) @[lib.scala 428:23] - _T_620[6] <= _T_662 @[lib.scala 428:17] - node _T_663 = bits(twos_comp_in, 7, 0) @[lib.scala 428:27] - node _T_664 = orr(_T_663) @[lib.scala 428:35] - node _T_665 = bits(twos_comp_in, 8, 8) @[lib.scala 428:44] - node _T_666 = not(_T_665) @[lib.scala 428:40] - node _T_667 = bits(twos_comp_in, 8, 8) @[lib.scala 428:51] - node _T_668 = mux(_T_664, _T_666, _T_667) @[lib.scala 428:23] - _T_620[7] <= _T_668 @[lib.scala 428:17] - node _T_669 = bits(twos_comp_in, 8, 0) @[lib.scala 428:27] - node _T_670 = orr(_T_669) @[lib.scala 428:35] - node _T_671 = bits(twos_comp_in, 9, 9) @[lib.scala 428:44] - node _T_672 = not(_T_671) @[lib.scala 428:40] - node _T_673 = bits(twos_comp_in, 9, 9) @[lib.scala 428:51] - node _T_674 = mux(_T_670, _T_672, _T_673) @[lib.scala 428:23] - _T_620[8] <= _T_674 @[lib.scala 428:17] - node _T_675 = bits(twos_comp_in, 9, 0) @[lib.scala 428:27] - node _T_676 = orr(_T_675) @[lib.scala 428:35] - node _T_677 = bits(twos_comp_in, 10, 10) @[lib.scala 428:44] - node _T_678 = not(_T_677) @[lib.scala 428:40] - node _T_679 = bits(twos_comp_in, 10, 10) @[lib.scala 428:51] - node _T_680 = mux(_T_676, _T_678, _T_679) @[lib.scala 428:23] - _T_620[9] <= _T_680 @[lib.scala 428:17] - node _T_681 = bits(twos_comp_in, 10, 0) @[lib.scala 428:27] - node _T_682 = orr(_T_681) @[lib.scala 428:35] - node _T_683 = bits(twos_comp_in, 11, 11) @[lib.scala 428:44] - node _T_684 = not(_T_683) @[lib.scala 428:40] - node _T_685 = bits(twos_comp_in, 11, 11) @[lib.scala 428:51] - node _T_686 = mux(_T_682, _T_684, _T_685) @[lib.scala 428:23] - _T_620[10] <= _T_686 @[lib.scala 428:17] - node _T_687 = bits(twos_comp_in, 11, 0) @[lib.scala 428:27] - node _T_688 = orr(_T_687) @[lib.scala 428:35] - node _T_689 = bits(twos_comp_in, 12, 12) @[lib.scala 428:44] - node _T_690 = not(_T_689) @[lib.scala 428:40] - node _T_691 = bits(twos_comp_in, 12, 12) @[lib.scala 428:51] - node _T_692 = mux(_T_688, _T_690, _T_691) @[lib.scala 428:23] - _T_620[11] <= _T_692 @[lib.scala 428:17] - node _T_693 = bits(twos_comp_in, 12, 0) @[lib.scala 428:27] - node _T_694 = orr(_T_693) @[lib.scala 428:35] - node _T_695 = bits(twos_comp_in, 13, 13) @[lib.scala 428:44] - node _T_696 = not(_T_695) @[lib.scala 428:40] - node _T_697 = bits(twos_comp_in, 13, 13) @[lib.scala 428:51] - node _T_698 = mux(_T_694, _T_696, _T_697) @[lib.scala 428:23] - _T_620[12] <= _T_698 @[lib.scala 428:17] - node _T_699 = bits(twos_comp_in, 13, 0) @[lib.scala 428:27] - node _T_700 = orr(_T_699) @[lib.scala 428:35] - node _T_701 = bits(twos_comp_in, 14, 14) @[lib.scala 428:44] - node _T_702 = not(_T_701) @[lib.scala 428:40] - node _T_703 = bits(twos_comp_in, 14, 14) @[lib.scala 428:51] - node _T_704 = mux(_T_700, _T_702, _T_703) @[lib.scala 428:23] - _T_620[13] <= _T_704 @[lib.scala 428:17] - node _T_705 = bits(twos_comp_in, 14, 0) @[lib.scala 428:27] - node _T_706 = orr(_T_705) @[lib.scala 428:35] - node _T_707 = bits(twos_comp_in, 15, 15) @[lib.scala 428:44] - node _T_708 = not(_T_707) @[lib.scala 428:40] - node _T_709 = bits(twos_comp_in, 15, 15) @[lib.scala 428:51] - node _T_710 = mux(_T_706, _T_708, _T_709) @[lib.scala 428:23] - _T_620[14] <= _T_710 @[lib.scala 428:17] - node _T_711 = bits(twos_comp_in, 15, 0) @[lib.scala 428:27] - node _T_712 = orr(_T_711) @[lib.scala 428:35] - node _T_713 = bits(twos_comp_in, 16, 16) @[lib.scala 428:44] - node _T_714 = not(_T_713) @[lib.scala 428:40] - node _T_715 = bits(twos_comp_in, 16, 16) @[lib.scala 428:51] - node _T_716 = mux(_T_712, _T_714, _T_715) @[lib.scala 428:23] - _T_620[15] <= _T_716 @[lib.scala 428:17] - node _T_717 = bits(twos_comp_in, 16, 0) @[lib.scala 428:27] - node _T_718 = orr(_T_717) @[lib.scala 428:35] - node _T_719 = bits(twos_comp_in, 17, 17) @[lib.scala 428:44] - node _T_720 = not(_T_719) @[lib.scala 428:40] - node _T_721 = bits(twos_comp_in, 17, 17) @[lib.scala 428:51] - node _T_722 = mux(_T_718, _T_720, _T_721) @[lib.scala 428:23] - _T_620[16] <= _T_722 @[lib.scala 428:17] - node _T_723 = bits(twos_comp_in, 17, 0) @[lib.scala 428:27] - node _T_724 = orr(_T_723) @[lib.scala 428:35] - node _T_725 = bits(twos_comp_in, 18, 18) @[lib.scala 428:44] - node _T_726 = not(_T_725) @[lib.scala 428:40] - node _T_727 = bits(twos_comp_in, 18, 18) @[lib.scala 428:51] - node _T_728 = mux(_T_724, _T_726, _T_727) @[lib.scala 428:23] - _T_620[17] <= _T_728 @[lib.scala 428:17] - node _T_729 = bits(twos_comp_in, 18, 0) @[lib.scala 428:27] - node _T_730 = orr(_T_729) @[lib.scala 428:35] - node _T_731 = bits(twos_comp_in, 19, 19) @[lib.scala 428:44] - node _T_732 = not(_T_731) @[lib.scala 428:40] - node _T_733 = bits(twos_comp_in, 19, 19) @[lib.scala 428:51] - node _T_734 = mux(_T_730, _T_732, _T_733) @[lib.scala 428:23] - _T_620[18] <= _T_734 @[lib.scala 428:17] - node _T_735 = bits(twos_comp_in, 19, 0) @[lib.scala 428:27] - node _T_736 = orr(_T_735) @[lib.scala 428:35] - node _T_737 = bits(twos_comp_in, 20, 20) @[lib.scala 428:44] - node _T_738 = not(_T_737) @[lib.scala 428:40] - node _T_739 = bits(twos_comp_in, 20, 20) @[lib.scala 428:51] - node _T_740 = mux(_T_736, _T_738, _T_739) @[lib.scala 428:23] - _T_620[19] <= _T_740 @[lib.scala 428:17] - node _T_741 = bits(twos_comp_in, 20, 0) @[lib.scala 428:27] - node _T_742 = orr(_T_741) @[lib.scala 428:35] - node _T_743 = bits(twos_comp_in, 21, 21) @[lib.scala 428:44] - node _T_744 = not(_T_743) @[lib.scala 428:40] - node _T_745 = bits(twos_comp_in, 21, 21) @[lib.scala 428:51] - node _T_746 = mux(_T_742, _T_744, _T_745) @[lib.scala 428:23] - _T_620[20] <= _T_746 @[lib.scala 428:17] - node _T_747 = bits(twos_comp_in, 21, 0) @[lib.scala 428:27] - node _T_748 = orr(_T_747) @[lib.scala 428:35] - node _T_749 = bits(twos_comp_in, 22, 22) @[lib.scala 428:44] - node _T_750 = not(_T_749) @[lib.scala 428:40] - node _T_751 = bits(twos_comp_in, 22, 22) @[lib.scala 428:51] - node _T_752 = mux(_T_748, _T_750, _T_751) @[lib.scala 428:23] - _T_620[21] <= _T_752 @[lib.scala 428:17] - node _T_753 = bits(twos_comp_in, 22, 0) @[lib.scala 428:27] - node _T_754 = orr(_T_753) @[lib.scala 428:35] - node _T_755 = bits(twos_comp_in, 23, 23) @[lib.scala 428:44] - node _T_756 = not(_T_755) @[lib.scala 428:40] - node _T_757 = bits(twos_comp_in, 23, 23) @[lib.scala 428:51] - node _T_758 = mux(_T_754, _T_756, _T_757) @[lib.scala 428:23] - _T_620[22] <= _T_758 @[lib.scala 428:17] - node _T_759 = bits(twos_comp_in, 23, 0) @[lib.scala 428:27] - node _T_760 = orr(_T_759) @[lib.scala 428:35] - node _T_761 = bits(twos_comp_in, 24, 24) @[lib.scala 428:44] - node _T_762 = not(_T_761) @[lib.scala 428:40] - node _T_763 = bits(twos_comp_in, 24, 24) @[lib.scala 428:51] - node _T_764 = mux(_T_760, _T_762, _T_763) @[lib.scala 428:23] - _T_620[23] <= _T_764 @[lib.scala 428:17] - node _T_765 = bits(twos_comp_in, 24, 0) @[lib.scala 428:27] - node _T_766 = orr(_T_765) @[lib.scala 428:35] - node _T_767 = bits(twos_comp_in, 25, 25) @[lib.scala 428:44] - node _T_768 = not(_T_767) @[lib.scala 428:40] - node _T_769 = bits(twos_comp_in, 25, 25) @[lib.scala 428:51] - node _T_770 = mux(_T_766, _T_768, _T_769) @[lib.scala 428:23] - _T_620[24] <= _T_770 @[lib.scala 428:17] - node _T_771 = bits(twos_comp_in, 25, 0) @[lib.scala 428:27] - node _T_772 = orr(_T_771) @[lib.scala 428:35] - node _T_773 = bits(twos_comp_in, 26, 26) @[lib.scala 428:44] - node _T_774 = not(_T_773) @[lib.scala 428:40] - node _T_775 = bits(twos_comp_in, 26, 26) @[lib.scala 428:51] - node _T_776 = mux(_T_772, _T_774, _T_775) @[lib.scala 428:23] - _T_620[25] <= _T_776 @[lib.scala 428:17] - node _T_777 = bits(twos_comp_in, 26, 0) @[lib.scala 428:27] - node _T_778 = orr(_T_777) @[lib.scala 428:35] - node _T_779 = bits(twos_comp_in, 27, 27) @[lib.scala 428:44] - node _T_780 = not(_T_779) @[lib.scala 428:40] - node _T_781 = bits(twos_comp_in, 27, 27) @[lib.scala 428:51] - node _T_782 = mux(_T_778, _T_780, _T_781) @[lib.scala 428:23] - _T_620[26] <= _T_782 @[lib.scala 428:17] - node _T_783 = bits(twos_comp_in, 27, 0) @[lib.scala 428:27] - node _T_784 = orr(_T_783) @[lib.scala 428:35] - node _T_785 = bits(twos_comp_in, 28, 28) @[lib.scala 428:44] - node _T_786 = not(_T_785) @[lib.scala 428:40] - node _T_787 = bits(twos_comp_in, 28, 28) @[lib.scala 428:51] - node _T_788 = mux(_T_784, _T_786, _T_787) @[lib.scala 428:23] - _T_620[27] <= _T_788 @[lib.scala 428:17] - node _T_789 = bits(twos_comp_in, 28, 0) @[lib.scala 428:27] - node _T_790 = orr(_T_789) @[lib.scala 428:35] - node _T_791 = bits(twos_comp_in, 29, 29) @[lib.scala 428:44] - node _T_792 = not(_T_791) @[lib.scala 428:40] - node _T_793 = bits(twos_comp_in, 29, 29) @[lib.scala 428:51] - node _T_794 = mux(_T_790, _T_792, _T_793) @[lib.scala 428:23] - _T_620[28] <= _T_794 @[lib.scala 428:17] - node _T_795 = bits(twos_comp_in, 29, 0) @[lib.scala 428:27] - node _T_796 = orr(_T_795) @[lib.scala 428:35] - node _T_797 = bits(twos_comp_in, 30, 30) @[lib.scala 428:44] - node _T_798 = not(_T_797) @[lib.scala 428:40] - node _T_799 = bits(twos_comp_in, 30, 30) @[lib.scala 428:51] - node _T_800 = mux(_T_796, _T_798, _T_799) @[lib.scala 428:23] - _T_620[29] <= _T_800 @[lib.scala 428:17] - node _T_801 = bits(twos_comp_in, 30, 0) @[lib.scala 428:27] - node _T_802 = orr(_T_801) @[lib.scala 428:35] - node _T_803 = bits(twos_comp_in, 31, 31) @[lib.scala 428:44] - node _T_804 = not(_T_803) @[lib.scala 428:40] - node _T_805 = bits(twos_comp_in, 31, 31) @[lib.scala 428:51] - node _T_806 = mux(_T_802, _T_804, _T_805) @[lib.scala 428:23] - _T_620[30] <= _T_806 @[lib.scala 428:17] - node _T_807 = cat(_T_620[2], _T_620[1]) @[lib.scala 430:14] - node _T_808 = cat(_T_807, _T_620[0]) @[lib.scala 430:14] - node _T_809 = cat(_T_620[4], _T_620[3]) @[lib.scala 430:14] - node _T_810 = cat(_T_620[6], _T_620[5]) @[lib.scala 430:14] - node _T_811 = cat(_T_810, _T_809) @[lib.scala 430:14] - node _T_812 = cat(_T_811, _T_808) @[lib.scala 430:14] - node _T_813 = cat(_T_620[8], _T_620[7]) @[lib.scala 430:14] - node _T_814 = cat(_T_620[10], _T_620[9]) @[lib.scala 430:14] - node _T_815 = cat(_T_814, _T_813) @[lib.scala 430:14] - node _T_816 = cat(_T_620[12], _T_620[11]) @[lib.scala 430:14] - node _T_817 = cat(_T_620[14], _T_620[13]) @[lib.scala 430:14] - node _T_818 = cat(_T_817, _T_816) @[lib.scala 430:14] - node _T_819 = cat(_T_818, _T_815) @[lib.scala 430:14] - node _T_820 = cat(_T_819, _T_812) @[lib.scala 430:14] - node _T_821 = cat(_T_620[16], _T_620[15]) @[lib.scala 430:14] - node _T_822 = cat(_T_620[18], _T_620[17]) @[lib.scala 430:14] - node _T_823 = cat(_T_822, _T_821) @[lib.scala 430:14] - node _T_824 = cat(_T_620[20], _T_620[19]) @[lib.scala 430:14] - node _T_825 = cat(_T_620[22], _T_620[21]) @[lib.scala 430:14] - node _T_826 = cat(_T_825, _T_824) @[lib.scala 430:14] - node _T_827 = cat(_T_826, _T_823) @[lib.scala 430:14] - node _T_828 = cat(_T_620[24], _T_620[23]) @[lib.scala 430:14] - node _T_829 = cat(_T_620[26], _T_620[25]) @[lib.scala 430:14] - node _T_830 = cat(_T_829, _T_828) @[lib.scala 430:14] - node _T_831 = cat(_T_620[28], _T_620[27]) @[lib.scala 430:14] - node _T_832 = cat(_T_620[30], _T_620[29]) @[lib.scala 430:14] - node _T_833 = cat(_T_832, _T_831) @[lib.scala 430:14] - node _T_834 = cat(_T_833, _T_830) @[lib.scala 430:14] - node _T_835 = cat(_T_834, _T_827) @[lib.scala 430:14] - node _T_836 = cat(_T_835, _T_820) @[lib.scala 430:14] - node _T_837 = bits(twos_comp_in, 0, 0) @[lib.scala 430:24] - node twos_comp_out = cat(_T_836, _T_837) @[Cat.scala 29:58] - node _T_838 = eq(a_shift, UInt<1>("h00")) @[exu_div_ctl.scala 851:6] - node _T_839 = eq(shortq_enable_ff, UInt<1>("h00")) @[exu_div_ctl.scala 851:17] - node _T_840 = and(_T_838, _T_839) @[exu_div_ctl.scala 851:15] - node _T_841 = bits(_T_840, 0, 0) @[exu_div_ctl.scala 851:36] - node _T_842 = bits(io.dividend_in, 31, 0) @[exu_div_ctl.scala 851:60] - node _T_843 = bits(a_ff, 27, 0) @[exu_div_ctl.scala 852:53] - node _T_844 = cat(_T_843, UInt<4>("h00")) @[Cat.scala 29:58] - node _T_845 = bits(ar_shifted, 31, 0) @[exu_div_ctl.scala 853:55] - node _T_846 = mux(_T_841, _T_842, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_847 = mux(a_shift, _T_844, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_848 = mux(shortq_enable_ff, _T_845, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_849 = or(_T_846, _T_847) @[Mux.scala 27:72] - node _T_850 = or(_T_849, _T_848) @[Mux.scala 27:72] + twos_comp_in <= _T_591 @[Mux.scala 27:72] + wire _T_592 : UInt<1>[31] @[lib.scala 426:20] + node _T_593 = bits(twos_comp_in, 0, 0) @[lib.scala 428:27] + node _T_594 = orr(_T_593) @[lib.scala 428:35] + node _T_595 = bits(twos_comp_in, 1, 1) @[lib.scala 428:44] + node _T_596 = not(_T_595) @[lib.scala 428:40] + node _T_597 = bits(twos_comp_in, 1, 1) @[lib.scala 428:51] + node _T_598 = mux(_T_594, _T_596, _T_597) @[lib.scala 428:23] + _T_592[0] <= _T_598 @[lib.scala 428:17] + node _T_599 = bits(twos_comp_in, 1, 0) @[lib.scala 428:27] + node _T_600 = orr(_T_599) @[lib.scala 428:35] + node _T_601 = bits(twos_comp_in, 2, 2) @[lib.scala 428:44] + node _T_602 = not(_T_601) @[lib.scala 428:40] + node _T_603 = bits(twos_comp_in, 2, 2) @[lib.scala 428:51] + node _T_604 = mux(_T_600, _T_602, _T_603) @[lib.scala 428:23] + _T_592[1] <= _T_604 @[lib.scala 428:17] + node _T_605 = bits(twos_comp_in, 2, 0) @[lib.scala 428:27] + node _T_606 = orr(_T_605) @[lib.scala 428:35] + node _T_607 = bits(twos_comp_in, 3, 3) @[lib.scala 428:44] + node _T_608 = not(_T_607) @[lib.scala 428:40] + node _T_609 = bits(twos_comp_in, 3, 3) @[lib.scala 428:51] + node _T_610 = mux(_T_606, _T_608, _T_609) @[lib.scala 428:23] + _T_592[2] <= _T_610 @[lib.scala 428:17] + node _T_611 = bits(twos_comp_in, 3, 0) @[lib.scala 428:27] + node _T_612 = orr(_T_611) @[lib.scala 428:35] + node _T_613 = bits(twos_comp_in, 4, 4) @[lib.scala 428:44] + node _T_614 = not(_T_613) @[lib.scala 428:40] + node _T_615 = bits(twos_comp_in, 4, 4) @[lib.scala 428:51] + node _T_616 = mux(_T_612, _T_614, _T_615) @[lib.scala 428:23] + _T_592[3] <= _T_616 @[lib.scala 428:17] + node _T_617 = bits(twos_comp_in, 4, 0) @[lib.scala 428:27] + node _T_618 = orr(_T_617) @[lib.scala 428:35] + node _T_619 = bits(twos_comp_in, 5, 5) @[lib.scala 428:44] + node _T_620 = not(_T_619) @[lib.scala 428:40] + node _T_621 = bits(twos_comp_in, 5, 5) @[lib.scala 428:51] + node _T_622 = mux(_T_618, _T_620, _T_621) @[lib.scala 428:23] + _T_592[4] <= _T_622 @[lib.scala 428:17] + node _T_623 = bits(twos_comp_in, 5, 0) @[lib.scala 428:27] + node _T_624 = orr(_T_623) @[lib.scala 428:35] + node _T_625 = bits(twos_comp_in, 6, 6) @[lib.scala 428:44] + node _T_626 = not(_T_625) @[lib.scala 428:40] + node _T_627 = bits(twos_comp_in, 6, 6) @[lib.scala 428:51] + node _T_628 = mux(_T_624, _T_626, _T_627) @[lib.scala 428:23] + _T_592[5] <= _T_628 @[lib.scala 428:17] + node _T_629 = bits(twos_comp_in, 6, 0) @[lib.scala 428:27] + node _T_630 = orr(_T_629) @[lib.scala 428:35] + node _T_631 = bits(twos_comp_in, 7, 7) @[lib.scala 428:44] + node _T_632 = not(_T_631) @[lib.scala 428:40] + node _T_633 = bits(twos_comp_in, 7, 7) @[lib.scala 428:51] + node _T_634 = mux(_T_630, _T_632, _T_633) @[lib.scala 428:23] + _T_592[6] <= _T_634 @[lib.scala 428:17] + node _T_635 = bits(twos_comp_in, 7, 0) @[lib.scala 428:27] + node _T_636 = orr(_T_635) @[lib.scala 428:35] + node _T_637 = bits(twos_comp_in, 8, 8) @[lib.scala 428:44] + node _T_638 = not(_T_637) @[lib.scala 428:40] + node _T_639 = bits(twos_comp_in, 8, 8) @[lib.scala 428:51] + node _T_640 = mux(_T_636, _T_638, _T_639) @[lib.scala 428:23] + _T_592[7] <= _T_640 @[lib.scala 428:17] + node _T_641 = bits(twos_comp_in, 8, 0) @[lib.scala 428:27] + node _T_642 = orr(_T_641) @[lib.scala 428:35] + node _T_643 = bits(twos_comp_in, 9, 9) @[lib.scala 428:44] + node _T_644 = not(_T_643) @[lib.scala 428:40] + node _T_645 = bits(twos_comp_in, 9, 9) @[lib.scala 428:51] + node _T_646 = mux(_T_642, _T_644, _T_645) @[lib.scala 428:23] + _T_592[8] <= _T_646 @[lib.scala 428:17] + node _T_647 = bits(twos_comp_in, 9, 0) @[lib.scala 428:27] + node _T_648 = orr(_T_647) @[lib.scala 428:35] + node _T_649 = bits(twos_comp_in, 10, 10) @[lib.scala 428:44] + node _T_650 = not(_T_649) @[lib.scala 428:40] + node _T_651 = bits(twos_comp_in, 10, 10) @[lib.scala 428:51] + node _T_652 = mux(_T_648, _T_650, _T_651) @[lib.scala 428:23] + _T_592[9] <= _T_652 @[lib.scala 428:17] + node _T_653 = bits(twos_comp_in, 10, 0) @[lib.scala 428:27] + node _T_654 = orr(_T_653) @[lib.scala 428:35] + node _T_655 = bits(twos_comp_in, 11, 11) @[lib.scala 428:44] + node _T_656 = not(_T_655) @[lib.scala 428:40] + node _T_657 = bits(twos_comp_in, 11, 11) @[lib.scala 428:51] + node _T_658 = mux(_T_654, _T_656, _T_657) @[lib.scala 428:23] + _T_592[10] <= _T_658 @[lib.scala 428:17] + node _T_659 = bits(twos_comp_in, 11, 0) @[lib.scala 428:27] + node _T_660 = orr(_T_659) @[lib.scala 428:35] + node _T_661 = bits(twos_comp_in, 12, 12) @[lib.scala 428:44] + node _T_662 = not(_T_661) @[lib.scala 428:40] + node _T_663 = bits(twos_comp_in, 12, 12) @[lib.scala 428:51] + node _T_664 = mux(_T_660, _T_662, _T_663) @[lib.scala 428:23] + _T_592[11] <= _T_664 @[lib.scala 428:17] + node _T_665 = bits(twos_comp_in, 12, 0) @[lib.scala 428:27] + node _T_666 = orr(_T_665) @[lib.scala 428:35] + node _T_667 = bits(twos_comp_in, 13, 13) @[lib.scala 428:44] + node _T_668 = not(_T_667) @[lib.scala 428:40] + node _T_669 = bits(twos_comp_in, 13, 13) @[lib.scala 428:51] + node _T_670 = mux(_T_666, _T_668, _T_669) @[lib.scala 428:23] + _T_592[12] <= _T_670 @[lib.scala 428:17] + node _T_671 = bits(twos_comp_in, 13, 0) @[lib.scala 428:27] + node _T_672 = orr(_T_671) @[lib.scala 428:35] + node _T_673 = bits(twos_comp_in, 14, 14) @[lib.scala 428:44] + node _T_674 = not(_T_673) @[lib.scala 428:40] + node _T_675 = bits(twos_comp_in, 14, 14) @[lib.scala 428:51] + node _T_676 = mux(_T_672, _T_674, _T_675) @[lib.scala 428:23] + _T_592[13] <= _T_676 @[lib.scala 428:17] + node _T_677 = bits(twos_comp_in, 14, 0) @[lib.scala 428:27] + node _T_678 = orr(_T_677) @[lib.scala 428:35] + node _T_679 = bits(twos_comp_in, 15, 15) @[lib.scala 428:44] + node _T_680 = not(_T_679) @[lib.scala 428:40] + node _T_681 = bits(twos_comp_in, 15, 15) @[lib.scala 428:51] + node _T_682 = mux(_T_678, _T_680, _T_681) @[lib.scala 428:23] + _T_592[14] <= _T_682 @[lib.scala 428:17] + node _T_683 = bits(twos_comp_in, 15, 0) @[lib.scala 428:27] + node _T_684 = orr(_T_683) @[lib.scala 428:35] + node _T_685 = bits(twos_comp_in, 16, 16) @[lib.scala 428:44] + node _T_686 = not(_T_685) @[lib.scala 428:40] + node _T_687 = bits(twos_comp_in, 16, 16) @[lib.scala 428:51] + node _T_688 = mux(_T_684, _T_686, _T_687) @[lib.scala 428:23] + _T_592[15] <= _T_688 @[lib.scala 428:17] + node _T_689 = bits(twos_comp_in, 16, 0) @[lib.scala 428:27] + node _T_690 = orr(_T_689) @[lib.scala 428:35] + node _T_691 = bits(twos_comp_in, 17, 17) @[lib.scala 428:44] + node _T_692 = not(_T_691) @[lib.scala 428:40] + node _T_693 = bits(twos_comp_in, 17, 17) @[lib.scala 428:51] + node _T_694 = mux(_T_690, _T_692, _T_693) @[lib.scala 428:23] + _T_592[16] <= _T_694 @[lib.scala 428:17] + node _T_695 = bits(twos_comp_in, 17, 0) @[lib.scala 428:27] + node _T_696 = orr(_T_695) @[lib.scala 428:35] + node _T_697 = bits(twos_comp_in, 18, 18) @[lib.scala 428:44] + node _T_698 = not(_T_697) @[lib.scala 428:40] + node _T_699 = bits(twos_comp_in, 18, 18) @[lib.scala 428:51] + node _T_700 = mux(_T_696, _T_698, _T_699) @[lib.scala 428:23] + _T_592[17] <= _T_700 @[lib.scala 428:17] + node _T_701 = bits(twos_comp_in, 18, 0) @[lib.scala 428:27] + node _T_702 = orr(_T_701) @[lib.scala 428:35] + node _T_703 = bits(twos_comp_in, 19, 19) @[lib.scala 428:44] + node _T_704 = not(_T_703) @[lib.scala 428:40] + node _T_705 = bits(twos_comp_in, 19, 19) @[lib.scala 428:51] + node _T_706 = mux(_T_702, _T_704, _T_705) @[lib.scala 428:23] + _T_592[18] <= _T_706 @[lib.scala 428:17] + node _T_707 = bits(twos_comp_in, 19, 0) @[lib.scala 428:27] + node _T_708 = orr(_T_707) @[lib.scala 428:35] + node _T_709 = bits(twos_comp_in, 20, 20) @[lib.scala 428:44] + node _T_710 = not(_T_709) @[lib.scala 428:40] + node _T_711 = bits(twos_comp_in, 20, 20) @[lib.scala 428:51] + node _T_712 = mux(_T_708, _T_710, _T_711) @[lib.scala 428:23] + _T_592[19] <= _T_712 @[lib.scala 428:17] + node _T_713 = bits(twos_comp_in, 20, 0) @[lib.scala 428:27] + node _T_714 = orr(_T_713) @[lib.scala 428:35] + node _T_715 = bits(twos_comp_in, 21, 21) @[lib.scala 428:44] + node _T_716 = not(_T_715) @[lib.scala 428:40] + node _T_717 = bits(twos_comp_in, 21, 21) @[lib.scala 428:51] + node _T_718 = mux(_T_714, _T_716, _T_717) @[lib.scala 428:23] + _T_592[20] <= _T_718 @[lib.scala 428:17] + node _T_719 = bits(twos_comp_in, 21, 0) @[lib.scala 428:27] + node _T_720 = orr(_T_719) @[lib.scala 428:35] + node _T_721 = bits(twos_comp_in, 22, 22) @[lib.scala 428:44] + node _T_722 = not(_T_721) @[lib.scala 428:40] + node _T_723 = bits(twos_comp_in, 22, 22) @[lib.scala 428:51] + node _T_724 = mux(_T_720, _T_722, _T_723) @[lib.scala 428:23] + _T_592[21] <= _T_724 @[lib.scala 428:17] + node _T_725 = bits(twos_comp_in, 22, 0) @[lib.scala 428:27] + node _T_726 = orr(_T_725) @[lib.scala 428:35] + node _T_727 = bits(twos_comp_in, 23, 23) @[lib.scala 428:44] + node _T_728 = not(_T_727) @[lib.scala 428:40] + node _T_729 = bits(twos_comp_in, 23, 23) @[lib.scala 428:51] + node _T_730 = mux(_T_726, _T_728, _T_729) @[lib.scala 428:23] + _T_592[22] <= _T_730 @[lib.scala 428:17] + node _T_731 = bits(twos_comp_in, 23, 0) @[lib.scala 428:27] + node _T_732 = orr(_T_731) @[lib.scala 428:35] + node _T_733 = bits(twos_comp_in, 24, 24) @[lib.scala 428:44] + node _T_734 = not(_T_733) @[lib.scala 428:40] + node _T_735 = bits(twos_comp_in, 24, 24) @[lib.scala 428:51] + node _T_736 = mux(_T_732, _T_734, _T_735) @[lib.scala 428:23] + _T_592[23] <= _T_736 @[lib.scala 428:17] + node _T_737 = bits(twos_comp_in, 24, 0) @[lib.scala 428:27] + node _T_738 = orr(_T_737) @[lib.scala 428:35] + node _T_739 = bits(twos_comp_in, 25, 25) @[lib.scala 428:44] + node _T_740 = not(_T_739) @[lib.scala 428:40] + node _T_741 = bits(twos_comp_in, 25, 25) @[lib.scala 428:51] + node _T_742 = mux(_T_738, _T_740, _T_741) @[lib.scala 428:23] + _T_592[24] <= _T_742 @[lib.scala 428:17] + node _T_743 = bits(twos_comp_in, 25, 0) @[lib.scala 428:27] + node _T_744 = orr(_T_743) @[lib.scala 428:35] + node _T_745 = bits(twos_comp_in, 26, 26) @[lib.scala 428:44] + node _T_746 = not(_T_745) @[lib.scala 428:40] + node _T_747 = bits(twos_comp_in, 26, 26) @[lib.scala 428:51] + node _T_748 = mux(_T_744, _T_746, _T_747) @[lib.scala 428:23] + _T_592[25] <= _T_748 @[lib.scala 428:17] + node _T_749 = bits(twos_comp_in, 26, 0) @[lib.scala 428:27] + node _T_750 = orr(_T_749) @[lib.scala 428:35] + node _T_751 = bits(twos_comp_in, 27, 27) @[lib.scala 428:44] + node _T_752 = not(_T_751) @[lib.scala 428:40] + node _T_753 = bits(twos_comp_in, 27, 27) @[lib.scala 428:51] + node _T_754 = mux(_T_750, _T_752, _T_753) @[lib.scala 428:23] + _T_592[26] <= _T_754 @[lib.scala 428:17] + node _T_755 = bits(twos_comp_in, 27, 0) @[lib.scala 428:27] + node _T_756 = orr(_T_755) @[lib.scala 428:35] + node _T_757 = bits(twos_comp_in, 28, 28) @[lib.scala 428:44] + node _T_758 = not(_T_757) @[lib.scala 428:40] + node _T_759 = bits(twos_comp_in, 28, 28) @[lib.scala 428:51] + node _T_760 = mux(_T_756, _T_758, _T_759) @[lib.scala 428:23] + _T_592[27] <= _T_760 @[lib.scala 428:17] + node _T_761 = bits(twos_comp_in, 28, 0) @[lib.scala 428:27] + node _T_762 = orr(_T_761) @[lib.scala 428:35] + node _T_763 = bits(twos_comp_in, 29, 29) @[lib.scala 428:44] + node _T_764 = not(_T_763) @[lib.scala 428:40] + node _T_765 = bits(twos_comp_in, 29, 29) @[lib.scala 428:51] + node _T_766 = mux(_T_762, _T_764, _T_765) @[lib.scala 428:23] + _T_592[28] <= _T_766 @[lib.scala 428:17] + node _T_767 = bits(twos_comp_in, 29, 0) @[lib.scala 428:27] + node _T_768 = orr(_T_767) @[lib.scala 428:35] + node _T_769 = bits(twos_comp_in, 30, 30) @[lib.scala 428:44] + node _T_770 = not(_T_769) @[lib.scala 428:40] + node _T_771 = bits(twos_comp_in, 30, 30) @[lib.scala 428:51] + node _T_772 = mux(_T_768, _T_770, _T_771) @[lib.scala 428:23] + _T_592[29] <= _T_772 @[lib.scala 428:17] + node _T_773 = bits(twos_comp_in, 30, 0) @[lib.scala 428:27] + node _T_774 = orr(_T_773) @[lib.scala 428:35] + node _T_775 = bits(twos_comp_in, 31, 31) @[lib.scala 428:44] + node _T_776 = not(_T_775) @[lib.scala 428:40] + node _T_777 = bits(twos_comp_in, 31, 31) @[lib.scala 428:51] + node _T_778 = mux(_T_774, _T_776, _T_777) @[lib.scala 428:23] + _T_592[30] <= _T_778 @[lib.scala 428:17] + node _T_779 = cat(_T_592[2], _T_592[1]) @[lib.scala 430:14] + node _T_780 = cat(_T_779, _T_592[0]) @[lib.scala 430:14] + node _T_781 = cat(_T_592[4], _T_592[3]) @[lib.scala 430:14] + node _T_782 = cat(_T_592[6], _T_592[5]) @[lib.scala 430:14] + node _T_783 = cat(_T_782, _T_781) @[lib.scala 430:14] + node _T_784 = cat(_T_783, _T_780) @[lib.scala 430:14] + node _T_785 = cat(_T_592[8], _T_592[7]) @[lib.scala 430:14] + node _T_786 = cat(_T_592[10], _T_592[9]) @[lib.scala 430:14] + node _T_787 = cat(_T_786, _T_785) @[lib.scala 430:14] + node _T_788 = cat(_T_592[12], _T_592[11]) @[lib.scala 430:14] + node _T_789 = cat(_T_592[14], _T_592[13]) @[lib.scala 430:14] + node _T_790 = cat(_T_789, _T_788) @[lib.scala 430:14] + node _T_791 = cat(_T_790, _T_787) @[lib.scala 430:14] + node _T_792 = cat(_T_791, _T_784) @[lib.scala 430:14] + node _T_793 = cat(_T_592[16], _T_592[15]) @[lib.scala 430:14] + node _T_794 = cat(_T_592[18], _T_592[17]) @[lib.scala 430:14] + node _T_795 = cat(_T_794, _T_793) @[lib.scala 430:14] + node _T_796 = cat(_T_592[20], _T_592[19]) @[lib.scala 430:14] + node _T_797 = cat(_T_592[22], _T_592[21]) @[lib.scala 430:14] + node _T_798 = cat(_T_797, _T_796) @[lib.scala 430:14] + node _T_799 = cat(_T_798, _T_795) @[lib.scala 430:14] + node _T_800 = cat(_T_592[24], _T_592[23]) @[lib.scala 430:14] + node _T_801 = cat(_T_592[26], _T_592[25]) @[lib.scala 430:14] + node _T_802 = cat(_T_801, _T_800) @[lib.scala 430:14] + node _T_803 = cat(_T_592[28], _T_592[27]) @[lib.scala 430:14] + node _T_804 = cat(_T_592[30], _T_592[29]) @[lib.scala 430:14] + node _T_805 = cat(_T_804, _T_803) @[lib.scala 430:14] + node _T_806 = cat(_T_805, _T_802) @[lib.scala 430:14] + node _T_807 = cat(_T_806, _T_799) @[lib.scala 430:14] + node _T_808 = cat(_T_807, _T_792) @[lib.scala 430:14] + node _T_809 = bits(twos_comp_in, 0, 0) @[lib.scala 430:24] + node twos_comp_out = cat(_T_808, _T_809) @[Cat.scala 29:58] + node _T_810 = eq(a_shift, UInt<1>("h00")) @[exu_div_ctl.scala 850:6] + node _T_811 = eq(shortq_enable_ff, UInt<1>("h00")) @[exu_div_ctl.scala 850:17] + node _T_812 = and(_T_810, _T_811) @[exu_div_ctl.scala 850:15] + node _T_813 = bits(_T_812, 0, 0) @[exu_div_ctl.scala 850:36] + node _T_814 = bits(io.dividend_in, 31, 0) @[exu_div_ctl.scala 850:60] + node _T_815 = bits(a_ff, 27, 0) @[exu_div_ctl.scala 851:53] + node _T_816 = cat(_T_815, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_817 = bits(ar_shifted, 31, 0) @[exu_div_ctl.scala 852:55] + node _T_818 = mux(_T_813, _T_814, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_819 = mux(a_shift, _T_816, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_820 = mux(shortq_enable_ff, _T_817, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_821 = or(_T_818, _T_819) @[Mux.scala 27:72] + node _T_822 = or(_T_821, _T_820) @[Mux.scala 27:72] wire a_in : UInt<32> @[Mux.scala 27:72] - a_in <= _T_850 @[Mux.scala 27:72] - node _T_851 = eq(b_twos_comp, UInt<1>("h00")) @[exu_div_ctl.scala 856:5] - node _T_852 = bits(io.divisor_in, 31, 31) @[exu_div_ctl.scala 856:78] - node _T_853 = and(io.signed_in, _T_852) @[exu_div_ctl.scala 856:63] - node _T_854 = bits(io.divisor_in, 31, 0) @[exu_div_ctl.scala 856:96] - node _T_855 = cat(_T_853, _T_854) @[Cat.scala 29:58] - node _T_856 = eq(divisor_sign_ff, UInt<1>("h00")) @[exu_div_ctl.scala 857:49] - node _T_857 = bits(twos_comp_out, 31, 0) @[exu_div_ctl.scala 857:79] - node _T_858 = cat(_T_856, _T_857) @[Cat.scala 29:58] - node _T_859 = mux(_T_851, _T_855, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_860 = mux(b_twos_comp, _T_858, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_861 = or(_T_859, _T_860) @[Mux.scala 27:72] + a_in <= _T_822 @[Mux.scala 27:72] + node _T_823 = eq(b_twos_comp, UInt<1>("h00")) @[exu_div_ctl.scala 855:5] + node _T_824 = bits(io.divisor_in, 31, 31) @[exu_div_ctl.scala 855:78] + node _T_825 = and(io.signed_in, _T_824) @[exu_div_ctl.scala 855:63] + node _T_826 = bits(io.divisor_in, 31, 0) @[exu_div_ctl.scala 855:96] + node _T_827 = cat(_T_825, _T_826) @[Cat.scala 29:58] + node _T_828 = eq(divisor_sign_ff, UInt<1>("h00")) @[exu_div_ctl.scala 856:49] + node _T_829 = bits(twos_comp_out, 31, 0) @[exu_div_ctl.scala 856:79] + node _T_830 = cat(_T_828, _T_829) @[Cat.scala 29:58] + node _T_831 = mux(_T_823, _T_827, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_832 = mux(b_twos_comp, _T_830, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_833 = or(_T_831, _T_832) @[Mux.scala 27:72] wire b_in : UInt<33> @[Mux.scala 27:72] - b_in <= _T_861 @[Mux.scala 27:72] - node _T_862 = mux(UInt<1>("h01"), UInt<33>("h01ffffffff"), UInt<33>("h00")) @[Bitwise.scala 72:12] - node _T_863 = bits(r_ff, 28, 0) @[exu_div_ctl.scala 861:54] - node _T_864 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 861:65] - node _T_865 = cat(_T_863, _T_864) @[Cat.scala 29:58] - node _T_866 = bits(adder1_out, 32, 0) @[exu_div_ctl.scala 862:56] - node _T_867 = bits(adder2_out, 32, 0) @[exu_div_ctl.scala 863:56] - node _T_868 = bits(adder3_out, 32, 0) @[exu_div_ctl.scala 864:56] - node _T_869 = bits(adder4_out, 32, 0) @[exu_div_ctl.scala 865:56] - node _T_870 = bits(adder5_out, 32, 0) @[exu_div_ctl.scala 866:56] - node _T_871 = bits(adder6_out, 32, 0) @[exu_div_ctl.scala 867:56] - node _T_872 = bits(adder7_out, 32, 0) @[exu_div_ctl.scala 868:56] - node _T_873 = bits(adder8_out, 32, 0) @[exu_div_ctl.scala 869:56] - node _T_874 = bits(adder9_out, 32, 0) @[exu_div_ctl.scala 870:56] - node _T_875 = bits(adder10_out, 32, 0) @[exu_div_ctl.scala 871:57] - node _T_876 = bits(adder11_out, 32, 0) @[exu_div_ctl.scala 872:57] - node _T_877 = bits(adder12_out, 32, 0) @[exu_div_ctl.scala 873:57] - node _T_878 = bits(adder13_out, 32, 0) @[exu_div_ctl.scala 874:57] - node _T_879 = bits(adder14_out, 32, 0) @[exu_div_ctl.scala 875:57] - node _T_880 = bits(adder15_out, 32, 0) @[exu_div_ctl.scala 876:57] - node _T_881 = bits(ar_shifted, 64, 32) @[exu_div_ctl.scala 877:56] - node _T_882 = bits(a_ff, 31, 0) @[exu_div_ctl.scala 878:58] - node _T_883 = cat(UInt<1>("h00"), _T_882) @[Cat.scala 29:58] - node _T_884 = mux(r_sign_sel, _T_862, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_885 = mux(r_adder_sel_0, _T_865, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_886 = mux(r_adder_sel_1, _T_866, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_887 = mux(r_adder_sel_2, _T_867, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_888 = mux(r_adder_sel_3, _T_868, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_889 = mux(r_adder_sel_4, _T_869, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_890 = mux(r_adder_sel_5, _T_870, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_891 = mux(r_adder_sel_6, _T_871, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_892 = mux(r_adder_sel_7, _T_872, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_893 = mux(r_adder_sel_8, _T_873, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_894 = mux(r_adder_sel_9, _T_874, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_895 = mux(r_adder_sel_10, _T_875, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_896 = mux(r_adder_sel_11, _T_876, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_897 = mux(r_adder_sel_12, _T_877, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_898 = mux(r_adder_sel_13, _T_878, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_899 = mux(r_adder_sel_14, _T_879, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_900 = mux(r_adder_sel_15, _T_880, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_901 = mux(shortq_enable_ff, _T_881, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_902 = mux(by_zero_case, _T_883, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_903 = or(_T_884, _T_885) @[Mux.scala 27:72] - node _T_904 = or(_T_903, _T_886) @[Mux.scala 27:72] - node _T_905 = or(_T_904, _T_887) @[Mux.scala 27:72] - node _T_906 = or(_T_905, _T_888) @[Mux.scala 27:72] - node _T_907 = or(_T_906, _T_889) @[Mux.scala 27:72] - node _T_908 = or(_T_907, _T_890) @[Mux.scala 27:72] - node _T_909 = or(_T_908, _T_891) @[Mux.scala 27:72] - node _T_910 = or(_T_909, _T_892) @[Mux.scala 27:72] - node _T_911 = or(_T_910, _T_893) @[Mux.scala 27:72] - node _T_912 = or(_T_911, _T_894) @[Mux.scala 27:72] - node _T_913 = or(_T_912, _T_895) @[Mux.scala 27:72] - node _T_914 = or(_T_913, _T_896) @[Mux.scala 27:72] - node _T_915 = or(_T_914, _T_897) @[Mux.scala 27:72] - node _T_916 = or(_T_915, _T_898) @[Mux.scala 27:72] - node _T_917 = or(_T_916, _T_899) @[Mux.scala 27:72] - node _T_918 = or(_T_917, _T_900) @[Mux.scala 27:72] - node _T_919 = or(_T_918, _T_901) @[Mux.scala 27:72] - node _T_920 = or(_T_919, _T_902) @[Mux.scala 27:72] + b_in <= _T_833 @[Mux.scala 27:72] + node _T_834 = mux(UInt<1>("h01"), UInt<33>("h01ffffffff"), UInt<33>("h00")) @[Bitwise.scala 72:12] + node _T_835 = bits(r_ff, 28, 0) @[exu_div_ctl.scala 860:54] + node _T_836 = bits(a_ff, 31, 28) @[exu_div_ctl.scala 860:65] + node _T_837 = cat(_T_835, _T_836) @[Cat.scala 29:58] + node _T_838 = bits(adder1_out, 32, 0) @[exu_div_ctl.scala 861:56] + node _T_839 = bits(adder2_out, 32, 0) @[exu_div_ctl.scala 862:56] + node _T_840 = bits(adder3_out, 32, 0) @[exu_div_ctl.scala 863:56] + node _T_841 = bits(adder4_out, 32, 0) @[exu_div_ctl.scala 864:56] + node _T_842 = bits(adder5_out, 32, 0) @[exu_div_ctl.scala 865:56] + node _T_843 = bits(adder6_out, 32, 0) @[exu_div_ctl.scala 866:56] + node _T_844 = bits(adder7_out, 32, 0) @[exu_div_ctl.scala 867:56] + node _T_845 = bits(adder8_out, 32, 0) @[exu_div_ctl.scala 868:56] + node _T_846 = bits(adder9_out, 32, 0) @[exu_div_ctl.scala 869:56] + node _T_847 = bits(adder10_out, 32, 0) @[exu_div_ctl.scala 870:57] + node _T_848 = bits(adder11_out, 32, 0) @[exu_div_ctl.scala 871:57] + node _T_849 = bits(adder12_out, 32, 0) @[exu_div_ctl.scala 872:57] + node _T_850 = bits(adder13_out, 32, 0) @[exu_div_ctl.scala 873:57] + node _T_851 = bits(adder14_out, 32, 0) @[exu_div_ctl.scala 874:57] + node _T_852 = bits(adder15_out, 32, 0) @[exu_div_ctl.scala 875:57] + node _T_853 = bits(ar_shifted, 64, 32) @[exu_div_ctl.scala 876:56] + node _T_854 = bits(a_ff, 31, 0) @[exu_div_ctl.scala 877:58] + node _T_855 = cat(UInt<1>("h00"), _T_854) @[Cat.scala 29:58] + node _T_856 = mux(r_sign_sel, _T_834, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_857 = mux(r_adder_sel_0, _T_837, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_858 = mux(r_adder_sel_1, _T_838, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_859 = mux(r_adder_sel_2, _T_839, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_860 = mux(r_adder_sel_3, _T_840, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_861 = mux(r_adder_sel_4, _T_841, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_862 = mux(r_adder_sel_5, _T_842, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_863 = mux(r_adder_sel_6, _T_843, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_864 = mux(r_adder_sel_7, _T_844, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_865 = mux(r_adder_sel_8, _T_845, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_866 = mux(r_adder_sel_9, _T_846, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_867 = mux(r_adder_sel_10, _T_847, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_868 = mux(r_adder_sel_11, _T_848, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_869 = mux(r_adder_sel_12, _T_849, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_870 = mux(r_adder_sel_13, _T_850, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_871 = mux(r_adder_sel_14, _T_851, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_872 = mux(r_adder_sel_15, _T_852, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_873 = mux(shortq_enable_ff, _T_853, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_874 = mux(by_zero_case, _T_855, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_875 = or(_T_856, _T_857) @[Mux.scala 27:72] + node _T_876 = or(_T_875, _T_858) @[Mux.scala 27:72] + node _T_877 = or(_T_876, _T_859) @[Mux.scala 27:72] + node _T_878 = or(_T_877, _T_860) @[Mux.scala 27:72] + node _T_879 = or(_T_878, _T_861) @[Mux.scala 27:72] + node _T_880 = or(_T_879, _T_862) @[Mux.scala 27:72] + node _T_881 = or(_T_880, _T_863) @[Mux.scala 27:72] + node _T_882 = or(_T_881, _T_864) @[Mux.scala 27:72] + node _T_883 = or(_T_882, _T_865) @[Mux.scala 27:72] + node _T_884 = or(_T_883, _T_866) @[Mux.scala 27:72] + node _T_885 = or(_T_884, _T_867) @[Mux.scala 27:72] + node _T_886 = or(_T_885, _T_868) @[Mux.scala 27:72] + node _T_887 = or(_T_886, _T_869) @[Mux.scala 27:72] + node _T_888 = or(_T_887, _T_870) @[Mux.scala 27:72] + node _T_889 = or(_T_888, _T_871) @[Mux.scala 27:72] + node _T_890 = or(_T_889, _T_872) @[Mux.scala 27:72] + node _T_891 = or(_T_890, _T_873) @[Mux.scala 27:72] + node _T_892 = or(_T_891, _T_874) @[Mux.scala 27:72] wire r_in : UInt<33> @[Mux.scala 27:72] - r_in <= _T_920 @[Mux.scala 27:72] - node _T_921 = eq(valid_ff, UInt<1>("h00")) @[exu_div_ctl.scala 881:5] - node _T_922 = bits(q_ff, 27, 0) @[exu_div_ctl.scala 881:55] - node _T_923 = cat(_T_922, quotient_new) @[Cat.scala 29:58] - node _T_924 = cat(UInt<28>("h00"), smallnum) @[Cat.scala 29:58] - node _T_925 = mux(UInt<1>("h01"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_926 = mux(_T_921, _T_923, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_927 = mux(smallnum_case, _T_924, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_928 = mux(by_zero_case, _T_925, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_929 = or(_T_926, _T_927) @[Mux.scala 27:72] - node _T_930 = or(_T_929, _T_928) @[Mux.scala 27:72] + r_in <= _T_892 @[Mux.scala 27:72] + node _T_893 = eq(valid_ff, UInt<1>("h00")) @[exu_div_ctl.scala 880:5] + node _T_894 = bits(q_ff, 27, 0) @[exu_div_ctl.scala 880:55] + node _T_895 = cat(_T_894, quotient_new) @[Cat.scala 29:58] + node _T_896 = cat(UInt<28>("h00"), smallnum) @[Cat.scala 29:58] + node _T_897 = mux(UInt<1>("h01"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_898 = mux(_T_893, _T_895, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_899 = mux(smallnum_case, _T_896, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_900 = mux(by_zero_case, _T_897, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_901 = or(_T_898, _T_899) @[Mux.scala 27:72] + node _T_902 = or(_T_901, _T_900) @[Mux.scala 27:72] wire q_in : UInt<32> @[Mux.scala 27:72] - q_in <= _T_930 @[Mux.scala 27:72] - node _T_931 = eq(io.cancel, UInt<1>("h00")) @[exu_div_ctl.scala 885:31] - node _T_932 = and(finish_ff, _T_931) @[exu_div_ctl.scala 885:29] - io.valid_out <= _T_932 @[exu_div_ctl.scala 885:16] - node _T_933 = eq(rem_ff, UInt<1>("h00")) @[exu_div_ctl.scala 887:6] - node _T_934 = eq(twos_comp_q_sel, UInt<1>("h00")) @[exu_div_ctl.scala 887:16] - node _T_935 = and(_T_933, _T_934) @[exu_div_ctl.scala 887:14] - node _T_936 = bits(_T_935, 0, 0) @[exu_div_ctl.scala 887:40] - node _T_937 = bits(r_ff, 31, 0) @[exu_div_ctl.scala 888:48] - node _T_938 = mux(_T_936, q_ff, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_939 = mux(rem_ff, _T_937, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_940 = mux(twos_comp_q_sel, twos_comp_out, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_941 = or(_T_938, _T_939) @[Mux.scala 27:72] - node _T_942 = or(_T_941, _T_940) @[Mux.scala 27:72] - wire _T_943 : UInt<32> @[Mux.scala 27:72] - _T_943 <= _T_942 @[Mux.scala 27:72] - io.data_out <= _T_943 @[exu_div_ctl.scala 886:15] - node _T_944 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_945 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_946 = eq(_T_945, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_947 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_948 = eq(_T_947, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_949 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_950 = eq(_T_949, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_951 = and(_T_946, _T_948) @[exu_div_ctl.scala 893:95] - node _T_952 = and(_T_951, _T_950) @[exu_div_ctl.scala 893:95] - node _T_953 = and(_T_944, _T_952) @[exu_div_ctl.scala 894:11] - node _T_954 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_955 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_956 = eq(_T_955, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_957 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_958 = eq(_T_957, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_959 = and(_T_956, _T_958) @[exu_div_ctl.scala 893:95] - node _T_960 = and(_T_954, _T_959) @[exu_div_ctl.scala 894:11] - node _T_961 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 899:38] - node _T_962 = eq(_T_961, UInt<1>("h00")) @[exu_div_ctl.scala 899:33] - node _T_963 = and(_T_960, _T_962) @[exu_div_ctl.scala 899:31] - node _T_964 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_965 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_966 = eq(_T_965, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_967 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_968 = eq(_T_967, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_969 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_970 = eq(_T_969, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_971 = and(_T_966, _T_968) @[exu_div_ctl.scala 893:95] - node _T_972 = and(_T_971, _T_970) @[exu_div_ctl.scala 893:95] - node _T_973 = and(_T_964, _T_972) @[exu_div_ctl.scala 894:11] - node _T_974 = or(_T_963, _T_973) @[exu_div_ctl.scala 899:42] - node _T_975 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_976 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_977 = and(_T_975, _T_976) @[exu_div_ctl.scala 892:95] - node _T_978 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_979 = eq(_T_978, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_980 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_981 = eq(_T_980, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_982 = and(_T_979, _T_981) @[exu_div_ctl.scala 893:95] - node _T_983 = and(_T_977, _T_982) @[exu_div_ctl.scala 894:11] - node _T_984 = or(_T_974, _T_983) @[exu_div_ctl.scala 899:75] - node _T_985 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_986 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_987 = eq(_T_986, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_988 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_989 = eq(_T_988, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_990 = and(_T_987, _T_989) @[exu_div_ctl.scala 893:95] - node _T_991 = and(_T_985, _T_990) @[exu_div_ctl.scala 894:11] - node _T_992 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 901:38] - node _T_993 = eq(_T_992, UInt<1>("h00")) @[exu_div_ctl.scala 901:33] - node _T_994 = and(_T_991, _T_993) @[exu_div_ctl.scala 901:31] - node _T_995 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_996 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_997 = eq(_T_996, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_998 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_999 = eq(_T_998, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1000 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1001 = eq(_T_1000, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1002 = and(_T_997, _T_999) @[exu_div_ctl.scala 893:95] - node _T_1003 = and(_T_1002, _T_1001) @[exu_div_ctl.scala 893:95] - node _T_1004 = and(_T_995, _T_1003) @[exu_div_ctl.scala 894:11] - node _T_1005 = or(_T_994, _T_1004) @[exu_div_ctl.scala 901:42] - node _T_1006 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1007 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1008 = eq(_T_1007, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1009 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1010 = eq(_T_1009, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1011 = and(_T_1008, _T_1010) @[exu_div_ctl.scala 893:95] - node _T_1012 = and(_T_1006, _T_1011) @[exu_div_ctl.scala 894:11] - node _T_1013 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 901:113] - node _T_1014 = eq(_T_1013, UInt<1>("h00")) @[exu_div_ctl.scala 901:108] - node _T_1015 = and(_T_1012, _T_1014) @[exu_div_ctl.scala 901:106] - node _T_1016 = or(_T_1005, _T_1015) @[exu_div_ctl.scala 901:78] - node _T_1017 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1018 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:75] - node _T_1019 = eq(_T_1018, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1020 = and(_T_1017, _T_1019) @[exu_div_ctl.scala 892:95] - node _T_1021 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1022 = eq(_T_1021, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1023 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1024 = eq(_T_1023, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1025 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:58] - node _T_1026 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 893:58] - node _T_1027 = and(_T_1022, _T_1024) @[exu_div_ctl.scala 893:95] - node _T_1028 = and(_T_1027, _T_1025) @[exu_div_ctl.scala 893:95] - node _T_1029 = and(_T_1028, _T_1026) @[exu_div_ctl.scala 893:95] - node _T_1030 = and(_T_1020, _T_1029) @[exu_div_ctl.scala 894:11] - node _T_1031 = or(_T_1016, _T_1030) @[exu_div_ctl.scala 901:117] - node _T_1032 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:75] - node _T_1033 = eq(_T_1032, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1034 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1035 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1036 = and(_T_1033, _T_1034) @[exu_div_ctl.scala 892:95] - node _T_1037 = and(_T_1036, _T_1035) @[exu_div_ctl.scala 892:95] - node _T_1038 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1039 = eq(_T_1038, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1040 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1041 = eq(_T_1040, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1042 = and(_T_1039, _T_1041) @[exu_div_ctl.scala 893:95] - node _T_1043 = and(_T_1037, _T_1042) @[exu_div_ctl.scala 894:11] - node _T_1044 = or(_T_1031, _T_1043) @[exu_div_ctl.scala 902:44] - node _T_1045 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1046 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1047 = and(_T_1045, _T_1046) @[exu_div_ctl.scala 892:95] - node _T_1048 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1049 = eq(_T_1048, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1050 = and(_T_1047, _T_1049) @[exu_div_ctl.scala 894:11] - node _T_1051 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 902:114] - node _T_1052 = eq(_T_1051, UInt<1>("h00")) @[exu_div_ctl.scala 902:109] - node _T_1053 = and(_T_1050, _T_1052) @[exu_div_ctl.scala 902:107] - node _T_1054 = or(_T_1044, _T_1053) @[exu_div_ctl.scala 902:80] - node _T_1055 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1056 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] + q_in <= _T_902 @[Mux.scala 27:72] + node _T_903 = eq(io.cancel, UInt<1>("h00")) @[exu_div_ctl.scala 884:31] + node _T_904 = and(finish_ff, _T_903) @[exu_div_ctl.scala 884:29] + io.valid_out <= _T_904 @[exu_div_ctl.scala 884:16] + node _T_905 = eq(rem_ff, UInt<1>("h00")) @[exu_div_ctl.scala 886:6] + node _T_906 = eq(twos_comp_q_sel, UInt<1>("h00")) @[exu_div_ctl.scala 886:16] + node _T_907 = and(_T_905, _T_906) @[exu_div_ctl.scala 886:14] + node _T_908 = bits(_T_907, 0, 0) @[exu_div_ctl.scala 886:40] + node _T_909 = bits(r_ff, 31, 0) @[exu_div_ctl.scala 887:48] + node _T_910 = mux(_T_908, q_ff, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_911 = mux(rem_ff, _T_909, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_912 = mux(twos_comp_q_sel, twos_comp_out, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_913 = or(_T_910, _T_911) @[Mux.scala 27:72] + node _T_914 = or(_T_913, _T_912) @[Mux.scala 27:72] + wire _T_915 : UInt<32> @[Mux.scala 27:72] + _T_915 <= _T_914 @[Mux.scala 27:72] + io.data_out <= _T_915 @[exu_div_ctl.scala 885:15] + node _T_916 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_917 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_918 = eq(_T_917, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_919 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_920 = eq(_T_919, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_921 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_922 = eq(_T_921, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_923 = and(_T_918, _T_920) @[exu_div_ctl.scala 892:95] + node _T_924 = and(_T_923, _T_922) @[exu_div_ctl.scala 892:95] + node _T_925 = and(_T_916, _T_924) @[exu_div_ctl.scala 893:11] + node _T_926 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_927 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_928 = eq(_T_927, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_929 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_930 = eq(_T_929, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_931 = and(_T_928, _T_930) @[exu_div_ctl.scala 892:95] + node _T_932 = and(_T_926, _T_931) @[exu_div_ctl.scala 893:11] + node _T_933 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 898:38] + node _T_934 = eq(_T_933, UInt<1>("h00")) @[exu_div_ctl.scala 898:33] + node _T_935 = and(_T_932, _T_934) @[exu_div_ctl.scala 898:31] + node _T_936 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_937 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_938 = eq(_T_937, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_939 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_940 = eq(_T_939, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_941 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_942 = eq(_T_941, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_943 = and(_T_938, _T_940) @[exu_div_ctl.scala 892:95] + node _T_944 = and(_T_943, _T_942) @[exu_div_ctl.scala 892:95] + node _T_945 = and(_T_936, _T_944) @[exu_div_ctl.scala 893:11] + node _T_946 = or(_T_935, _T_945) @[exu_div_ctl.scala 898:42] + node _T_947 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_948 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_949 = and(_T_947, _T_948) @[exu_div_ctl.scala 891:95] + node _T_950 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_951 = eq(_T_950, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_952 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_953 = eq(_T_952, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_954 = and(_T_951, _T_953) @[exu_div_ctl.scala 892:95] + node _T_955 = and(_T_949, _T_954) @[exu_div_ctl.scala 893:11] + node _T_956 = or(_T_946, _T_955) @[exu_div_ctl.scala 898:75] + node _T_957 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_958 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_959 = eq(_T_958, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_960 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_961 = eq(_T_960, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_962 = and(_T_959, _T_961) @[exu_div_ctl.scala 892:95] + node _T_963 = and(_T_957, _T_962) @[exu_div_ctl.scala 893:11] + node _T_964 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 900:38] + node _T_965 = eq(_T_964, UInt<1>("h00")) @[exu_div_ctl.scala 900:33] + node _T_966 = and(_T_963, _T_965) @[exu_div_ctl.scala 900:31] + node _T_967 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_968 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_969 = eq(_T_968, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_970 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_971 = eq(_T_970, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_972 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_973 = eq(_T_972, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_974 = and(_T_969, _T_971) @[exu_div_ctl.scala 892:95] + node _T_975 = and(_T_974, _T_973) @[exu_div_ctl.scala 892:95] + node _T_976 = and(_T_967, _T_975) @[exu_div_ctl.scala 893:11] + node _T_977 = or(_T_966, _T_976) @[exu_div_ctl.scala 900:42] + node _T_978 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_979 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_980 = eq(_T_979, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_981 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_982 = eq(_T_981, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_983 = and(_T_980, _T_982) @[exu_div_ctl.scala 892:95] + node _T_984 = and(_T_978, _T_983) @[exu_div_ctl.scala 893:11] + node _T_985 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 900:113] + node _T_986 = eq(_T_985, UInt<1>("h00")) @[exu_div_ctl.scala 900:108] + node _T_987 = and(_T_984, _T_986) @[exu_div_ctl.scala 900:106] + node _T_988 = or(_T_977, _T_987) @[exu_div_ctl.scala 900:78] + node _T_989 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_990 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:75] + node _T_991 = eq(_T_990, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_992 = and(_T_989, _T_991) @[exu_div_ctl.scala 891:95] + node _T_993 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_994 = eq(_T_993, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_995 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_996 = eq(_T_995, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_997 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:58] + node _T_998 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 892:58] + node _T_999 = and(_T_994, _T_996) @[exu_div_ctl.scala 892:95] + node _T_1000 = and(_T_999, _T_997) @[exu_div_ctl.scala 892:95] + node _T_1001 = and(_T_1000, _T_998) @[exu_div_ctl.scala 892:95] + node _T_1002 = and(_T_992, _T_1001) @[exu_div_ctl.scala 893:11] + node _T_1003 = or(_T_988, _T_1002) @[exu_div_ctl.scala 900:117] + node _T_1004 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:75] + node _T_1005 = eq(_T_1004, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1006 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1007 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1008 = and(_T_1005, _T_1006) @[exu_div_ctl.scala 891:95] + node _T_1009 = and(_T_1008, _T_1007) @[exu_div_ctl.scala 891:95] + node _T_1010 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1011 = eq(_T_1010, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1012 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1013 = eq(_T_1012, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1014 = and(_T_1011, _T_1013) @[exu_div_ctl.scala 892:95] + node _T_1015 = and(_T_1009, _T_1014) @[exu_div_ctl.scala 893:11] + node _T_1016 = or(_T_1003, _T_1015) @[exu_div_ctl.scala 901:44] + node _T_1017 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1018 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1019 = and(_T_1017, _T_1018) @[exu_div_ctl.scala 891:95] + node _T_1020 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1021 = eq(_T_1020, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1022 = and(_T_1019, _T_1021) @[exu_div_ctl.scala 893:11] + node _T_1023 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 901:114] + node _T_1024 = eq(_T_1023, UInt<1>("h00")) @[exu_div_ctl.scala 901:109] + node _T_1025 = and(_T_1022, _T_1024) @[exu_div_ctl.scala 901:107] + node _T_1026 = or(_T_1016, _T_1025) @[exu_div_ctl.scala 901:80] + node _T_1027 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1028 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1029 = and(_T_1027, _T_1028) @[exu_div_ctl.scala 891:95] + node _T_1030 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1031 = eq(_T_1030, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1032 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:58] + node _T_1033 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1034 = eq(_T_1033, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1035 = and(_T_1031, _T_1032) @[exu_div_ctl.scala 892:95] + node _T_1036 = and(_T_1035, _T_1034) @[exu_div_ctl.scala 892:95] + node _T_1037 = and(_T_1029, _T_1036) @[exu_div_ctl.scala 893:11] + node _T_1038 = or(_T_1026, _T_1037) @[exu_div_ctl.scala 901:119] + node _T_1039 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1040 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1041 = and(_T_1039, _T_1040) @[exu_div_ctl.scala 891:95] + node _T_1042 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1043 = eq(_T_1042, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1044 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1045 = eq(_T_1044, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1046 = and(_T_1043, _T_1045) @[exu_div_ctl.scala 892:95] + node _T_1047 = and(_T_1041, _T_1046) @[exu_div_ctl.scala 893:11] + node _T_1048 = or(_T_1038, _T_1047) @[exu_div_ctl.scala 902:44] + node _T_1049 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1050 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1051 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1052 = and(_T_1049, _T_1050) @[exu_div_ctl.scala 891:95] + node _T_1053 = and(_T_1052, _T_1051) @[exu_div_ctl.scala 891:95] + node _T_1054 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1055 = eq(_T_1054, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1056 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:58] node _T_1057 = and(_T_1055, _T_1056) @[exu_div_ctl.scala 892:95] - node _T_1058 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1059 = eq(_T_1058, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1060 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:58] - node _T_1061 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1062 = eq(_T_1061, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1063 = and(_T_1059, _T_1060) @[exu_div_ctl.scala 893:95] - node _T_1064 = and(_T_1063, _T_1062) @[exu_div_ctl.scala 893:95] - node _T_1065 = and(_T_1057, _T_1064) @[exu_div_ctl.scala 894:11] - node _T_1066 = or(_T_1054, _T_1065) @[exu_div_ctl.scala 902:119] - node _T_1067 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1068 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1069 = and(_T_1067, _T_1068) @[exu_div_ctl.scala 892:95] - node _T_1070 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1071 = eq(_T_1070, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1072 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1073 = eq(_T_1072, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1074 = and(_T_1071, _T_1073) @[exu_div_ctl.scala 893:95] - node _T_1075 = and(_T_1069, _T_1074) @[exu_div_ctl.scala 894:11] - node _T_1076 = or(_T_1066, _T_1075) @[exu_div_ctl.scala 903:44] - node _T_1077 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1078 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1079 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1080 = and(_T_1077, _T_1078) @[exu_div_ctl.scala 892:95] - node _T_1081 = and(_T_1080, _T_1079) @[exu_div_ctl.scala 892:95] - node _T_1082 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1083 = eq(_T_1082, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1084 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:58] - node _T_1085 = and(_T_1083, _T_1084) @[exu_div_ctl.scala 893:95] - node _T_1086 = and(_T_1081, _T_1085) @[exu_div_ctl.scala 894:11] - node _T_1087 = or(_T_1076, _T_1086) @[exu_div_ctl.scala 903:79] - node _T_1088 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1089 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1090 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1091 = and(_T_1088, _T_1089) @[exu_div_ctl.scala 892:95] - node _T_1092 = and(_T_1091, _T_1090) @[exu_div_ctl.scala 892:95] - node _T_1093 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1094 = eq(_T_1093, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1095 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1096 = eq(_T_1095, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1097 = and(_T_1094, _T_1096) @[exu_div_ctl.scala 893:95] - node _T_1098 = and(_T_1092, _T_1097) @[exu_div_ctl.scala 894:11] - node _T_1099 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1100 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:75] - node _T_1101 = eq(_T_1100, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1102 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1103 = and(_T_1099, _T_1101) @[exu_div_ctl.scala 892:95] - node _T_1104 = and(_T_1103, _T_1102) @[exu_div_ctl.scala 892:95] - node _T_1105 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1106 = eq(_T_1105, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1107 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:58] - node _T_1108 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 893:58] - node _T_1109 = and(_T_1106, _T_1107) @[exu_div_ctl.scala 893:95] - node _T_1110 = and(_T_1109, _T_1108) @[exu_div_ctl.scala 893:95] - node _T_1111 = and(_T_1104, _T_1110) @[exu_div_ctl.scala 894:11] - node _T_1112 = or(_T_1098, _T_1111) @[exu_div_ctl.scala 905:45] - node _T_1113 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1114 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1115 = eq(_T_1114, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1116 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1117 = eq(_T_1116, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1118 = and(_T_1115, _T_1117) @[exu_div_ctl.scala 893:95] - node _T_1119 = and(_T_1113, _T_1118) @[exu_div_ctl.scala 894:11] - node _T_1120 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 905:121] - node _T_1121 = eq(_T_1120, UInt<1>("h00")) @[exu_div_ctl.scala 905:116] - node _T_1122 = and(_T_1119, _T_1121) @[exu_div_ctl.scala 905:114] - node _T_1123 = or(_T_1112, _T_1122) @[exu_div_ctl.scala 905:86] - node _T_1124 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1125 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1126 = eq(_T_1125, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1127 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1128 = eq(_T_1127, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1129 = and(_T_1126, _T_1128) @[exu_div_ctl.scala 893:95] - node _T_1130 = and(_T_1124, _T_1129) @[exu_div_ctl.scala 894:11] - node _T_1131 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 906:40] - node _T_1132 = eq(_T_1131, UInt<1>("h00")) @[exu_div_ctl.scala 906:35] - node _T_1133 = and(_T_1130, _T_1132) @[exu_div_ctl.scala 906:33] - node _T_1134 = or(_T_1123, _T_1133) @[exu_div_ctl.scala 905:129] - node _T_1135 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1136 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1137 = eq(_T_1136, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1138 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1139 = eq(_T_1138, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1140 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1141 = eq(_T_1140, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1142 = and(_T_1137, _T_1139) @[exu_div_ctl.scala 893:95] - node _T_1143 = and(_T_1142, _T_1141) @[exu_div_ctl.scala 893:95] - node _T_1144 = and(_T_1135, _T_1143) @[exu_div_ctl.scala 894:11] - node _T_1145 = or(_T_1134, _T_1144) @[exu_div_ctl.scala 906:47] - node _T_1146 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:75] - node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1148 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1149 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:75] - node _T_1150 = eq(_T_1149, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1151 = and(_T_1147, _T_1148) @[exu_div_ctl.scala 892:95] - node _T_1152 = and(_T_1151, _T_1150) @[exu_div_ctl.scala 892:95] - node _T_1153 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1154 = eq(_T_1153, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1155 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1156 = eq(_T_1155, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1157 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:58] - node _T_1158 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 893:58] - node _T_1159 = and(_T_1154, _T_1156) @[exu_div_ctl.scala 893:95] - node _T_1160 = and(_T_1159, _T_1157) @[exu_div_ctl.scala 893:95] - node _T_1161 = and(_T_1160, _T_1158) @[exu_div_ctl.scala 893:95] - node _T_1162 = and(_T_1152, _T_1161) @[exu_div_ctl.scala 894:11] - node _T_1163 = or(_T_1145, _T_1162) @[exu_div_ctl.scala 906:88] - node _T_1164 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1058 = and(_T_1053, _T_1057) @[exu_div_ctl.scala 893:11] + node _T_1059 = or(_T_1048, _T_1058) @[exu_div_ctl.scala 902:79] + node _T_1060 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1061 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1062 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1063 = and(_T_1060, _T_1061) @[exu_div_ctl.scala 891:95] + node _T_1064 = and(_T_1063, _T_1062) @[exu_div_ctl.scala 891:95] + node _T_1065 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1066 = eq(_T_1065, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1067 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1068 = eq(_T_1067, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1069 = and(_T_1066, _T_1068) @[exu_div_ctl.scala 892:95] + node _T_1070 = and(_T_1064, _T_1069) @[exu_div_ctl.scala 893:11] + node _T_1071 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1072 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:75] + node _T_1073 = eq(_T_1072, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1074 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1075 = and(_T_1071, _T_1073) @[exu_div_ctl.scala 891:95] + node _T_1076 = and(_T_1075, _T_1074) @[exu_div_ctl.scala 891:95] + node _T_1077 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1078 = eq(_T_1077, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1079 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:58] + node _T_1080 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 892:58] + node _T_1081 = and(_T_1078, _T_1079) @[exu_div_ctl.scala 892:95] + node _T_1082 = and(_T_1081, _T_1080) @[exu_div_ctl.scala 892:95] + node _T_1083 = and(_T_1076, _T_1082) @[exu_div_ctl.scala 893:11] + node _T_1084 = or(_T_1070, _T_1083) @[exu_div_ctl.scala 904:45] + node _T_1085 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1086 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1087 = eq(_T_1086, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1088 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1089 = eq(_T_1088, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1090 = and(_T_1087, _T_1089) @[exu_div_ctl.scala 892:95] + node _T_1091 = and(_T_1085, _T_1090) @[exu_div_ctl.scala 893:11] + node _T_1092 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 904:121] + node _T_1093 = eq(_T_1092, UInt<1>("h00")) @[exu_div_ctl.scala 904:116] + node _T_1094 = and(_T_1091, _T_1093) @[exu_div_ctl.scala 904:114] + node _T_1095 = or(_T_1084, _T_1094) @[exu_div_ctl.scala 904:86] + node _T_1096 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1097 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1098 = eq(_T_1097, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1099 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1100 = eq(_T_1099, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1101 = and(_T_1098, _T_1100) @[exu_div_ctl.scala 892:95] + node _T_1102 = and(_T_1096, _T_1101) @[exu_div_ctl.scala 893:11] + node _T_1103 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 905:40] + node _T_1104 = eq(_T_1103, UInt<1>("h00")) @[exu_div_ctl.scala 905:35] + node _T_1105 = and(_T_1102, _T_1104) @[exu_div_ctl.scala 905:33] + node _T_1106 = or(_T_1095, _T_1105) @[exu_div_ctl.scala 904:129] + node _T_1107 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1108 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1109 = eq(_T_1108, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1110 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1111 = eq(_T_1110, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1112 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1113 = eq(_T_1112, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1114 = and(_T_1109, _T_1111) @[exu_div_ctl.scala 892:95] + node _T_1115 = and(_T_1114, _T_1113) @[exu_div_ctl.scala 892:95] + node _T_1116 = and(_T_1107, _T_1115) @[exu_div_ctl.scala 893:11] + node _T_1117 = or(_T_1106, _T_1116) @[exu_div_ctl.scala 905:47] + node _T_1118 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:75] + node _T_1119 = eq(_T_1118, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1120 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1121 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:75] + node _T_1122 = eq(_T_1121, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1123 = and(_T_1119, _T_1120) @[exu_div_ctl.scala 891:95] + node _T_1124 = and(_T_1123, _T_1122) @[exu_div_ctl.scala 891:95] + node _T_1125 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1126 = eq(_T_1125, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1127 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1128 = eq(_T_1127, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1129 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:58] + node _T_1130 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 892:58] + node _T_1131 = and(_T_1126, _T_1128) @[exu_div_ctl.scala 892:95] + node _T_1132 = and(_T_1131, _T_1129) @[exu_div_ctl.scala 892:95] + node _T_1133 = and(_T_1132, _T_1130) @[exu_div_ctl.scala 892:95] + node _T_1134 = and(_T_1124, _T_1133) @[exu_div_ctl.scala 893:11] + node _T_1135 = or(_T_1117, _T_1134) @[exu_div_ctl.scala 905:88] + node _T_1136 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:75] + node _T_1137 = eq(_T_1136, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1138 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1139 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1140 = and(_T_1137, _T_1138) @[exu_div_ctl.scala 891:95] + node _T_1141 = and(_T_1140, _T_1139) @[exu_div_ctl.scala 891:95] + node _T_1142 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1143 = eq(_T_1142, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1144 = and(_T_1141, _T_1143) @[exu_div_ctl.scala 893:11] + node _T_1145 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 906:43] + node _T_1146 = eq(_T_1145, UInt<1>("h00")) @[exu_div_ctl.scala 906:38] + node _T_1147 = and(_T_1144, _T_1146) @[exu_div_ctl.scala 906:36] + node _T_1148 = or(_T_1135, _T_1147) @[exu_div_ctl.scala 905:131] + node _T_1149 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1150 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1151 = eq(_T_1150, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1152 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1153 = eq(_T_1152, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1154 = and(_T_1151, _T_1153) @[exu_div_ctl.scala 892:95] + node _T_1155 = and(_T_1149, _T_1154) @[exu_div_ctl.scala 893:11] + node _T_1156 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 906:83] + node _T_1157 = eq(_T_1156, UInt<1>("h00")) @[exu_div_ctl.scala 906:78] + node _T_1158 = and(_T_1155, _T_1157) @[exu_div_ctl.scala 906:76] + node _T_1159 = or(_T_1148, _T_1158) @[exu_div_ctl.scala 906:47] + node _T_1160 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1161 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:75] + node _T_1162 = eq(_T_1161, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1163 = and(_T_1160, _T_1162) @[exu_div_ctl.scala 891:95] + node _T_1164 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] node _T_1165 = eq(_T_1164, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1166 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1167 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] + node _T_1166 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:58] + node _T_1167 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:58] node _T_1168 = and(_T_1165, _T_1166) @[exu_div_ctl.scala 892:95] node _T_1169 = and(_T_1168, _T_1167) @[exu_div_ctl.scala 892:95] - node _T_1170 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1171 = eq(_T_1170, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1172 = and(_T_1169, _T_1171) @[exu_div_ctl.scala 894:11] - node _T_1173 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 907:43] - node _T_1174 = eq(_T_1173, UInt<1>("h00")) @[exu_div_ctl.scala 907:38] - node _T_1175 = and(_T_1172, _T_1174) @[exu_div_ctl.scala 907:36] - node _T_1176 = or(_T_1163, _T_1175) @[exu_div_ctl.scala 906:131] - node _T_1177 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1178 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1179 = eq(_T_1178, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1180 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1181 = eq(_T_1180, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1182 = and(_T_1179, _T_1181) @[exu_div_ctl.scala 893:95] - node _T_1183 = and(_T_1177, _T_1182) @[exu_div_ctl.scala 894:11] - node _T_1184 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 907:83] - node _T_1185 = eq(_T_1184, UInt<1>("h00")) @[exu_div_ctl.scala 907:78] - node _T_1186 = and(_T_1183, _T_1185) @[exu_div_ctl.scala 907:76] - node _T_1187 = or(_T_1176, _T_1186) @[exu_div_ctl.scala 907:47] - node _T_1188 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1189 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:75] - node _T_1190 = eq(_T_1189, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1191 = and(_T_1188, _T_1190) @[exu_div_ctl.scala 892:95] - node _T_1192 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1193 = eq(_T_1192, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1194 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:58] - node _T_1195 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:58] - node _T_1196 = and(_T_1193, _T_1194) @[exu_div_ctl.scala 893:95] - node _T_1197 = and(_T_1196, _T_1195) @[exu_div_ctl.scala 893:95] - node _T_1198 = and(_T_1191, _T_1197) @[exu_div_ctl.scala 894:11] - node _T_1199 = or(_T_1187, _T_1198) @[exu_div_ctl.scala 907:88] - node _T_1200 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:75] - node _T_1201 = eq(_T_1200, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1202 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1203 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1204 = and(_T_1201, _T_1202) @[exu_div_ctl.scala 892:95] - node _T_1205 = and(_T_1204, _T_1203) @[exu_div_ctl.scala 892:95] - node _T_1206 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1207 = eq(_T_1206, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1208 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:58] - node _T_1209 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1210 = eq(_T_1209, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1211 = and(_T_1207, _T_1208) @[exu_div_ctl.scala 893:95] - node _T_1212 = and(_T_1211, _T_1210) @[exu_div_ctl.scala 893:95] - node _T_1213 = and(_T_1205, _T_1212) @[exu_div_ctl.scala 894:11] - node _T_1214 = or(_T_1199, _T_1213) @[exu_div_ctl.scala 907:131] - node _T_1215 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:75] - node _T_1216 = eq(_T_1215, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1217 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1218 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1219 = and(_T_1216, _T_1217) @[exu_div_ctl.scala 892:95] - node _T_1220 = and(_T_1219, _T_1218) @[exu_div_ctl.scala 892:95] - node _T_1221 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1222 = eq(_T_1221, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1223 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1224 = eq(_T_1223, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1225 = and(_T_1222, _T_1224) @[exu_div_ctl.scala 893:95] - node _T_1226 = and(_T_1220, _T_1225) @[exu_div_ctl.scala 894:11] - node _T_1227 = or(_T_1214, _T_1226) @[exu_div_ctl.scala 908:47] - node _T_1228 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1229 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:75] - node _T_1230 = eq(_T_1229, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1231 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1170 = and(_T_1163, _T_1169) @[exu_div_ctl.scala 893:11] + node _T_1171 = or(_T_1159, _T_1170) @[exu_div_ctl.scala 906:88] + node _T_1172 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:75] + node _T_1173 = eq(_T_1172, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1174 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1175 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1176 = and(_T_1173, _T_1174) @[exu_div_ctl.scala 891:95] + node _T_1177 = and(_T_1176, _T_1175) @[exu_div_ctl.scala 891:95] + node _T_1178 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1179 = eq(_T_1178, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1180 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:58] + node _T_1181 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1182 = eq(_T_1181, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1183 = and(_T_1179, _T_1180) @[exu_div_ctl.scala 892:95] + node _T_1184 = and(_T_1183, _T_1182) @[exu_div_ctl.scala 892:95] + node _T_1185 = and(_T_1177, _T_1184) @[exu_div_ctl.scala 893:11] + node _T_1186 = or(_T_1171, _T_1185) @[exu_div_ctl.scala 906:131] + node _T_1187 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:75] + node _T_1188 = eq(_T_1187, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1189 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1190 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1191 = and(_T_1188, _T_1189) @[exu_div_ctl.scala 891:95] + node _T_1192 = and(_T_1191, _T_1190) @[exu_div_ctl.scala 891:95] + node _T_1193 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1194 = eq(_T_1193, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1195 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1196 = eq(_T_1195, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1197 = and(_T_1194, _T_1196) @[exu_div_ctl.scala 892:95] + node _T_1198 = and(_T_1192, _T_1197) @[exu_div_ctl.scala 893:11] + node _T_1199 = or(_T_1186, _T_1198) @[exu_div_ctl.scala 907:47] + node _T_1200 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1201 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:75] + node _T_1202 = eq(_T_1201, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1203 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:75] + node _T_1204 = eq(_T_1203, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1205 = and(_T_1200, _T_1202) @[exu_div_ctl.scala 891:95] + node _T_1206 = and(_T_1205, _T_1204) @[exu_div_ctl.scala 891:95] + node _T_1207 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1208 = eq(_T_1207, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1209 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:58] + node _T_1210 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 892:58] + node _T_1211 = and(_T_1208, _T_1209) @[exu_div_ctl.scala 892:95] + node _T_1212 = and(_T_1211, _T_1210) @[exu_div_ctl.scala 892:95] + node _T_1213 = and(_T_1206, _T_1212) @[exu_div_ctl.scala 893:11] + node _T_1214 = or(_T_1199, _T_1213) @[exu_div_ctl.scala 907:88] + node _T_1215 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:75] + node _T_1216 = eq(_T_1215, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1217 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1218 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1219 = and(_T_1216, _T_1217) @[exu_div_ctl.scala 891:95] + node _T_1220 = and(_T_1219, _T_1218) @[exu_div_ctl.scala 891:95] + node _T_1221 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1222 = eq(_T_1221, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1223 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1224 = eq(_T_1223, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1225 = and(_T_1222, _T_1224) @[exu_div_ctl.scala 892:95] + node _T_1226 = and(_T_1220, _T_1225) @[exu_div_ctl.scala 893:11] + node _T_1227 = or(_T_1214, _T_1226) @[exu_div_ctl.scala 907:131] + node _T_1228 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1229 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1230 = and(_T_1228, _T_1229) @[exu_div_ctl.scala 891:95] + node _T_1231 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] node _T_1232 = eq(_T_1231, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1233 = and(_T_1228, _T_1230) @[exu_div_ctl.scala 892:95] - node _T_1234 = and(_T_1233, _T_1232) @[exu_div_ctl.scala 892:95] - node _T_1235 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1236 = eq(_T_1235, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1237 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:58] - node _T_1238 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 893:58] - node _T_1239 = and(_T_1236, _T_1237) @[exu_div_ctl.scala 893:95] - node _T_1240 = and(_T_1239, _T_1238) @[exu_div_ctl.scala 893:95] - node _T_1241 = and(_T_1234, _T_1240) @[exu_div_ctl.scala 894:11] - node _T_1242 = or(_T_1227, _T_1241) @[exu_div_ctl.scala 908:88] - node _T_1243 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:75] - node _T_1244 = eq(_T_1243, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1245 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1246 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1247 = and(_T_1244, _T_1245) @[exu_div_ctl.scala 892:95] - node _T_1248 = and(_T_1247, _T_1246) @[exu_div_ctl.scala 892:95] - node _T_1249 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1250 = eq(_T_1249, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1251 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1252 = eq(_T_1251, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1253 = and(_T_1250, _T_1252) @[exu_div_ctl.scala 893:95] - node _T_1254 = and(_T_1248, _T_1253) @[exu_div_ctl.scala 894:11] - node _T_1255 = or(_T_1242, _T_1254) @[exu_div_ctl.scala 908:131] - node _T_1256 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1257 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1258 = and(_T_1256, _T_1257) @[exu_div_ctl.scala 892:95] - node _T_1259 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1260 = eq(_T_1259, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1261 = and(_T_1258, _T_1260) @[exu_div_ctl.scala 894:11] - node _T_1262 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 909:82] - node _T_1263 = eq(_T_1262, UInt<1>("h00")) @[exu_div_ctl.scala 909:77] - node _T_1264 = and(_T_1261, _T_1263) @[exu_div_ctl.scala 909:75] - node _T_1265 = or(_T_1255, _T_1264) @[exu_div_ctl.scala 909:47] - node _T_1266 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:75] - node _T_1267 = eq(_T_1266, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1268 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1269 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1270 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1271 = and(_T_1267, _T_1268) @[exu_div_ctl.scala 892:95] - node _T_1272 = and(_T_1271, _T_1269) @[exu_div_ctl.scala 892:95] - node _T_1273 = and(_T_1272, _T_1270) @[exu_div_ctl.scala 892:95] - node _T_1274 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1275 = eq(_T_1274, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1276 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:58] - node _T_1277 = and(_T_1275, _T_1276) @[exu_div_ctl.scala 893:95] - node _T_1278 = and(_T_1273, _T_1277) @[exu_div_ctl.scala 894:11] - node _T_1279 = or(_T_1265, _T_1278) @[exu_div_ctl.scala 909:88] - node _T_1280 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1281 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1282 = and(_T_1280, _T_1281) @[exu_div_ctl.scala 892:95] - node _T_1283 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:58] - node _T_1284 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1285 = eq(_T_1284, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1286 = and(_T_1283, _T_1285) @[exu_div_ctl.scala 893:95] - node _T_1287 = and(_T_1282, _T_1286) @[exu_div_ctl.scala 894:11] - node _T_1288 = or(_T_1279, _T_1287) @[exu_div_ctl.scala 909:131] - node _T_1289 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1290 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1291 = and(_T_1289, _T_1290) @[exu_div_ctl.scala 892:95] - node _T_1292 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:58] - node _T_1293 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1294 = eq(_T_1293, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1295 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1296 = eq(_T_1295, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1297 = and(_T_1292, _T_1294) @[exu_div_ctl.scala 893:95] - node _T_1298 = and(_T_1297, _T_1296) @[exu_div_ctl.scala 893:95] - node _T_1299 = and(_T_1291, _T_1298) @[exu_div_ctl.scala 894:11] - node _T_1300 = or(_T_1288, _T_1299) @[exu_div_ctl.scala 910:47] - node _T_1301 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1302 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1303 = and(_T_1301, _T_1302) @[exu_div_ctl.scala 892:95] - node _T_1304 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1305 = eq(_T_1304, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1306 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1307 = eq(_T_1306, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1308 = and(_T_1305, _T_1307) @[exu_div_ctl.scala 893:95] - node _T_1309 = and(_T_1303, _T_1308) @[exu_div_ctl.scala 894:11] - node _T_1310 = or(_T_1300, _T_1309) @[exu_div_ctl.scala 910:88] - node _T_1311 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1312 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:75] - node _T_1313 = eq(_T_1312, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1314 = and(_T_1311, _T_1313) @[exu_div_ctl.scala 892:95] - node _T_1315 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1316 = eq(_T_1315, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1317 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:58] - node _T_1318 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:58] - node _T_1319 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 893:58] - node _T_1320 = and(_T_1316, _T_1317) @[exu_div_ctl.scala 893:95] - node _T_1321 = and(_T_1320, _T_1318) @[exu_div_ctl.scala 893:95] - node _T_1322 = and(_T_1321, _T_1319) @[exu_div_ctl.scala 893:95] - node _T_1323 = and(_T_1314, _T_1322) @[exu_div_ctl.scala 894:11] - node _T_1324 = or(_T_1310, _T_1323) @[exu_div_ctl.scala 910:131] - node _T_1325 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1326 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1327 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1328 = and(_T_1325, _T_1326) @[exu_div_ctl.scala 892:95] - node _T_1329 = and(_T_1328, _T_1327) @[exu_div_ctl.scala 892:95] - node _T_1330 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:58] - node _T_1331 = and(_T_1329, _T_1330) @[exu_div_ctl.scala 894:11] - node _T_1332 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 911:84] - node _T_1333 = eq(_T_1332, UInt<1>("h00")) @[exu_div_ctl.scala 911:79] - node _T_1334 = and(_T_1331, _T_1333) @[exu_div_ctl.scala 911:77] - node _T_1335 = or(_T_1324, _T_1334) @[exu_div_ctl.scala 911:47] - node _T_1336 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1337 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1338 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1339 = and(_T_1336, _T_1337) @[exu_div_ctl.scala 892:95] - node _T_1340 = and(_T_1339, _T_1338) @[exu_div_ctl.scala 892:95] - node _T_1341 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:58] - node _T_1342 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1343 = eq(_T_1342, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1344 = and(_T_1341, _T_1343) @[exu_div_ctl.scala 893:95] - node _T_1345 = and(_T_1340, _T_1344) @[exu_div_ctl.scala 894:11] - node _T_1346 = or(_T_1335, _T_1345) @[exu_div_ctl.scala 911:88] - node _T_1347 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1348 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1349 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1350 = and(_T_1347, _T_1348) @[exu_div_ctl.scala 892:95] - node _T_1351 = and(_T_1350, _T_1349) @[exu_div_ctl.scala 892:95] - node _T_1352 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:58] - node _T_1353 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:75] - node _T_1354 = eq(_T_1353, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1355 = and(_T_1352, _T_1354) @[exu_div_ctl.scala 893:95] - node _T_1356 = and(_T_1351, _T_1355) @[exu_div_ctl.scala 894:11] - node _T_1357 = or(_T_1346, _T_1356) @[exu_div_ctl.scala 911:131] - node _T_1358 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1359 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:75] - node _T_1360 = eq(_T_1359, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] - node _T_1361 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1362 = and(_T_1358, _T_1360) @[exu_div_ctl.scala 892:95] - node _T_1363 = and(_T_1362, _T_1361) @[exu_div_ctl.scala 892:95] - node _T_1364 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:75] - node _T_1365 = eq(_T_1364, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1366 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 893:58] - node _T_1367 = and(_T_1365, _T_1366) @[exu_div_ctl.scala 893:95] - node _T_1368 = and(_T_1363, _T_1367) @[exu_div_ctl.scala 894:11] - node _T_1369 = or(_T_1357, _T_1368) @[exu_div_ctl.scala 912:47] - node _T_1370 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1371 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1372 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1373 = and(_T_1370, _T_1371) @[exu_div_ctl.scala 892:95] - node _T_1374 = and(_T_1373, _T_1372) @[exu_div_ctl.scala 892:95] - node _T_1375 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1376 = eq(_T_1375, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1377 = and(_T_1374, _T_1376) @[exu_div_ctl.scala 894:11] - node _T_1378 = or(_T_1369, _T_1377) @[exu_div_ctl.scala 912:88] - node _T_1379 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1380 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 892:58] - node _T_1381 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1382 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 892:58] - node _T_1383 = and(_T_1379, _T_1380) @[exu_div_ctl.scala 892:95] - node _T_1384 = and(_T_1383, _T_1381) @[exu_div_ctl.scala 892:95] - node _T_1385 = and(_T_1384, _T_1382) @[exu_div_ctl.scala 892:95] - node _T_1386 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 893:58] - node _T_1387 = and(_T_1385, _T_1386) @[exu_div_ctl.scala 894:11] - node _T_1388 = or(_T_1378, _T_1387) @[exu_div_ctl.scala 912:131] - node _T_1389 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 892:58] - node _T_1390 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 892:58] - node _T_1391 = and(_T_1389, _T_1390) @[exu_div_ctl.scala 892:95] - node _T_1392 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 893:75] - node _T_1393 = eq(_T_1392, UInt<1>("h00")) @[exu_div_ctl.scala 893:70] - node _T_1394 = and(_T_1391, _T_1393) @[exu_div_ctl.scala 894:11] - node _T_1395 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 913:81] - node _T_1396 = eq(_T_1395, UInt<1>("h00")) @[exu_div_ctl.scala 913:76] - node _T_1397 = and(_T_1394, _T_1396) @[exu_div_ctl.scala 913:74] - node _T_1398 = or(_T_1388, _T_1397) @[exu_div_ctl.scala 913:47] - node _T_1399 = cat(_T_1087, _T_1398) @[Cat.scala 29:58] - node _T_1400 = cat(_T_953, _T_984) @[Cat.scala 29:58] - node _T_1401 = cat(_T_1400, _T_1399) @[Cat.scala 29:58] - smallnum <= _T_1401 @[exu_div_ctl.scala 896:12] - node _T_1402 = bits(a_ff, 31, 0) @[exu_div_ctl.scala 916:50] - node shortq_dividend = cat(dividend_sign_ff, _T_1402) @[Cat.scala 29:58] - inst a_enc of exu_div_cls @[exu_div_ctl.scala 917:21] + node _T_1233 = and(_T_1230, _T_1232) @[exu_div_ctl.scala 893:11] + node _T_1234 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 908:82] + node _T_1235 = eq(_T_1234, UInt<1>("h00")) @[exu_div_ctl.scala 908:77] + node _T_1236 = and(_T_1233, _T_1235) @[exu_div_ctl.scala 908:75] + node _T_1237 = or(_T_1227, _T_1236) @[exu_div_ctl.scala 908:47] + node _T_1238 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:75] + node _T_1239 = eq(_T_1238, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1240 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1241 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1242 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1243 = and(_T_1239, _T_1240) @[exu_div_ctl.scala 891:95] + node _T_1244 = and(_T_1243, _T_1241) @[exu_div_ctl.scala 891:95] + node _T_1245 = and(_T_1244, _T_1242) @[exu_div_ctl.scala 891:95] + node _T_1246 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1247 = eq(_T_1246, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1248 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:58] + node _T_1249 = and(_T_1247, _T_1248) @[exu_div_ctl.scala 892:95] + node _T_1250 = and(_T_1245, _T_1249) @[exu_div_ctl.scala 893:11] + node _T_1251 = or(_T_1237, _T_1250) @[exu_div_ctl.scala 908:88] + node _T_1252 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1253 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1254 = and(_T_1252, _T_1253) @[exu_div_ctl.scala 891:95] + node _T_1255 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:58] + node _T_1256 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1257 = eq(_T_1256, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1258 = and(_T_1255, _T_1257) @[exu_div_ctl.scala 892:95] + node _T_1259 = and(_T_1254, _T_1258) @[exu_div_ctl.scala 893:11] + node _T_1260 = or(_T_1251, _T_1259) @[exu_div_ctl.scala 908:131] + node _T_1261 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1262 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1263 = and(_T_1261, _T_1262) @[exu_div_ctl.scala 891:95] + node _T_1264 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:58] + node _T_1265 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1266 = eq(_T_1265, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1267 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1268 = eq(_T_1267, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1269 = and(_T_1264, _T_1266) @[exu_div_ctl.scala 892:95] + node _T_1270 = and(_T_1269, _T_1268) @[exu_div_ctl.scala 892:95] + node _T_1271 = and(_T_1263, _T_1270) @[exu_div_ctl.scala 893:11] + node _T_1272 = or(_T_1260, _T_1271) @[exu_div_ctl.scala 909:47] + node _T_1273 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1274 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1275 = and(_T_1273, _T_1274) @[exu_div_ctl.scala 891:95] + node _T_1276 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1277 = eq(_T_1276, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1278 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1279 = eq(_T_1278, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1280 = and(_T_1277, _T_1279) @[exu_div_ctl.scala 892:95] + node _T_1281 = and(_T_1275, _T_1280) @[exu_div_ctl.scala 893:11] + node _T_1282 = or(_T_1272, _T_1281) @[exu_div_ctl.scala 909:88] + node _T_1283 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1284 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:75] + node _T_1285 = eq(_T_1284, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1286 = and(_T_1283, _T_1285) @[exu_div_ctl.scala 891:95] + node _T_1287 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1288 = eq(_T_1287, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1289 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:58] + node _T_1290 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:58] + node _T_1291 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 892:58] + node _T_1292 = and(_T_1288, _T_1289) @[exu_div_ctl.scala 892:95] + node _T_1293 = and(_T_1292, _T_1290) @[exu_div_ctl.scala 892:95] + node _T_1294 = and(_T_1293, _T_1291) @[exu_div_ctl.scala 892:95] + node _T_1295 = and(_T_1286, _T_1294) @[exu_div_ctl.scala 893:11] + node _T_1296 = or(_T_1282, _T_1295) @[exu_div_ctl.scala 909:131] + node _T_1297 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1298 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1299 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1300 = and(_T_1297, _T_1298) @[exu_div_ctl.scala 891:95] + node _T_1301 = and(_T_1300, _T_1299) @[exu_div_ctl.scala 891:95] + node _T_1302 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:58] + node _T_1303 = and(_T_1301, _T_1302) @[exu_div_ctl.scala 893:11] + node _T_1304 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 910:84] + node _T_1305 = eq(_T_1304, UInt<1>("h00")) @[exu_div_ctl.scala 910:79] + node _T_1306 = and(_T_1303, _T_1305) @[exu_div_ctl.scala 910:77] + node _T_1307 = or(_T_1296, _T_1306) @[exu_div_ctl.scala 910:47] + node _T_1308 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1309 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1310 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1311 = and(_T_1308, _T_1309) @[exu_div_ctl.scala 891:95] + node _T_1312 = and(_T_1311, _T_1310) @[exu_div_ctl.scala 891:95] + node _T_1313 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:58] + node _T_1314 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1315 = eq(_T_1314, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1316 = and(_T_1313, _T_1315) @[exu_div_ctl.scala 892:95] + node _T_1317 = and(_T_1312, _T_1316) @[exu_div_ctl.scala 893:11] + node _T_1318 = or(_T_1307, _T_1317) @[exu_div_ctl.scala 910:88] + node _T_1319 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1320 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1321 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1322 = and(_T_1319, _T_1320) @[exu_div_ctl.scala 891:95] + node _T_1323 = and(_T_1322, _T_1321) @[exu_div_ctl.scala 891:95] + node _T_1324 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:58] + node _T_1325 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:75] + node _T_1326 = eq(_T_1325, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1327 = and(_T_1324, _T_1326) @[exu_div_ctl.scala 892:95] + node _T_1328 = and(_T_1323, _T_1327) @[exu_div_ctl.scala 893:11] + node _T_1329 = or(_T_1318, _T_1328) @[exu_div_ctl.scala 910:131] + node _T_1330 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1331 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:75] + node _T_1332 = eq(_T_1331, UInt<1>("h00")) @[exu_div_ctl.scala 891:70] + node _T_1333 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1334 = and(_T_1330, _T_1332) @[exu_div_ctl.scala 891:95] + node _T_1335 = and(_T_1334, _T_1333) @[exu_div_ctl.scala 891:95] + node _T_1336 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:75] + node _T_1337 = eq(_T_1336, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1338 = bits(b_ff, 1, 1) @[exu_div_ctl.scala 892:58] + node _T_1339 = and(_T_1337, _T_1338) @[exu_div_ctl.scala 892:95] + node _T_1340 = and(_T_1335, _T_1339) @[exu_div_ctl.scala 893:11] + node _T_1341 = or(_T_1329, _T_1340) @[exu_div_ctl.scala 911:47] + node _T_1342 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1343 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1344 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1345 = and(_T_1342, _T_1343) @[exu_div_ctl.scala 891:95] + node _T_1346 = and(_T_1345, _T_1344) @[exu_div_ctl.scala 891:95] + node _T_1347 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1348 = eq(_T_1347, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1349 = and(_T_1346, _T_1348) @[exu_div_ctl.scala 893:11] + node _T_1350 = or(_T_1341, _T_1349) @[exu_div_ctl.scala 911:88] + node _T_1351 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1352 = bits(a_ff, 2, 2) @[exu_div_ctl.scala 891:58] + node _T_1353 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1354 = bits(a_ff, 0, 0) @[exu_div_ctl.scala 891:58] + node _T_1355 = and(_T_1351, _T_1352) @[exu_div_ctl.scala 891:95] + node _T_1356 = and(_T_1355, _T_1353) @[exu_div_ctl.scala 891:95] + node _T_1357 = and(_T_1356, _T_1354) @[exu_div_ctl.scala 891:95] + node _T_1358 = bits(b_ff, 3, 3) @[exu_div_ctl.scala 892:58] + node _T_1359 = and(_T_1357, _T_1358) @[exu_div_ctl.scala 893:11] + node _T_1360 = or(_T_1350, _T_1359) @[exu_div_ctl.scala 911:131] + node _T_1361 = bits(a_ff, 3, 3) @[exu_div_ctl.scala 891:58] + node _T_1362 = bits(a_ff, 1, 1) @[exu_div_ctl.scala 891:58] + node _T_1363 = and(_T_1361, _T_1362) @[exu_div_ctl.scala 891:95] + node _T_1364 = bits(b_ff, 2, 2) @[exu_div_ctl.scala 892:75] + node _T_1365 = eq(_T_1364, UInt<1>("h00")) @[exu_div_ctl.scala 892:70] + node _T_1366 = and(_T_1363, _T_1365) @[exu_div_ctl.scala 893:11] + node _T_1367 = bits(b_ff, 0, 0) @[exu_div_ctl.scala 912:81] + node _T_1368 = eq(_T_1367, UInt<1>("h00")) @[exu_div_ctl.scala 912:76] + node _T_1369 = and(_T_1366, _T_1368) @[exu_div_ctl.scala 912:74] + node _T_1370 = or(_T_1360, _T_1369) @[exu_div_ctl.scala 912:47] + node _T_1371 = cat(_T_1059, _T_1370) @[Cat.scala 29:58] + node _T_1372 = cat(_T_925, _T_956) @[Cat.scala 29:58] + node _T_1373 = cat(_T_1372, _T_1371) @[Cat.scala 29:58] + smallnum <= _T_1373 @[exu_div_ctl.scala 895:12] + node _T_1374 = bits(a_ff, 31, 0) @[exu_div_ctl.scala 915:50] + node shortq_dividend = cat(dividend_sign_ff, _T_1374) @[Cat.scala 29:58] + inst a_enc of exu_div_cls @[exu_div_ctl.scala 916:21] a_enc.clock <= clock a_enc.reset <= reset - a_enc.io.operand <= shortq_dividend @[exu_div_ctl.scala 918:20] - inst b_enc of exu_div_cls_1 @[exu_div_ctl.scala 920:21] + a_enc.io.operand <= shortq_dividend @[exu_div_ctl.scala 917:20] + inst b_enc of exu_div_cls_1 @[exu_div_ctl.scala 919:21] b_enc.clock <= clock b_enc.reset <= reset - node _T_1403 = bits(b_ff, 32, 0) @[exu_div_ctl.scala 921:27] - b_enc.io.operand <= _T_1403 @[exu_div_ctl.scala 921:20] + node _T_1375 = bits(b_ff, 32, 0) @[exu_div_ctl.scala 920:27] + b_enc.io.operand <= _T_1375 @[exu_div_ctl.scala 920:20] node dw_a_enc = cat(UInt<1>("h00"), a_enc.io.cls) @[Cat.scala 29:58] node dw_b_enc = cat(UInt<1>("h00"), b_enc.io.cls) @[Cat.scala 29:58] - node _T_1404 = cat(UInt<1>("h00"), dw_b_enc) @[Cat.scala 29:58] - node _T_1405 = cat(UInt<1>("h00"), dw_a_enc) @[Cat.scala 29:58] - node _T_1406 = sub(_T_1404, _T_1405) @[exu_div_ctl.scala 925:41] - node _T_1407 = tail(_T_1406, 1) @[exu_div_ctl.scala 925:41] - node _T_1408 = add(_T_1407, UInt<7>("h01")) @[exu_div_ctl.scala 925:61] - node dw_shortq_raw = tail(_T_1408, 1) @[exu_div_ctl.scala 925:61] - node _T_1409 = bits(dw_shortq_raw, 6, 6) @[exu_div_ctl.scala 926:33] - node _T_1410 = bits(_T_1409, 0, 0) @[exu_div_ctl.scala 926:43] - node _T_1411 = bits(dw_shortq_raw, 5, 0) @[exu_div_ctl.scala 926:63] - node shortq = mux(_T_1410, UInt<1>("h00"), _T_1411) @[exu_div_ctl.scala 926:19] - node _T_1412 = bits(shortq, 5, 5) @[exu_div_ctl.scala 927:38] - node _T_1413 = eq(_T_1412, UInt<1>("h00")) @[exu_div_ctl.scala 927:31] - node _T_1414 = and(valid_ff, _T_1413) @[exu_div_ctl.scala 927:29] - node _T_1415 = bits(shortq, 4, 2) @[exu_div_ctl.scala 927:52] - node _T_1416 = eq(_T_1415, UInt<3>("h07")) @[exu_div_ctl.scala 927:58] - node _T_1417 = eq(_T_1416, UInt<1>("h00")) @[exu_div_ctl.scala 927:44] - node _T_1418 = and(_T_1414, _T_1417) @[exu_div_ctl.scala 927:42] - node _T_1419 = eq(io.cancel, UInt<1>("h00")) @[exu_div_ctl.scala 927:75] - node _T_1420 = and(_T_1418, _T_1419) @[exu_div_ctl.scala 927:73] - shortq_enable <= _T_1420 @[exu_div_ctl.scala 927:17] - node _T_1421 = eq(shortq, UInt<5>("h01f")) @[exu_div_ctl.scala 929:58] - node _T_1422 = eq(shortq, UInt<5>("h01e")) @[exu_div_ctl.scala 929:58] - node _T_1423 = eq(shortq, UInt<5>("h01d")) @[exu_div_ctl.scala 929:58] - node _T_1424 = eq(shortq, UInt<5>("h01c")) @[exu_div_ctl.scala 929:58] - node _T_1425 = eq(shortq, UInt<5>("h01b")) @[exu_div_ctl.scala 929:58] - node _T_1426 = eq(shortq, UInt<5>("h01a")) @[exu_div_ctl.scala 929:58] - node _T_1427 = eq(shortq, UInt<5>("h019")) @[exu_div_ctl.scala 929:58] - node _T_1428 = eq(shortq, UInt<5>("h018")) @[exu_div_ctl.scala 929:58] - node _T_1429 = eq(shortq, UInt<5>("h017")) @[exu_div_ctl.scala 929:58] - node _T_1430 = eq(shortq, UInt<5>("h016")) @[exu_div_ctl.scala 929:58] - node _T_1431 = eq(shortq, UInt<5>("h015")) @[exu_div_ctl.scala 929:58] - node _T_1432 = eq(shortq, UInt<5>("h014")) @[exu_div_ctl.scala 929:58] - node _T_1433 = eq(shortq, UInt<5>("h013")) @[exu_div_ctl.scala 929:58] - node _T_1434 = eq(shortq, UInt<5>("h012")) @[exu_div_ctl.scala 929:58] - node _T_1435 = eq(shortq, UInt<5>("h011")) @[exu_div_ctl.scala 929:58] - node _T_1436 = eq(shortq, UInt<5>("h010")) @[exu_div_ctl.scala 929:58] - node _T_1437 = eq(shortq, UInt<4>("h0f")) @[exu_div_ctl.scala 929:58] - node _T_1438 = eq(shortq, UInt<4>("h0e")) @[exu_div_ctl.scala 929:58] - node _T_1439 = eq(shortq, UInt<4>("h0d")) @[exu_div_ctl.scala 929:58] - node _T_1440 = eq(shortq, UInt<4>("h0c")) @[exu_div_ctl.scala 929:58] - node _T_1441 = eq(shortq, UInt<4>("h0b")) @[exu_div_ctl.scala 929:58] - node _T_1442 = eq(shortq, UInt<4>("h0a")) @[exu_div_ctl.scala 929:58] - node _T_1443 = eq(shortq, UInt<4>("h09")) @[exu_div_ctl.scala 929:58] - node _T_1444 = eq(shortq, UInt<4>("h08")) @[exu_div_ctl.scala 929:58] - node _T_1445 = eq(shortq, UInt<3>("h07")) @[exu_div_ctl.scala 929:58] - node _T_1446 = eq(shortq, UInt<3>("h06")) @[exu_div_ctl.scala 929:58] - node _T_1447 = eq(shortq, UInt<3>("h05")) @[exu_div_ctl.scala 929:58] - node _T_1448 = eq(shortq, UInt<3>("h04")) @[exu_div_ctl.scala 929:58] - node _T_1449 = eq(shortq, UInt<2>("h03")) @[exu_div_ctl.scala 929:58] - node _T_1450 = eq(shortq, UInt<2>("h02")) @[exu_div_ctl.scala 929:58] - node _T_1451 = eq(shortq, UInt<1>("h01")) @[exu_div_ctl.scala 929:58] - node _T_1452 = eq(shortq, UInt<1>("h00")) @[exu_div_ctl.scala 929:58] - node _T_1453 = mux(_T_1421, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1454 = mux(_T_1422, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1455 = mux(_T_1423, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1456 = mux(_T_1424, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1457 = mux(_T_1425, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1458 = mux(_T_1426, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1459 = mux(_T_1427, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1460 = mux(_T_1428, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1461 = mux(_T_1429, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1462 = mux(_T_1430, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1463 = mux(_T_1431, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1464 = mux(_T_1432, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1465 = mux(_T_1433, UInt<4>("h0c"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1466 = mux(_T_1434, UInt<4>("h0c"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1467 = mux(_T_1435, UInt<4>("h0c"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1468 = mux(_T_1436, UInt<4>("h0c"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1469 = mux(_T_1437, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1470 = mux(_T_1438, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1471 = mux(_T_1439, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1472 = mux(_T_1440, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1473 = mux(_T_1441, UInt<5>("h014"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1474 = mux(_T_1442, UInt<5>("h014"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1475 = mux(_T_1443, UInt<5>("h014"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1476 = mux(_T_1444, UInt<5>("h014"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1477 = mux(_T_1445, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1478 = mux(_T_1446, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1479 = mux(_T_1447, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1480 = mux(_T_1448, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1481 = mux(_T_1449, UInt<5>("h01c"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1482 = mux(_T_1450, UInt<5>("h01c"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1483 = mux(_T_1451, UInt<5>("h01c"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1484 = mux(_T_1452, UInt<5>("h01c"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1485 = or(_T_1453, _T_1454) @[Mux.scala 27:72] + node _T_1376 = cat(UInt<1>("h00"), dw_b_enc) @[Cat.scala 29:58] + node _T_1377 = cat(UInt<1>("h00"), dw_a_enc) @[Cat.scala 29:58] + node _T_1378 = sub(_T_1376, _T_1377) @[exu_div_ctl.scala 924:41] + node _T_1379 = tail(_T_1378, 1) @[exu_div_ctl.scala 924:41] + node _T_1380 = add(_T_1379, UInt<7>("h01")) @[exu_div_ctl.scala 924:61] + node dw_shortq_raw = tail(_T_1380, 1) @[exu_div_ctl.scala 924:61] + node _T_1381 = bits(dw_shortq_raw, 6, 6) @[exu_div_ctl.scala 925:33] + node _T_1382 = bits(_T_1381, 0, 0) @[exu_div_ctl.scala 925:43] + node _T_1383 = bits(dw_shortq_raw, 5, 0) @[exu_div_ctl.scala 925:63] + node shortq = mux(_T_1382, UInt<1>("h00"), _T_1383) @[exu_div_ctl.scala 925:19] + node _T_1384 = bits(shortq, 5, 5) @[exu_div_ctl.scala 926:38] + node _T_1385 = eq(_T_1384, UInt<1>("h00")) @[exu_div_ctl.scala 926:31] + node _T_1386 = and(valid_ff, _T_1385) @[exu_div_ctl.scala 926:29] + node _T_1387 = bits(shortq, 4, 2) @[exu_div_ctl.scala 926:52] + node _T_1388 = eq(_T_1387, UInt<3>("h07")) @[exu_div_ctl.scala 926:58] + node _T_1389 = eq(_T_1388, UInt<1>("h00")) @[exu_div_ctl.scala 926:44] + node _T_1390 = and(_T_1386, _T_1389) @[exu_div_ctl.scala 926:42] + node _T_1391 = eq(io.cancel, UInt<1>("h00")) @[exu_div_ctl.scala 926:75] + node _T_1392 = and(_T_1390, _T_1391) @[exu_div_ctl.scala 926:73] + shortq_enable <= _T_1392 @[exu_div_ctl.scala 926:17] + node _T_1393 = eq(shortq, UInt<5>("h01f")) @[exu_div_ctl.scala 928:58] + node _T_1394 = eq(shortq, UInt<5>("h01e")) @[exu_div_ctl.scala 928:58] + node _T_1395 = eq(shortq, UInt<5>("h01d")) @[exu_div_ctl.scala 928:58] + node _T_1396 = eq(shortq, UInt<5>("h01c")) @[exu_div_ctl.scala 928:58] + node _T_1397 = eq(shortq, UInt<5>("h01b")) @[exu_div_ctl.scala 928:58] + node _T_1398 = eq(shortq, UInt<5>("h01a")) @[exu_div_ctl.scala 928:58] + node _T_1399 = eq(shortq, UInt<5>("h019")) @[exu_div_ctl.scala 928:58] + node _T_1400 = eq(shortq, UInt<5>("h018")) @[exu_div_ctl.scala 928:58] + node _T_1401 = eq(shortq, UInt<5>("h017")) @[exu_div_ctl.scala 928:58] + node _T_1402 = eq(shortq, UInt<5>("h016")) @[exu_div_ctl.scala 928:58] + node _T_1403 = eq(shortq, UInt<5>("h015")) @[exu_div_ctl.scala 928:58] + node _T_1404 = eq(shortq, UInt<5>("h014")) @[exu_div_ctl.scala 928:58] + node _T_1405 = eq(shortq, UInt<5>("h013")) @[exu_div_ctl.scala 928:58] + node _T_1406 = eq(shortq, UInt<5>("h012")) @[exu_div_ctl.scala 928:58] + node _T_1407 = eq(shortq, UInt<5>("h011")) @[exu_div_ctl.scala 928:58] + node _T_1408 = eq(shortq, UInt<5>("h010")) @[exu_div_ctl.scala 928:58] + node _T_1409 = eq(shortq, UInt<4>("h0f")) @[exu_div_ctl.scala 928:58] + node _T_1410 = eq(shortq, UInt<4>("h0e")) @[exu_div_ctl.scala 928:58] + node _T_1411 = eq(shortq, UInt<4>("h0d")) @[exu_div_ctl.scala 928:58] + node _T_1412 = eq(shortq, UInt<4>("h0c")) @[exu_div_ctl.scala 928:58] + node _T_1413 = eq(shortq, UInt<4>("h0b")) @[exu_div_ctl.scala 928:58] + node _T_1414 = eq(shortq, UInt<4>("h0a")) @[exu_div_ctl.scala 928:58] + node _T_1415 = eq(shortq, UInt<4>("h09")) @[exu_div_ctl.scala 928:58] + node _T_1416 = eq(shortq, UInt<4>("h08")) @[exu_div_ctl.scala 928:58] + node _T_1417 = eq(shortq, UInt<3>("h07")) @[exu_div_ctl.scala 928:58] + node _T_1418 = eq(shortq, UInt<3>("h06")) @[exu_div_ctl.scala 928:58] + node _T_1419 = eq(shortq, UInt<3>("h05")) @[exu_div_ctl.scala 928:58] + node _T_1420 = eq(shortq, UInt<3>("h04")) @[exu_div_ctl.scala 928:58] + node _T_1421 = eq(shortq, UInt<2>("h03")) @[exu_div_ctl.scala 928:58] + node _T_1422 = eq(shortq, UInt<2>("h02")) @[exu_div_ctl.scala 928:58] + node _T_1423 = eq(shortq, UInt<1>("h01")) @[exu_div_ctl.scala 928:58] + node _T_1424 = eq(shortq, UInt<1>("h00")) @[exu_div_ctl.scala 928:58] + node _T_1425 = mux(_T_1393, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1426 = mux(_T_1394, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1427 = mux(_T_1395, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1428 = mux(_T_1396, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1429 = mux(_T_1397, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1430 = mux(_T_1398, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1431 = mux(_T_1399, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1432 = mux(_T_1400, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1433 = mux(_T_1401, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1434 = mux(_T_1402, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1435 = mux(_T_1403, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1436 = mux(_T_1404, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1437 = mux(_T_1405, UInt<4>("h0c"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1438 = mux(_T_1406, UInt<4>("h0c"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1439 = mux(_T_1407, UInt<4>("h0c"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1440 = mux(_T_1408, UInt<4>("h0c"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1441 = mux(_T_1409, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1442 = mux(_T_1410, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1443 = mux(_T_1411, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1444 = mux(_T_1412, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1445 = mux(_T_1413, UInt<5>("h014"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1446 = mux(_T_1414, UInt<5>("h014"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1447 = mux(_T_1415, UInt<5>("h014"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1448 = mux(_T_1416, UInt<5>("h014"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1449 = mux(_T_1417, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1450 = mux(_T_1418, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1451 = mux(_T_1419, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1452 = mux(_T_1420, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1453 = mux(_T_1421, UInt<5>("h01c"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1454 = mux(_T_1422, UInt<5>("h01c"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1455 = mux(_T_1423, UInt<5>("h01c"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1456 = mux(_T_1424, UInt<5>("h01c"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1457 = or(_T_1425, _T_1426) @[Mux.scala 27:72] + node _T_1458 = or(_T_1457, _T_1427) @[Mux.scala 27:72] + node _T_1459 = or(_T_1458, _T_1428) @[Mux.scala 27:72] + node _T_1460 = or(_T_1459, _T_1429) @[Mux.scala 27:72] + node _T_1461 = or(_T_1460, _T_1430) @[Mux.scala 27:72] + node _T_1462 = or(_T_1461, _T_1431) @[Mux.scala 27:72] + node _T_1463 = or(_T_1462, _T_1432) @[Mux.scala 27:72] + node _T_1464 = or(_T_1463, _T_1433) @[Mux.scala 27:72] + node _T_1465 = or(_T_1464, _T_1434) @[Mux.scala 27:72] + node _T_1466 = or(_T_1465, _T_1435) @[Mux.scala 27:72] + node _T_1467 = or(_T_1466, _T_1436) @[Mux.scala 27:72] + node _T_1468 = or(_T_1467, _T_1437) @[Mux.scala 27:72] + node _T_1469 = or(_T_1468, _T_1438) @[Mux.scala 27:72] + node _T_1470 = or(_T_1469, _T_1439) @[Mux.scala 27:72] + node _T_1471 = or(_T_1470, _T_1440) @[Mux.scala 27:72] + node _T_1472 = or(_T_1471, _T_1441) @[Mux.scala 27:72] + node _T_1473 = or(_T_1472, _T_1442) @[Mux.scala 27:72] + node _T_1474 = or(_T_1473, _T_1443) @[Mux.scala 27:72] + node _T_1475 = or(_T_1474, _T_1444) @[Mux.scala 27:72] + node _T_1476 = or(_T_1475, _T_1445) @[Mux.scala 27:72] + node _T_1477 = or(_T_1476, _T_1446) @[Mux.scala 27:72] + node _T_1478 = or(_T_1477, _T_1447) @[Mux.scala 27:72] + node _T_1479 = or(_T_1478, _T_1448) @[Mux.scala 27:72] + node _T_1480 = or(_T_1479, _T_1449) @[Mux.scala 27:72] + node _T_1481 = or(_T_1480, _T_1450) @[Mux.scala 27:72] + node _T_1482 = or(_T_1481, _T_1451) @[Mux.scala 27:72] + node _T_1483 = or(_T_1482, _T_1452) @[Mux.scala 27:72] + node _T_1484 = or(_T_1483, _T_1453) @[Mux.scala 27:72] + node _T_1485 = or(_T_1484, _T_1454) @[Mux.scala 27:72] node _T_1486 = or(_T_1485, _T_1455) @[Mux.scala 27:72] node _T_1487 = or(_T_1486, _T_1456) @[Mux.scala 27:72] - node _T_1488 = or(_T_1487, _T_1457) @[Mux.scala 27:72] - node _T_1489 = or(_T_1488, _T_1458) @[Mux.scala 27:72] - node _T_1490 = or(_T_1489, _T_1459) @[Mux.scala 27:72] - node _T_1491 = or(_T_1490, _T_1460) @[Mux.scala 27:72] - node _T_1492 = or(_T_1491, _T_1461) @[Mux.scala 27:72] - node _T_1493 = or(_T_1492, _T_1462) @[Mux.scala 27:72] - node _T_1494 = or(_T_1493, _T_1463) @[Mux.scala 27:72] - node _T_1495 = or(_T_1494, _T_1464) @[Mux.scala 27:72] - node _T_1496 = or(_T_1495, _T_1465) @[Mux.scala 27:72] - node _T_1497 = or(_T_1496, _T_1466) @[Mux.scala 27:72] - node _T_1498 = or(_T_1497, _T_1467) @[Mux.scala 27:72] - node _T_1499 = or(_T_1498, _T_1468) @[Mux.scala 27:72] - node _T_1500 = or(_T_1499, _T_1469) @[Mux.scala 27:72] - node _T_1501 = or(_T_1500, _T_1470) @[Mux.scala 27:72] - node _T_1502 = or(_T_1501, _T_1471) @[Mux.scala 27:72] - node _T_1503 = or(_T_1502, _T_1472) @[Mux.scala 27:72] - node _T_1504 = or(_T_1503, _T_1473) @[Mux.scala 27:72] - node _T_1505 = or(_T_1504, _T_1474) @[Mux.scala 27:72] - node _T_1506 = or(_T_1505, _T_1475) @[Mux.scala 27:72] - node _T_1507 = or(_T_1506, _T_1476) @[Mux.scala 27:72] - node _T_1508 = or(_T_1507, _T_1477) @[Mux.scala 27:72] - node _T_1509 = or(_T_1508, _T_1478) @[Mux.scala 27:72] - node _T_1510 = or(_T_1509, _T_1479) @[Mux.scala 27:72] - node _T_1511 = or(_T_1510, _T_1480) @[Mux.scala 27:72] - node _T_1512 = or(_T_1511, _T_1481) @[Mux.scala 27:72] - node _T_1513 = or(_T_1512, _T_1482) @[Mux.scala 27:72] - node _T_1514 = or(_T_1513, _T_1483) @[Mux.scala 27:72] - node _T_1515 = or(_T_1514, _T_1484) @[Mux.scala 27:72] - wire _T_1516 : UInt<5> @[Mux.scala 27:72] - _T_1516 <= _T_1515 @[Mux.scala 27:72] - shortq_decode <= _T_1516 @[exu_div_ctl.scala 929:17] - node _T_1517 = eq(shortq_enable, UInt<1>("h00")) @[exu_div_ctl.scala 930:23] - node _T_1518 = mux(_T_1517, UInt<1>("h00"), shortq_decode) @[exu_div_ctl.scala 930:22] - shortq_shift <= _T_1518 @[exu_div_ctl.scala 930:16] - node _T_1519 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 931:20] - node _T_1520 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 931:30] - node _T_1521 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 931:40] - node _T_1522 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 931:50] - node _T_1523 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 931:60] - node _T_1524 = cat(_T_1522, _T_1523) @[Cat.scala 29:58] - node _T_1525 = cat(_T_1524, b_ff1) @[Cat.scala 29:58] - node _T_1526 = cat(_T_1519, _T_1520) @[Cat.scala 29:58] - node _T_1527 = cat(_T_1526, _T_1521) @[Cat.scala 29:58] - node _T_1528 = cat(_T_1527, _T_1525) @[Cat.scala 29:58] - b_ff <= _T_1528 @[exu_div_ctl.scala 931:8] + wire _T_1488 : UInt<5> @[Mux.scala 27:72] + _T_1488 <= _T_1487 @[Mux.scala 27:72] + shortq_decode <= _T_1488 @[exu_div_ctl.scala 928:17] + node _T_1489 = eq(shortq_enable, UInt<1>("h00")) @[exu_div_ctl.scala 929:23] + node _T_1490 = mux(_T_1489, UInt<1>("h00"), shortq_decode) @[exu_div_ctl.scala 929:22] + shortq_shift <= _T_1490 @[exu_div_ctl.scala 929:16] + node _T_1491 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 930:20] + node _T_1492 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 930:30] + node _T_1493 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 930:40] + node _T_1494 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 930:50] + node _T_1495 = bits(b_ff1, 32, 32) @[exu_div_ctl.scala 930:60] + node _T_1496 = cat(_T_1494, _T_1495) @[Cat.scala 29:58] + node _T_1497 = cat(_T_1496, b_ff1) @[Cat.scala 29:58] + node _T_1498 = cat(_T_1491, _T_1492) @[Cat.scala 29:58] + node _T_1499 = cat(_T_1498, _T_1493) @[Cat.scala 29:58] + node _T_1500 = cat(_T_1499, _T_1497) @[Cat.scala 29:58] + b_ff <= _T_1500 @[exu_div_ctl.scala 930:8] inst rvclkhdr of rvclkhdr @[lib.scala 390:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset rvclkhdr.io.clk <= clock @[lib.scala 392:18] rvclkhdr.io.en <= misc_enable @[lib.scala 393:17] rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1529 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1501 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when misc_enable : @[Reg.scala 28:19] - _T_1529 <= valid_ff_in @[Reg.scala 28:23] + _T_1501 <= valid_ff_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - valid_ff <= _T_1529 @[exu_div_ctl.scala 932:12] + valid_ff <= _T_1501 @[exu_div_ctl.scala 931:12] inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 390:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset rvclkhdr_1.io.clk <= clock @[lib.scala 392:18] rvclkhdr_1.io.en <= misc_enable @[lib.scala 393:17] rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1530 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1502 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when misc_enable : @[Reg.scala 28:19] - _T_1530 <= control_in @[Reg.scala 28:23] + _T_1502 <= control_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - control_ff <= _T_1530 @[exu_div_ctl.scala 933:16] + control_ff <= _T_1502 @[exu_div_ctl.scala 932:16] inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 390:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset rvclkhdr_2.io.clk <= clock @[lib.scala 392:18] rvclkhdr_2.io.en <= misc_enable @[lib.scala 393:17] rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1531 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1503 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when misc_enable : @[Reg.scala 28:19] - _T_1531 <= by_zero_case @[Reg.scala 28:23] + _T_1503 <= by_zero_case @[Reg.scala 28:23] skip @[Reg.scala 28:19] - by_zero_case_ff <= _T_1531 @[exu_div_ctl.scala 934:19] + by_zero_case_ff <= _T_1503 @[exu_div_ctl.scala 933:19] inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 390:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[lib.scala 392:18] rvclkhdr_3.io.en <= misc_enable @[lib.scala 393:17] rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1532 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1504 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when misc_enable : @[Reg.scala 28:19] - _T_1532 <= shortq_enable @[Reg.scala 28:23] + _T_1504 <= shortq_enable @[Reg.scala 28:23] skip @[Reg.scala 28:19] - shortq_enable_ff <= _T_1532 @[exu_div_ctl.scala 935:20] + shortq_enable_ff <= _T_1504 @[exu_div_ctl.scala 934:20] inst rvclkhdr_4 of rvclkhdr_4 @[lib.scala 390:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset rvclkhdr_4.io.clk <= clock @[lib.scala 392:18] rvclkhdr_4.io.en <= misc_enable @[lib.scala 393:17] rvclkhdr_4.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1533 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1505 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when misc_enable : @[Reg.scala 28:19] - _T_1533 <= shortq_shift @[Reg.scala 28:23] + _T_1505 <= shortq_shift @[Reg.scala 28:23] skip @[Reg.scala 28:19] - shortq_shift_ff <= _T_1533 @[exu_div_ctl.scala 936:19] + shortq_shift_ff <= _T_1505 @[exu_div_ctl.scala 935:19] inst rvclkhdr_5 of rvclkhdr_5 @[lib.scala 390:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset rvclkhdr_5.io.clk <= clock @[lib.scala 392:18] rvclkhdr_5.io.en <= misc_enable @[lib.scala 393:17] rvclkhdr_5.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1534 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1506 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when misc_enable : @[Reg.scala 28:19] - _T_1534 <= finish @[Reg.scala 28:23] + _T_1506 <= finish @[Reg.scala 28:23] skip @[Reg.scala 28:19] - finish_ff <= _T_1534 @[exu_div_ctl.scala 937:13] + finish_ff <= _T_1506 @[exu_div_ctl.scala 936:13] inst rvclkhdr_6 of rvclkhdr_6 @[lib.scala 390:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset rvclkhdr_6.io.clk <= clock @[lib.scala 392:18] rvclkhdr_6.io.en <= misc_enable @[lib.scala 393:17] rvclkhdr_6.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1535 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1507 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when misc_enable : @[Reg.scala 28:19] - _T_1535 <= count_in @[Reg.scala 28:23] + _T_1507 <= count_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - count_ff <= _T_1535 @[exu_div_ctl.scala 938:12] + count_ff <= _T_1507 @[exu_div_ctl.scala 937:12] inst rvclkhdr_7 of rvclkhdr_7 @[lib.scala 390:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset rvclkhdr_7.io.clk <= clock @[lib.scala 392:18] rvclkhdr_7.io.en <= a_enable @[lib.scala 393:17] rvclkhdr_7.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1536 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1508 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when a_enable : @[Reg.scala 28:19] - _T_1536 <= a_in @[Reg.scala 28:23] + _T_1508 <= a_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - a_ff <= _T_1536 @[exu_div_ctl.scala 940:8] - node _T_1537 = bits(b_in, 32, 0) @[exu_div_ctl.scala 941:23] + a_ff <= _T_1508 @[exu_div_ctl.scala 939:8] + node _T_1509 = bits(b_in, 32, 0) @[exu_div_ctl.scala 940:23] inst rvclkhdr_8 of rvclkhdr_8 @[lib.scala 390:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset rvclkhdr_8.io.clk <= clock @[lib.scala 392:18] rvclkhdr_8.io.en <= b_enable @[lib.scala 393:17] rvclkhdr_8.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1538 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1510 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when b_enable : @[Reg.scala 28:19] - _T_1538 <= _T_1537 @[Reg.scala 28:23] + _T_1510 <= _T_1509 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - b_ff1 <= _T_1538 @[exu_div_ctl.scala 941:9] + b_ff1 <= _T_1510 @[exu_div_ctl.scala 940:9] inst rvclkhdr_9 of rvclkhdr_9 @[lib.scala 390:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset rvclkhdr_9.io.clk <= clock @[lib.scala 392:18] rvclkhdr_9.io.en <= rq_enable @[lib.scala 393:17] rvclkhdr_9.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1539 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1511 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when rq_enable : @[Reg.scala 28:19] - _T_1539 <= r_in @[Reg.scala 28:23] + _T_1511 <= r_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - r_ff <= _T_1539 @[exu_div_ctl.scala 942:8] + r_ff <= _T_1511 @[exu_div_ctl.scala 941:8] inst rvclkhdr_10 of rvclkhdr_10 @[lib.scala 390:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset rvclkhdr_10.io.clk <= clock @[lib.scala 392:18] rvclkhdr_10.io.en <= rq_enable @[lib.scala 393:17] rvclkhdr_10.io.scan_mode <= UInt<1>("h00") @[lib.scala 394:24] - reg _T_1540 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_1512 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when rq_enable : @[Reg.scala 28:19] - _T_1540 <= q_in @[Reg.scala 28:23] + _T_1512 <= q_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - q_ff <= _T_1540 @[exu_div_ctl.scala 943:8] + q_ff <= _T_1512 @[exu_div_ctl.scala 942:8] diff --git a/exu_div_new_4bit_fullshortq.v b/exu_div_new_4bit_fullshortq.v index f7765cba..391b13ca 100644 --- a/exu_div_new_4bit_fullshortq.v +++ b/exu_div_new_4bit_fullshortq.v @@ -2,37 +2,37 @@ module exu_div_cls( input [32:0] io_operand, output [4:0] io_cls ); - wire _T_3 = io_operand[31:30] == 2'h1; // @[exu_div_ctl.scala 958:63] - wire _T_5 = io_operand[31:29] == 3'h1; // @[exu_div_ctl.scala 958:63] - wire _T_7 = io_operand[31:28] == 4'h1; // @[exu_div_ctl.scala 958:63] - wire _T_9 = io_operand[31:27] == 5'h1; // @[exu_div_ctl.scala 958:63] - wire _T_11 = io_operand[31:26] == 6'h1; // @[exu_div_ctl.scala 958:63] - wire _T_13 = io_operand[31:25] == 7'h1; // @[exu_div_ctl.scala 958:63] - wire _T_15 = io_operand[31:24] == 8'h1; // @[exu_div_ctl.scala 958:63] - wire _T_17 = io_operand[31:23] == 9'h1; // @[exu_div_ctl.scala 958:63] - wire _T_19 = io_operand[31:22] == 10'h1; // @[exu_div_ctl.scala 958:63] - wire _T_21 = io_operand[31:21] == 11'h1; // @[exu_div_ctl.scala 958:63] - wire _T_23 = io_operand[31:20] == 12'h1; // @[exu_div_ctl.scala 958:63] - wire _T_25 = io_operand[31:19] == 13'h1; // @[exu_div_ctl.scala 958:63] - wire _T_27 = io_operand[31:18] == 14'h1; // @[exu_div_ctl.scala 958:63] - wire _T_29 = io_operand[31:17] == 15'h1; // @[exu_div_ctl.scala 958:63] - wire _T_31 = io_operand[31:16] == 16'h1; // @[exu_div_ctl.scala 958:63] - wire _T_33 = io_operand[31:15] == 17'h1; // @[exu_div_ctl.scala 958:63] - wire _T_35 = io_operand[31:14] == 18'h1; // @[exu_div_ctl.scala 958:63] - wire _T_37 = io_operand[31:13] == 19'h1; // @[exu_div_ctl.scala 958:63] - wire _T_39 = io_operand[31:12] == 20'h1; // @[exu_div_ctl.scala 958:63] - wire _T_41 = io_operand[31:11] == 21'h1; // @[exu_div_ctl.scala 958:63] - wire _T_43 = io_operand[31:10] == 22'h1; // @[exu_div_ctl.scala 958:63] - wire _T_45 = io_operand[31:9] == 23'h1; // @[exu_div_ctl.scala 958:63] - wire _T_47 = io_operand[31:8] == 24'h1; // @[exu_div_ctl.scala 958:63] - wire _T_49 = io_operand[31:7] == 25'h1; // @[exu_div_ctl.scala 958:63] - wire _T_51 = io_operand[31:6] == 26'h1; // @[exu_div_ctl.scala 958:63] - wire _T_53 = io_operand[31:5] == 27'h1; // @[exu_div_ctl.scala 958:63] - wire _T_55 = io_operand[31:4] == 28'h1; // @[exu_div_ctl.scala 958:63] - wire _T_57 = io_operand[31:3] == 29'h1; // @[exu_div_ctl.scala 958:63] - wire _T_59 = io_operand[31:2] == 30'h1; // @[exu_div_ctl.scala 958:63] - wire _T_61 = io_operand[31:1] == 31'h1; // @[exu_div_ctl.scala 958:63] - wire _T_63 = io_operand[31:0] == 32'h1; // @[exu_div_ctl.scala 958:63] + wire _T_3 = io_operand[31:30] == 2'h1; // @[exu_div_ctl.scala 957:63] + wire _T_5 = io_operand[31:29] == 3'h1; // @[exu_div_ctl.scala 957:63] + wire _T_7 = io_operand[31:28] == 4'h1; // @[exu_div_ctl.scala 957:63] + wire _T_9 = io_operand[31:27] == 5'h1; // @[exu_div_ctl.scala 957:63] + wire _T_11 = io_operand[31:26] == 6'h1; // @[exu_div_ctl.scala 957:63] + wire _T_13 = io_operand[31:25] == 7'h1; // @[exu_div_ctl.scala 957:63] + wire _T_15 = io_operand[31:24] == 8'h1; // @[exu_div_ctl.scala 957:63] + wire _T_17 = io_operand[31:23] == 9'h1; // @[exu_div_ctl.scala 957:63] + wire _T_19 = io_operand[31:22] == 10'h1; // @[exu_div_ctl.scala 957:63] + wire _T_21 = io_operand[31:21] == 11'h1; // @[exu_div_ctl.scala 957:63] + wire _T_23 = io_operand[31:20] == 12'h1; // @[exu_div_ctl.scala 957:63] + wire _T_25 = io_operand[31:19] == 13'h1; // @[exu_div_ctl.scala 957:63] + wire _T_27 = io_operand[31:18] == 14'h1; // @[exu_div_ctl.scala 957:63] + wire _T_29 = io_operand[31:17] == 15'h1; // @[exu_div_ctl.scala 957:63] + wire _T_31 = io_operand[31:16] == 16'h1; // @[exu_div_ctl.scala 957:63] + wire _T_33 = io_operand[31:15] == 17'h1; // @[exu_div_ctl.scala 957:63] + wire _T_35 = io_operand[31:14] == 18'h1; // @[exu_div_ctl.scala 957:63] + wire _T_37 = io_operand[31:13] == 19'h1; // @[exu_div_ctl.scala 957:63] + wire _T_39 = io_operand[31:12] == 20'h1; // @[exu_div_ctl.scala 957:63] + wire _T_41 = io_operand[31:11] == 21'h1; // @[exu_div_ctl.scala 957:63] + wire _T_43 = io_operand[31:10] == 22'h1; // @[exu_div_ctl.scala 957:63] + wire _T_45 = io_operand[31:9] == 23'h1; // @[exu_div_ctl.scala 957:63] + wire _T_47 = io_operand[31:8] == 24'h1; // @[exu_div_ctl.scala 957:63] + wire _T_49 = io_operand[31:7] == 25'h1; // @[exu_div_ctl.scala 957:63] + wire _T_51 = io_operand[31:6] == 26'h1; // @[exu_div_ctl.scala 957:63] + wire _T_53 = io_operand[31:5] == 27'h1; // @[exu_div_ctl.scala 957:63] + wire _T_55 = io_operand[31:4] == 28'h1; // @[exu_div_ctl.scala 957:63] + wire _T_57 = io_operand[31:3] == 29'h1; // @[exu_div_ctl.scala 957:63] + wire _T_59 = io_operand[31:2] == 30'h1; // @[exu_div_ctl.scala 957:63] + wire _T_61 = io_operand[31:1] == 31'h1; // @[exu_div_ctl.scala 957:63] + wire _T_63 = io_operand[31:0] == 32'h1; // @[exu_div_ctl.scala 957:63] wire [1:0] _T_66 = _T_5 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_67 = _T_7 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] wire [2:0] _T_68 = _T_9 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] @@ -97,37 +97,37 @@ module exu_div_cls( wire [4:0] _T_124 = _T_123 | _T_93; // @[Mux.scala 27:72] wire [4:0] _T_125 = _T_124 | _T_94; // @[Mux.scala 27:72] wire [4:0] cls_zeros = _T_125 | _T_95; // @[Mux.scala 27:72] - wire _T_129 = io_operand[31:0] == 32'hffffffff; // @[exu_div_ctl.scala 960:25] - wire _T_137 = io_operand[31:29] == 3'h6; // @[exu_div_ctl.scala 961:76] - wire _T_142 = io_operand[31:28] == 4'he; // @[exu_div_ctl.scala 961:76] - wire _T_147 = io_operand[31:27] == 5'h1e; // @[exu_div_ctl.scala 961:76] - wire _T_152 = io_operand[31:26] == 6'h3e; // @[exu_div_ctl.scala 961:76] - wire _T_157 = io_operand[31:25] == 7'h7e; // @[exu_div_ctl.scala 961:76] - wire _T_162 = io_operand[31:24] == 8'hfe; // @[exu_div_ctl.scala 961:76] - wire _T_167 = io_operand[31:23] == 9'h1fe; // @[exu_div_ctl.scala 961:76] - wire _T_172 = io_operand[31:22] == 10'h3fe; // @[exu_div_ctl.scala 961:76] - wire _T_177 = io_operand[31:21] == 11'h7fe; // @[exu_div_ctl.scala 961:76] - wire _T_182 = io_operand[31:20] == 12'hffe; // @[exu_div_ctl.scala 961:76] - wire _T_187 = io_operand[31:19] == 13'h1ffe; // @[exu_div_ctl.scala 961:76] - wire _T_192 = io_operand[31:18] == 14'h3ffe; // @[exu_div_ctl.scala 961:76] - wire _T_197 = io_operand[31:17] == 15'h7ffe; // @[exu_div_ctl.scala 961:76] - wire _T_202 = io_operand[31:16] == 16'hfffe; // @[exu_div_ctl.scala 961:76] - wire _T_207 = io_operand[31:15] == 17'h1fffe; // @[exu_div_ctl.scala 961:76] - wire _T_212 = io_operand[31:14] == 18'h3fffe; // @[exu_div_ctl.scala 961:76] - wire _T_217 = io_operand[31:13] == 19'h7fffe; // @[exu_div_ctl.scala 961:76] - wire _T_222 = io_operand[31:12] == 20'hffffe; // @[exu_div_ctl.scala 961:76] - wire _T_227 = io_operand[31:11] == 21'h1ffffe; // @[exu_div_ctl.scala 961:76] - wire _T_232 = io_operand[31:10] == 22'h3ffffe; // @[exu_div_ctl.scala 961:76] - wire _T_237 = io_operand[31:9] == 23'h7ffffe; // @[exu_div_ctl.scala 961:76] - wire _T_242 = io_operand[31:8] == 24'hfffffe; // @[exu_div_ctl.scala 961:76] - wire _T_247 = io_operand[31:7] == 25'h1fffffe; // @[exu_div_ctl.scala 961:76] - wire _T_252 = io_operand[31:6] == 26'h3fffffe; // @[exu_div_ctl.scala 961:76] - wire _T_257 = io_operand[31:5] == 27'h7fffffe; // @[exu_div_ctl.scala 961:76] - wire _T_262 = io_operand[31:4] == 28'hffffffe; // @[exu_div_ctl.scala 961:76] - wire _T_267 = io_operand[31:3] == 29'h1ffffffe; // @[exu_div_ctl.scala 961:76] - wire _T_272 = io_operand[31:2] == 30'h3ffffffe; // @[exu_div_ctl.scala 961:76] - wire _T_277 = io_operand[31:1] == 31'h7ffffffe; // @[exu_div_ctl.scala 961:76] - wire _T_282 = io_operand[31:0] == 32'hfffffffe; // @[exu_div_ctl.scala 961:76] + wire _T_129 = io_operand[31:0] == 32'hffffffff; // @[exu_div_ctl.scala 959:25] + wire _T_137 = io_operand[31:29] == 3'h6; // @[exu_div_ctl.scala 960:76] + wire _T_142 = io_operand[31:28] == 4'he; // @[exu_div_ctl.scala 960:76] + wire _T_147 = io_operand[31:27] == 5'h1e; // @[exu_div_ctl.scala 960:76] + wire _T_152 = io_operand[31:26] == 6'h3e; // @[exu_div_ctl.scala 960:76] + wire _T_157 = io_operand[31:25] == 7'h7e; // @[exu_div_ctl.scala 960:76] + wire _T_162 = io_operand[31:24] == 8'hfe; // @[exu_div_ctl.scala 960:76] + wire _T_167 = io_operand[31:23] == 9'h1fe; // @[exu_div_ctl.scala 960:76] + wire _T_172 = io_operand[31:22] == 10'h3fe; // @[exu_div_ctl.scala 960:76] + wire _T_177 = io_operand[31:21] == 11'h7fe; // @[exu_div_ctl.scala 960:76] + wire _T_182 = io_operand[31:20] == 12'hffe; // @[exu_div_ctl.scala 960:76] + wire _T_187 = io_operand[31:19] == 13'h1ffe; // @[exu_div_ctl.scala 960:76] + wire _T_192 = io_operand[31:18] == 14'h3ffe; // @[exu_div_ctl.scala 960:76] + wire _T_197 = io_operand[31:17] == 15'h7ffe; // @[exu_div_ctl.scala 960:76] + wire _T_202 = io_operand[31:16] == 16'hfffe; // @[exu_div_ctl.scala 960:76] + wire _T_207 = io_operand[31:15] == 17'h1fffe; // @[exu_div_ctl.scala 960:76] + wire _T_212 = io_operand[31:14] == 18'h3fffe; // @[exu_div_ctl.scala 960:76] + wire _T_217 = io_operand[31:13] == 19'h7fffe; // @[exu_div_ctl.scala 960:76] + wire _T_222 = io_operand[31:12] == 20'hffffe; // @[exu_div_ctl.scala 960:76] + wire _T_227 = io_operand[31:11] == 21'h1ffffe; // @[exu_div_ctl.scala 960:76] + wire _T_232 = io_operand[31:10] == 22'h3ffffe; // @[exu_div_ctl.scala 960:76] + wire _T_237 = io_operand[31:9] == 23'h7ffffe; // @[exu_div_ctl.scala 960:76] + wire _T_242 = io_operand[31:8] == 24'hfffffe; // @[exu_div_ctl.scala 960:76] + wire _T_247 = io_operand[31:7] == 25'h1fffffe; // @[exu_div_ctl.scala 960:76] + wire _T_252 = io_operand[31:6] == 26'h3fffffe; // @[exu_div_ctl.scala 960:76] + wire _T_257 = io_operand[31:5] == 27'h7fffffe; // @[exu_div_ctl.scala 960:76] + wire _T_262 = io_operand[31:4] == 28'hffffffe; // @[exu_div_ctl.scala 960:76] + wire _T_267 = io_operand[31:3] == 29'h1ffffffe; // @[exu_div_ctl.scala 960:76] + wire _T_272 = io_operand[31:2] == 30'h3ffffffe; // @[exu_div_ctl.scala 960:76] + wire _T_277 = io_operand[31:1] == 31'h7ffffffe; // @[exu_div_ctl.scala 960:76] + wire _T_282 = io_operand[31:0] == 32'hfffffffe; // @[exu_div_ctl.scala 960:76] wire [1:0] _T_286 = _T_142 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_287 = _T_147 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] wire [2:0] _T_288 = _T_152 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] @@ -190,8 +190,8 @@ module exu_div_cls( wire [4:0] _T_342 = _T_341 | _T_312; // @[Mux.scala 27:72] wire [4:0] _T_343 = _T_342 | _T_313; // @[Mux.scala 27:72] wire [4:0] _T_344 = _T_343 | _T_314; // @[Mux.scala 27:72] - wire [4:0] cls_ones = _T_129 ? 5'h1f : _T_344; // @[exu_div_ctl.scala 960:44] - assign io_cls = io_operand[32] ? cls_ones : cls_zeros; // @[exu_div_ctl.scala 962:10] + wire [4:0] cls_ones = _T_129 ? 5'h1f : _T_344; // @[exu_div_ctl.scala 959:44] + assign io_cls = io_operand[32] ? cls_ones : cls_zeros; // @[exu_div_ctl.scala 961:10] endmodule module rvclkhdr( input io_clk, @@ -237,10 +237,10 @@ module exu_div_new_4bit_fullshortq( reg [63:0] _RAND_9; reg [31:0] _RAND_10; `endif // RANDOMIZE_REG_INIT - wire [32:0] a_enc_io_operand; // @[exu_div_ctl.scala 917:21] - wire [4:0] a_enc_io_cls; // @[exu_div_ctl.scala 917:21] - wire [32:0] b_enc_io_operand; // @[exu_div_ctl.scala 920:21] - wire [4:0] b_enc_io_cls; // @[exu_div_ctl.scala 920:21] + wire [32:0] a_enc_io_operand; // @[exu_div_ctl.scala 916:21] + wire [4:0] a_enc_io_cls; // @[exu_div_ctl.scala 916:21] + wire [32:0] b_enc_io_operand; // @[exu_div_ctl.scala 919:21] + wire [4:0] b_enc_io_cls; // @[exu_div_ctl.scala 919:21] wire rvclkhdr_io_clk; // @[lib.scala 390:23] wire rvclkhdr_io_en; // @[lib.scala 390:23] wire rvclkhdr_1_io_clk; // @[lib.scala 390:23] @@ -318,17 +318,17 @@ module exu_div_new_4bit_fullshortq( wire _T_54 = ~finish_ff; // @[exu_div_ctl.scala 787:69] wire _T_55 = _T_53 & _T_54; // @[exu_div_ctl.scala 787:67] wire _T_57 = _T_55 & _T; // @[exu_div_ctl.scala 787:80] - wire [6:0] _T_1404 = {1'h0,1'h0,b_enc_io_cls}; // @[Cat.scala 29:58] - wire [6:0] _T_1405 = {1'h0,1'h0,a_enc_io_cls}; // @[Cat.scala 29:58] - wire [6:0] _T_1407 = _T_1404 - _T_1405; // @[exu_div_ctl.scala 925:41] - wire [6:0] dw_shortq_raw = _T_1407 + 7'h1; // @[exu_div_ctl.scala 925:61] - wire [5:0] shortq = dw_shortq_raw[6] ? 6'h0 : dw_shortq_raw[5:0]; // @[exu_div_ctl.scala 926:19] - wire _T_1413 = ~shortq[5]; // @[exu_div_ctl.scala 927:31] - wire _T_1414 = valid_ff & _T_1413; // @[exu_div_ctl.scala 927:29] - wire _T_1416 = shortq[4:2] == 3'h7; // @[exu_div_ctl.scala 927:58] - wire _T_1417 = ~_T_1416; // @[exu_div_ctl.scala 927:44] - wire _T_1418 = _T_1414 & _T_1417; // @[exu_div_ctl.scala 927:42] - wire shortq_enable = _T_1418 & _T; // @[exu_div_ctl.scala 927:73] + wire [6:0] _T_1376 = {1'h0,1'h0,b_enc_io_cls}; // @[Cat.scala 29:58] + wire [6:0] _T_1377 = {1'h0,1'h0,a_enc_io_cls}; // @[Cat.scala 29:58] + wire [6:0] _T_1379 = _T_1376 - _T_1377; // @[exu_div_ctl.scala 924:41] + wire [6:0] dw_shortq_raw = _T_1379 + 7'h1; // @[exu_div_ctl.scala 924:61] + wire [5:0] shortq = dw_shortq_raw[6] ? 6'h0 : dw_shortq_raw[5:0]; // @[exu_div_ctl.scala 925:19] + wire _T_1385 = ~shortq[5]; // @[exu_div_ctl.scala 926:31] + wire _T_1386 = valid_ff & _T_1385; // @[exu_div_ctl.scala 926:29] + wire _T_1388 = shortq[4:2] == 3'h7; // @[exu_div_ctl.scala 926:58] + wire _T_1389 = ~_T_1388; // @[exu_div_ctl.scala 926:44] + wire _T_1390 = _T_1386 & _T_1389; // @[exu_div_ctl.scala 926:42] + wire shortq_enable = _T_1390 & _T; // @[exu_div_ctl.scala 926:73] wire _T_58 = ~shortq_enable; // @[exu_div_ctl.scala 787:95] wire count_enable = _T_57 & _T_58; // @[exu_div_ctl.scala 787:93] wire [6:0] _T_60 = count_enable ? 7'h7f : 7'h0; // @[Bitwise.scala 72:12] @@ -360,12 +360,12 @@ module exu_div_new_4bit_fullshortq( reg [32:0] r_ff; // @[Reg.scala 27:20] wire [37:0] _T_287 = {r_ff[32],r_ff,a_ff[31:28]}; // @[Cat.scala 29:58] wire [37:0] _T_289 = {b_ff[34:0],3'h0}; // @[Cat.scala 29:58] - wire [37:0] _T_291 = _T_287 + _T_289; // @[exu_div_ctl.scala 814:58] + wire [37:0] _T_291 = _T_287 + _T_289; // @[exu_div_ctl.scala 813:58] wire [37:0] _T_293 = {b_ff[35:0],2'h0}; // @[Cat.scala 29:58] - wire [37:0] _T_295 = _T_291 + _T_293; // @[exu_div_ctl.scala 814:85] + wire [37:0] _T_295 = _T_291 + _T_293; // @[exu_div_ctl.scala 813:85] wire [37:0] _T_297 = {b_ff[36:0],1'h0}; // @[Cat.scala 29:58] - wire [37:0] _T_299 = _T_295 + _T_297; // @[exu_div_ctl.scala 814:112] - wire [37:0] adder15_out = _T_299 + b_ff; // @[exu_div_ctl.scala 814:134] + wire [37:0] _T_299 = _T_295 + _T_297; // @[exu_div_ctl.scala 813:112] + wire [37:0] adder15_out = _T_299 + b_ff; // @[exu_div_ctl.scala 813:134] wire _T_302 = ~adder15_out[37]; // @[exu_div_ctl.scala 816:6] wire _T_303 = _T_302 ^ control_ff[2]; // @[exu_div_ctl.scala 816:23] wire _T_305 = a_ff[27:0] == 28'h0; // @[exu_div_ctl.scala 816:58] @@ -377,7 +377,7 @@ module exu_div_new_4bit_fullshortq( wire _T_314 = _T_299 == 38'h0; // @[exu_div_ctl.scala 817:82] wire _T_315 = _T_305 & _T_314; // @[exu_div_ctl.scala 817:67] wire _T_316 = _T_311 | _T_315; // @[exu_div_ctl.scala 817:43] - wire [37:0] adder13_out = _T_295 + b_ff; // @[exu_div_ctl.scala 812:112] + wire [37:0] adder13_out = _T_295 + b_ff; // @[exu_div_ctl.scala 811:112] wire _T_318 = ~adder13_out[37]; // @[exu_div_ctl.scala 818:6] wire _T_319 = _T_318 ^ control_ff[2]; // @[exu_div_ctl.scala 818:23] wire _T_322 = adder13_out == 38'h0; // @[exu_div_ctl.scala 818:82] @@ -388,8 +388,8 @@ module exu_div_new_4bit_fullshortq( wire _T_330 = _T_295 == 38'h0; // @[exu_div_ctl.scala 819:82] wire _T_331 = _T_305 & _T_330; // @[exu_div_ctl.scala 819:67] wire _T_332 = _T_327 | _T_331; // @[exu_div_ctl.scala 819:43] - wire [37:0] _T_239 = _T_291 + _T_297; // @[exu_div_ctl.scala 810:85] - wire [37:0] adder11_out = _T_239 + b_ff; // @[exu_div_ctl.scala 810:107] + wire [37:0] _T_239 = _T_291 + _T_297; // @[exu_div_ctl.scala 809:85] + wire [37:0] adder11_out = _T_239 + b_ff; // @[exu_div_ctl.scala 809:107] wire _T_334 = ~adder11_out[37]; // @[exu_div_ctl.scala 820:6] wire _T_335 = _T_334 ^ control_ff[2]; // @[exu_div_ctl.scala 820:23] wire _T_338 = adder11_out == 38'h0; // @[exu_div_ctl.scala 820:82] @@ -400,7 +400,7 @@ module exu_div_new_4bit_fullshortq( wire _T_346 = _T_239 == 38'h0; // @[exu_div_ctl.scala 821:82] wire _T_347 = _T_305 & _T_346; // @[exu_div_ctl.scala 821:67] wire _T_348 = _T_343 | _T_347; // @[exu_div_ctl.scala 821:43] - wire [37:0] adder9_out = _T_291 + b_ff; // @[exu_div_ctl.scala 808:85] + wire [37:0] adder9_out = _T_291 + b_ff; // @[exu_div_ctl.scala 807:85] wire _T_350 = ~adder9_out[37]; // @[exu_div_ctl.scala 822:6] wire _T_351 = _T_350 ^ control_ff[2]; // @[exu_div_ctl.scala 822:22] wire _T_354 = adder9_out == 38'h0; // @[exu_div_ctl.scala 822:80] @@ -411,9 +411,9 @@ module exu_div_new_4bit_fullshortq( wire _T_362 = _T_291 == 38'h0; // @[exu_div_ctl.scala 823:80] wire _T_363 = _T_305 & _T_362; // @[exu_div_ctl.scala 823:66] wire _T_364 = _T_359 | _T_363; // @[exu_div_ctl.scala 823:42] - wire [37:0] _T_191 = _T_287 + _T_293; // @[exu_div_ctl.scala 806:57] - wire [37:0] _T_195 = _T_191 + _T_297; // @[exu_div_ctl.scala 806:84] - wire [37:0] adder7_out = _T_195 + b_ff; // @[exu_div_ctl.scala 806:106] + wire [37:0] _T_191 = _T_287 + _T_293; // @[exu_div_ctl.scala 805:58] + wire [37:0] _T_195 = _T_191 + _T_297; // @[exu_div_ctl.scala 805:85] + wire [37:0] adder7_out = _T_195 + b_ff; // @[exu_div_ctl.scala 805:107] wire _T_366 = ~adder7_out[37]; // @[exu_div_ctl.scala 824:6] wire _T_367 = _T_366 ^ control_ff[2]; // @[exu_div_ctl.scala 824:22] wire _T_370 = adder7_out == 38'h0; // @[exu_div_ctl.scala 824:80] @@ -424,7 +424,7 @@ module exu_div_new_4bit_fullshortq( wire _T_378 = _T_195 == 38'h0; // @[exu_div_ctl.scala 825:80] wire _T_379 = _T_305 & _T_378; // @[exu_div_ctl.scala 825:66] wire _T_380 = _T_375 | _T_379; // @[exu_div_ctl.scala 825:42] - wire [37:0] adder5_out = _T_191 + b_ff; // @[exu_div_ctl.scala 804:84] + wire [37:0] adder5_out = _T_191 + b_ff; // @[exu_div_ctl.scala 803:85] wire _T_382 = ~adder5_out[37]; // @[exu_div_ctl.scala 826:6] wire _T_383 = _T_382 ^ control_ff[2]; // @[exu_div_ctl.scala 826:22] wire _T_386 = adder5_out == 38'h0; // @[exu_div_ctl.scala 826:80] @@ -437,8 +437,8 @@ module exu_div_new_4bit_fullshortq( wire _T_396 = _T_391 | _T_395; // @[exu_div_ctl.scala 827:42] wire [36:0] _T_146 = {r_ff,a_ff[31:28]}; // @[Cat.scala 29:58] wire [36:0] _T_148 = {b_ff[35:0],1'h0}; // @[Cat.scala 29:58] - wire [36:0] _T_150 = _T_146 + _T_148; // @[exu_div_ctl.scala 802:48] - wire [36:0] adder3_out = _T_150 + b_ff[36:0]; // @[exu_div_ctl.scala 802:70] + wire [36:0] _T_150 = _T_146 + _T_148; // @[exu_div_ctl.scala 801:48] + wire [36:0] adder3_out = _T_150 + b_ff[36:0]; // @[exu_div_ctl.scala 801:70] wire _T_398 = ~adder3_out[36]; // @[exu_div_ctl.scala 828:6] wire _T_399 = _T_398 ^ control_ff[2]; // @[exu_div_ctl.scala 828:22] wire _T_402 = adder3_out == 37'h0; // @[exu_div_ctl.scala 828:80] @@ -446,14 +446,14 @@ module exu_div_new_4bit_fullshortq( wire _T_404 = _T_399 | _T_403; // @[exu_div_ctl.scala 828:42] wire [35:0] _T_140 = {r_ff[31:0],a_ff[31:28]}; // @[Cat.scala 29:58] wire [35:0] _T_142 = {b_ff[34:0],1'h0}; // @[Cat.scala 29:58] - wire [35:0] adder2_out = _T_140 + _T_142; // @[exu_div_ctl.scala 801:48] + wire [35:0] adder2_out = _T_140 + _T_142; // @[exu_div_ctl.scala 800:48] wire _T_406 = ~adder2_out[35]; // @[exu_div_ctl.scala 829:6] wire _T_407 = _T_406 ^ control_ff[2]; // @[exu_div_ctl.scala 829:22] wire _T_410 = adder2_out == 36'h0; // @[exu_div_ctl.scala 829:80] wire _T_411 = _T_305 & _T_410; // @[exu_div_ctl.scala 829:66] wire _T_412 = _T_407 | _T_411; // @[exu_div_ctl.scala 829:42] wire [34:0] _T_135 = {r_ff[30:0],a_ff[31:28]}; // @[Cat.scala 29:58] - wire [34:0] adder1_out = _T_135 + b_ff[34:0]; // @[exu_div_ctl.scala 800:48] + wire [34:0] adder1_out = _T_135 + b_ff[34:0]; // @[exu_div_ctl.scala 799:48] wire _T_414 = ~adder1_out[34]; // @[exu_div_ctl.scala 830:6] wire _T_415 = _T_414 ^ control_ff[2]; // @[exu_div_ctl.scala 830:22] wire _T_418 = adder1_out == 35'h0; // @[exu_div_ctl.scala 830:80] @@ -461,57 +461,49 @@ module exu_div_new_4bit_fullshortq( wire _T_420 = _T_415 | _T_419; // @[exu_div_ctl.scala 830:42] wire [7:0] _T_427 = {_T_372,_T_380,_T_388,_T_396,_T_404,_T_412,_T_420,1'h0}; // @[Cat.scala 29:58] wire [15:0] quotient_raw = {_T_308,_T_316,_T_324,_T_332,_T_340,_T_348,_T_356,_T_364,_T_427}; // @[Cat.scala 29:58] - wire _T_441 = quotient_raw[15:8] == 8'h1; // @[exu_div_ctl.scala 833:76] - wire _T_446 = quotient_raw[15:9] == 7'h1; // @[exu_div_ctl.scala 833:76] - wire _T_479 = _T_441 | _T_446; // @[Mux.scala 27:72] - wire _T_451 = quotient_raw[15:10] == 6'h1; // @[exu_div_ctl.scala 833:76] - wire _T_480 = _T_479 | _T_451; // @[Mux.scala 27:72] - wire _T_456 = quotient_raw[15:11] == 5'h1; // @[exu_div_ctl.scala 833:76] - wire _T_481 = _T_480 | _T_456; // @[Mux.scala 27:72] - wire _T_461 = quotient_raw[15:12] == 4'h1; // @[exu_div_ctl.scala 833:76] - wire _T_482 = _T_481 | _T_461; // @[Mux.scala 27:72] - wire _T_466 = quotient_raw[15:13] == 3'h1; // @[exu_div_ctl.scala 833:76] - wire _T_483 = _T_482 | _T_466; // @[Mux.scala 27:72] - wire _T_470 = quotient_raw[15:14] == 2'h1; // @[exu_div_ctl.scala 833:76] - wire _T_484 = _T_483 | _T_470; // @[Mux.scala 27:72] - wire _T_486 = quotient_raw[15] | _T_484; // @[exu_div_ctl.scala 833:31] - wire _T_490 = quotient_raw[15:4] == 12'h0; // @[exu_div_ctl.scala 835:26] - wire _T_494 = quotient_raw[15:5] == 11'h0; // @[exu_div_ctl.scala 835:77] - wire _T_495 = _T_490 | _T_494; // @[exu_div_ctl.scala 835:54] - wire _T_499 = quotient_raw[15:6] == 10'h0; // @[exu_div_ctl.scala 835:128] - wire _T_500 = _T_495 | _T_499; // @[exu_div_ctl.scala 835:105] - wire _T_504 = quotient_raw[15:7] == 9'h0; // @[exu_div_ctl.scala 836:28] - wire _T_505 = _T_500 | _T_504; // @[exu_div_ctl.scala 835:155] - wire _T_509 = quotient_raw[15:12] == 4'h0; // @[exu_div_ctl.scala 836:76] - wire _T_510 = _T_505 | _T_509; // @[exu_div_ctl.scala 836:53] - wire _T_514 = quotient_raw[15:13] == 3'h0; // @[exu_div_ctl.scala 836:119] - wire _T_515 = _T_510 | _T_514; // @[exu_div_ctl.scala 836:96] - wire _T_519 = quotient_raw[15:14] == 2'h0; // @[exu_div_ctl.scala 837:28] - wire _T_520 = _T_515 | _T_519; // @[exu_div_ctl.scala 836:138] - wire _T_523 = _T_520 | quotient_raw[15]; // @[exu_div_ctl.scala 837:46] - wire _T_527 = quotient_raw[15:2] == 14'h0; // @[exu_div_ctl.scala 839:26] - wire _T_531 = quotient_raw[15:3] == 13'h0; // @[exu_div_ctl.scala 839:79] - wire _T_532 = _T_527 | _T_531; // @[exu_div_ctl.scala 839:56] - wire _T_537 = _T_532 | _T_499; // @[exu_div_ctl.scala 839:109] - wire _T_542 = _T_537 | _T_504; // @[exu_div_ctl.scala 839:159] - wire _T_546 = quotient_raw[15:10] == 6'h0; // @[exu_div_ctl.scala 840:79] - wire _T_547 = _T_542 | _T_546; // @[exu_div_ctl.scala 840:56] - wire _T_551 = quotient_raw[15:11] == 5'h0; // @[exu_div_ctl.scala 840:124] - wire _T_552 = _T_547 | _T_551; // @[exu_div_ctl.scala 840:101] - wire _T_557 = _T_552 | _T_519; // @[exu_div_ctl.scala 840:145] - wire _T_560 = _T_557 | quotient_raw[15]; // @[exu_div_ctl.scala 841:48] - wire _T_566 = quotient_raw[15:1] == 15'h1; // @[exu_div_ctl.scala 843:81] - wire _T_571 = quotient_raw[15:3] == 13'h1; // @[exu_div_ctl.scala 843:81] - wire _T_605 = _T_566 | _T_571; // @[Mux.scala 27:72] - wire _T_576 = quotient_raw[15:5] == 11'h1; // @[exu_div_ctl.scala 843:81] - wire _T_606 = _T_605 | _T_576; // @[Mux.scala 27:72] - wire _T_581 = quotient_raw[15:7] == 9'h1; // @[exu_div_ctl.scala 843:81] - wire _T_607 = _T_606 | _T_581; // @[Mux.scala 27:72] - wire _T_608 = _T_607 | _T_446; // @[Mux.scala 27:72] - wire _T_609 = _T_608 | _T_456; // @[Mux.scala 27:72] - wire _T_610 = _T_609 | _T_466; // @[Mux.scala 27:72] - wire _T_612 = quotient_raw[15] | _T_610; // @[exu_div_ctl.scala 843:31] - wire [3:0] quotient_new = {_T_486,_T_523,_T_560,_T_612}; // @[Cat.scala 29:58] + wire _T_439 = quotient_raw[15:8] == 8'h1; // @[exu_div_ctl.scala 833:49] + wire _T_444 = quotient_raw[15:9] == 7'h1; // @[exu_div_ctl.scala 833:49] + wire _T_477 = _T_439 | _T_444; // @[Mux.scala 27:72] + wire _T_449 = quotient_raw[15:10] == 6'h1; // @[exu_div_ctl.scala 833:49] + wire _T_478 = _T_477 | _T_449; // @[Mux.scala 27:72] + wire _T_454 = quotient_raw[15:11] == 5'h1; // @[exu_div_ctl.scala 833:49] + wire _T_479 = _T_478 | _T_454; // @[Mux.scala 27:72] + wire _T_459 = quotient_raw[15:12] == 4'h1; // @[exu_div_ctl.scala 833:49] + wire _T_480 = _T_479 | _T_459; // @[Mux.scala 27:72] + wire _T_464 = quotient_raw[15:13] == 3'h1; // @[exu_div_ctl.scala 833:49] + wire _T_481 = _T_480 | _T_464; // @[Mux.scala 27:72] + wire _T_468 = quotient_raw[15:14] == 2'h1; // @[exu_div_ctl.scala 833:49] + wire _T_482 = _T_481 | _T_468; // @[Mux.scala 27:72] + wire _T_486 = _T_482 | quotient_raw[15]; // @[exu_div_ctl.scala 833:94] + wire _T_488 = quotient_raw[15:4] == 12'h1; // @[exu_div_ctl.scala 835:26] + wire _T_490 = quotient_raw[15:5] == 11'h1; // @[exu_div_ctl.scala 835:77] + wire _T_491 = _T_488 | _T_490; // @[exu_div_ctl.scala 835:54] + wire _T_493 = quotient_raw[15:6] == 10'h1; // @[exu_div_ctl.scala 835:128] + wire _T_494 = _T_491 | _T_493; // @[exu_div_ctl.scala 835:105] + wire _T_496 = quotient_raw[15:7] == 9'h1; // @[exu_div_ctl.scala 836:28] + wire _T_497 = _T_494 | _T_496; // @[exu_div_ctl.scala 835:155] + wire _T_500 = _T_497 | _T_459; // @[exu_div_ctl.scala 836:53] + wire _T_503 = _T_500 | _T_464; // @[exu_div_ctl.scala 836:96] + wire _T_506 = _T_503 | _T_468; // @[exu_div_ctl.scala 836:138] + wire _T_509 = _T_506 | quotient_raw[15]; // @[exu_div_ctl.scala 837:46] + wire _T_511 = quotient_raw[15:2] == 14'h1; // @[exu_div_ctl.scala 839:26] + wire _T_513 = quotient_raw[15:3] == 13'h1; // @[exu_div_ctl.scala 839:79] + wire _T_514 = _T_511 | _T_513; // @[exu_div_ctl.scala 839:56] + wire _T_517 = _T_514 | _T_493; // @[exu_div_ctl.scala 839:109] + wire _T_520 = _T_517 | _T_496; // @[exu_div_ctl.scala 839:159] + wire _T_523 = _T_520 | _T_449; // @[exu_div_ctl.scala 840:55] + wire _T_526 = _T_523 | _T_454; // @[exu_div_ctl.scala 840:100] + wire _T_529 = _T_526 | _T_468; // @[exu_div_ctl.scala 840:144] + wire _T_532 = _T_529 | quotient_raw[15]; // @[exu_div_ctl.scala 841:48] + wire _T_536 = quotient_raw[15:1] == 15'h1; // @[exu_div_ctl.scala 843:54] + wire _T_575 = _T_536 | _T_513; // @[Mux.scala 27:72] + wire _T_576 = _T_575 | _T_490; // @[Mux.scala 27:72] + wire _T_577 = _T_576 | _T_496; // @[Mux.scala 27:72] + wire _T_578 = _T_577 | _T_444; // @[Mux.scala 27:72] + wire _T_579 = _T_578 | _T_454; // @[Mux.scala 27:72] + wire _T_580 = _T_579 | _T_464; // @[Mux.scala 27:72] + wire _T_584 = _T_580 | quotient_raw[15]; // @[exu_div_ctl.scala 843:99] + wire [3:0] quotient_new = {_T_486,_T_509,_T_532,_T_584}; // @[Cat.scala 29:58] wire _T_85 = quotient_new == 4'h0; // @[exu_div_ctl.scala 798:71] wire _T_86 = running_state & _T_85; // @[exu_div_ctl.scala 798:55] wire r_adder_sel_0 = _T_86 & _T_66; // @[exu_div_ctl.scala 798:85] @@ -561,395 +553,395 @@ module exu_div_new_4bit_fullshortq( wire _T_131 = running_state & _T_130; // @[exu_div_ctl.scala 798:55] wire r_adder_sel_15 = _T_131 & _T_66; // @[exu_div_ctl.scala 798:85] reg [31:0] q_ff; // @[Reg.scala 27:20] - wire [31:0] _T_617 = twos_comp_q_sel ? q_ff : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_618 = b_twos_comp ? b_ff[31:0] : 32'h0; // @[Mux.scala 27:72] - wire [31:0] twos_comp_in = _T_617 | _T_618; // @[Mux.scala 27:72] - wire _T_622 = |twos_comp_in[0]; // @[lib.scala 428:35] - wire _T_624 = ~twos_comp_in[1]; // @[lib.scala 428:40] - wire _T_626 = _T_622 ? _T_624 : twos_comp_in[1]; // @[lib.scala 428:23] - wire _T_628 = |twos_comp_in[1:0]; // @[lib.scala 428:35] - wire _T_630 = ~twos_comp_in[2]; // @[lib.scala 428:40] - wire _T_632 = _T_628 ? _T_630 : twos_comp_in[2]; // @[lib.scala 428:23] - wire _T_634 = |twos_comp_in[2:0]; // @[lib.scala 428:35] - wire _T_636 = ~twos_comp_in[3]; // @[lib.scala 428:40] - wire _T_638 = _T_634 ? _T_636 : twos_comp_in[3]; // @[lib.scala 428:23] - wire _T_640 = |twos_comp_in[3:0]; // @[lib.scala 428:35] - wire _T_642 = ~twos_comp_in[4]; // @[lib.scala 428:40] - wire _T_644 = _T_640 ? _T_642 : twos_comp_in[4]; // @[lib.scala 428:23] - wire _T_646 = |twos_comp_in[4:0]; // @[lib.scala 428:35] - wire _T_648 = ~twos_comp_in[5]; // @[lib.scala 428:40] - wire _T_650 = _T_646 ? _T_648 : twos_comp_in[5]; // @[lib.scala 428:23] - wire _T_652 = |twos_comp_in[5:0]; // @[lib.scala 428:35] - wire _T_654 = ~twos_comp_in[6]; // @[lib.scala 428:40] - wire _T_656 = _T_652 ? _T_654 : twos_comp_in[6]; // @[lib.scala 428:23] - wire _T_658 = |twos_comp_in[6:0]; // @[lib.scala 428:35] - wire _T_660 = ~twos_comp_in[7]; // @[lib.scala 428:40] - wire _T_662 = _T_658 ? _T_660 : twos_comp_in[7]; // @[lib.scala 428:23] - wire _T_664 = |twos_comp_in[7:0]; // @[lib.scala 428:35] - wire _T_666 = ~twos_comp_in[8]; // @[lib.scala 428:40] - wire _T_668 = _T_664 ? _T_666 : twos_comp_in[8]; // @[lib.scala 428:23] - wire _T_670 = |twos_comp_in[8:0]; // @[lib.scala 428:35] - wire _T_672 = ~twos_comp_in[9]; // @[lib.scala 428:40] - wire _T_674 = _T_670 ? _T_672 : twos_comp_in[9]; // @[lib.scala 428:23] - wire _T_676 = |twos_comp_in[9:0]; // @[lib.scala 428:35] - wire _T_678 = ~twos_comp_in[10]; // @[lib.scala 428:40] - wire _T_680 = _T_676 ? _T_678 : twos_comp_in[10]; // @[lib.scala 428:23] - wire _T_682 = |twos_comp_in[10:0]; // @[lib.scala 428:35] - wire _T_684 = ~twos_comp_in[11]; // @[lib.scala 428:40] - wire _T_686 = _T_682 ? _T_684 : twos_comp_in[11]; // @[lib.scala 428:23] - wire _T_688 = |twos_comp_in[11:0]; // @[lib.scala 428:35] - wire _T_690 = ~twos_comp_in[12]; // @[lib.scala 428:40] - wire _T_692 = _T_688 ? _T_690 : twos_comp_in[12]; // @[lib.scala 428:23] - wire _T_694 = |twos_comp_in[12:0]; // @[lib.scala 428:35] - wire _T_696 = ~twos_comp_in[13]; // @[lib.scala 428:40] - wire _T_698 = _T_694 ? _T_696 : twos_comp_in[13]; // @[lib.scala 428:23] - wire _T_700 = |twos_comp_in[13:0]; // @[lib.scala 428:35] - wire _T_702 = ~twos_comp_in[14]; // @[lib.scala 428:40] - wire _T_704 = _T_700 ? _T_702 : twos_comp_in[14]; // @[lib.scala 428:23] - wire _T_706 = |twos_comp_in[14:0]; // @[lib.scala 428:35] - wire _T_708 = ~twos_comp_in[15]; // @[lib.scala 428:40] - wire _T_710 = _T_706 ? _T_708 : twos_comp_in[15]; // @[lib.scala 428:23] - wire _T_712 = |twos_comp_in[15:0]; // @[lib.scala 428:35] - wire _T_714 = ~twos_comp_in[16]; // @[lib.scala 428:40] - wire _T_716 = _T_712 ? _T_714 : twos_comp_in[16]; // @[lib.scala 428:23] - wire _T_718 = |twos_comp_in[16:0]; // @[lib.scala 428:35] - wire _T_720 = ~twos_comp_in[17]; // @[lib.scala 428:40] - wire _T_722 = _T_718 ? _T_720 : twos_comp_in[17]; // @[lib.scala 428:23] - wire _T_724 = |twos_comp_in[17:0]; // @[lib.scala 428:35] - wire _T_726 = ~twos_comp_in[18]; // @[lib.scala 428:40] - wire _T_728 = _T_724 ? _T_726 : twos_comp_in[18]; // @[lib.scala 428:23] - wire _T_730 = |twos_comp_in[18:0]; // @[lib.scala 428:35] - wire _T_732 = ~twos_comp_in[19]; // @[lib.scala 428:40] - wire _T_734 = _T_730 ? _T_732 : twos_comp_in[19]; // @[lib.scala 428:23] - wire _T_736 = |twos_comp_in[19:0]; // @[lib.scala 428:35] - wire _T_738 = ~twos_comp_in[20]; // @[lib.scala 428:40] - wire _T_740 = _T_736 ? _T_738 : twos_comp_in[20]; // @[lib.scala 428:23] - wire _T_742 = |twos_comp_in[20:0]; // @[lib.scala 428:35] - wire _T_744 = ~twos_comp_in[21]; // @[lib.scala 428:40] - wire _T_746 = _T_742 ? _T_744 : twos_comp_in[21]; // @[lib.scala 428:23] - wire _T_748 = |twos_comp_in[21:0]; // @[lib.scala 428:35] - wire _T_750 = ~twos_comp_in[22]; // @[lib.scala 428:40] - wire _T_752 = _T_748 ? _T_750 : twos_comp_in[22]; // @[lib.scala 428:23] - wire _T_754 = |twos_comp_in[22:0]; // @[lib.scala 428:35] - wire _T_756 = ~twos_comp_in[23]; // @[lib.scala 428:40] - wire _T_758 = _T_754 ? _T_756 : twos_comp_in[23]; // @[lib.scala 428:23] - wire _T_760 = |twos_comp_in[23:0]; // @[lib.scala 428:35] - wire _T_762 = ~twos_comp_in[24]; // @[lib.scala 428:40] - wire _T_764 = _T_760 ? _T_762 : twos_comp_in[24]; // @[lib.scala 428:23] - wire _T_766 = |twos_comp_in[24:0]; // @[lib.scala 428:35] - wire _T_768 = ~twos_comp_in[25]; // @[lib.scala 428:40] - wire _T_770 = _T_766 ? _T_768 : twos_comp_in[25]; // @[lib.scala 428:23] - wire _T_772 = |twos_comp_in[25:0]; // @[lib.scala 428:35] - wire _T_774 = ~twos_comp_in[26]; // @[lib.scala 428:40] - wire _T_776 = _T_772 ? _T_774 : twos_comp_in[26]; // @[lib.scala 428:23] - wire _T_778 = |twos_comp_in[26:0]; // @[lib.scala 428:35] - wire _T_780 = ~twos_comp_in[27]; // @[lib.scala 428:40] - wire _T_782 = _T_778 ? _T_780 : twos_comp_in[27]; // @[lib.scala 428:23] - wire _T_784 = |twos_comp_in[27:0]; // @[lib.scala 428:35] - wire _T_786 = ~twos_comp_in[28]; // @[lib.scala 428:40] - wire _T_788 = _T_784 ? _T_786 : twos_comp_in[28]; // @[lib.scala 428:23] - wire _T_790 = |twos_comp_in[28:0]; // @[lib.scala 428:35] - wire _T_792 = ~twos_comp_in[29]; // @[lib.scala 428:40] - wire _T_794 = _T_790 ? _T_792 : twos_comp_in[29]; // @[lib.scala 428:23] - wire _T_796 = |twos_comp_in[29:0]; // @[lib.scala 428:35] - wire _T_798 = ~twos_comp_in[30]; // @[lib.scala 428:40] - wire _T_800 = _T_796 ? _T_798 : twos_comp_in[30]; // @[lib.scala 428:23] - wire _T_802 = |twos_comp_in[30:0]; // @[lib.scala 428:35] - wire _T_804 = ~twos_comp_in[31]; // @[lib.scala 428:40] - wire _T_806 = _T_802 ? _T_804 : twos_comp_in[31]; // @[lib.scala 428:23] - wire [6:0] _T_812 = {_T_662,_T_656,_T_650,_T_644,_T_638,_T_632,_T_626}; // @[lib.scala 430:14] - wire [14:0] _T_820 = {_T_710,_T_704,_T_698,_T_692,_T_686,_T_680,_T_674,_T_668,_T_812}; // @[lib.scala 430:14] - wire [7:0] _T_827 = {_T_758,_T_752,_T_746,_T_740,_T_734,_T_728,_T_722,_T_716}; // @[lib.scala 430:14] - wire [30:0] _T_836 = {_T_806,_T_800,_T_794,_T_788,_T_782,_T_776,_T_770,_T_764,_T_827,_T_820}; // @[lib.scala 430:14] - wire [31:0] twos_comp_out = {_T_836,twos_comp_in[0]}; // @[Cat.scala 29:58] - wire _T_838 = ~a_shift; // @[exu_div_ctl.scala 851:6] - wire _T_840 = _T_838 & _T_66; // @[exu_div_ctl.scala 851:15] - wire [31:0] _T_844 = {a_ff[27:0],4'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_589 = twos_comp_q_sel ? q_ff : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_590 = b_twos_comp ? b_ff[31:0] : 32'h0; // @[Mux.scala 27:72] + wire [31:0] twos_comp_in = _T_589 | _T_590; // @[Mux.scala 27:72] + wire _T_594 = |twos_comp_in[0]; // @[lib.scala 428:35] + wire _T_596 = ~twos_comp_in[1]; // @[lib.scala 428:40] + wire _T_598 = _T_594 ? _T_596 : twos_comp_in[1]; // @[lib.scala 428:23] + wire _T_600 = |twos_comp_in[1:0]; // @[lib.scala 428:35] + wire _T_602 = ~twos_comp_in[2]; // @[lib.scala 428:40] + wire _T_604 = _T_600 ? _T_602 : twos_comp_in[2]; // @[lib.scala 428:23] + wire _T_606 = |twos_comp_in[2:0]; // @[lib.scala 428:35] + wire _T_608 = ~twos_comp_in[3]; // @[lib.scala 428:40] + wire _T_610 = _T_606 ? _T_608 : twos_comp_in[3]; // @[lib.scala 428:23] + wire _T_612 = |twos_comp_in[3:0]; // @[lib.scala 428:35] + wire _T_614 = ~twos_comp_in[4]; // @[lib.scala 428:40] + wire _T_616 = _T_612 ? _T_614 : twos_comp_in[4]; // @[lib.scala 428:23] + wire _T_618 = |twos_comp_in[4:0]; // @[lib.scala 428:35] + wire _T_620 = ~twos_comp_in[5]; // @[lib.scala 428:40] + wire _T_622 = _T_618 ? _T_620 : twos_comp_in[5]; // @[lib.scala 428:23] + wire _T_624 = |twos_comp_in[5:0]; // @[lib.scala 428:35] + wire _T_626 = ~twos_comp_in[6]; // @[lib.scala 428:40] + wire _T_628 = _T_624 ? _T_626 : twos_comp_in[6]; // @[lib.scala 428:23] + wire _T_630 = |twos_comp_in[6:0]; // @[lib.scala 428:35] + wire _T_632 = ~twos_comp_in[7]; // @[lib.scala 428:40] + wire _T_634 = _T_630 ? _T_632 : twos_comp_in[7]; // @[lib.scala 428:23] + wire _T_636 = |twos_comp_in[7:0]; // @[lib.scala 428:35] + wire _T_638 = ~twos_comp_in[8]; // @[lib.scala 428:40] + wire _T_640 = _T_636 ? _T_638 : twos_comp_in[8]; // @[lib.scala 428:23] + wire _T_642 = |twos_comp_in[8:0]; // @[lib.scala 428:35] + wire _T_644 = ~twos_comp_in[9]; // @[lib.scala 428:40] + wire _T_646 = _T_642 ? _T_644 : twos_comp_in[9]; // @[lib.scala 428:23] + wire _T_648 = |twos_comp_in[9:0]; // @[lib.scala 428:35] + wire _T_650 = ~twos_comp_in[10]; // @[lib.scala 428:40] + wire _T_652 = _T_648 ? _T_650 : twos_comp_in[10]; // @[lib.scala 428:23] + wire _T_654 = |twos_comp_in[10:0]; // @[lib.scala 428:35] + wire _T_656 = ~twos_comp_in[11]; // @[lib.scala 428:40] + wire _T_658 = _T_654 ? _T_656 : twos_comp_in[11]; // @[lib.scala 428:23] + wire _T_660 = |twos_comp_in[11:0]; // @[lib.scala 428:35] + wire _T_662 = ~twos_comp_in[12]; // @[lib.scala 428:40] + wire _T_664 = _T_660 ? _T_662 : twos_comp_in[12]; // @[lib.scala 428:23] + wire _T_666 = |twos_comp_in[12:0]; // @[lib.scala 428:35] + wire _T_668 = ~twos_comp_in[13]; // @[lib.scala 428:40] + wire _T_670 = _T_666 ? _T_668 : twos_comp_in[13]; // @[lib.scala 428:23] + wire _T_672 = |twos_comp_in[13:0]; // @[lib.scala 428:35] + wire _T_674 = ~twos_comp_in[14]; // @[lib.scala 428:40] + wire _T_676 = _T_672 ? _T_674 : twos_comp_in[14]; // @[lib.scala 428:23] + wire _T_678 = |twos_comp_in[14:0]; // @[lib.scala 428:35] + wire _T_680 = ~twos_comp_in[15]; // @[lib.scala 428:40] + wire _T_682 = _T_678 ? _T_680 : twos_comp_in[15]; // @[lib.scala 428:23] + wire _T_684 = |twos_comp_in[15:0]; // @[lib.scala 428:35] + wire _T_686 = ~twos_comp_in[16]; // @[lib.scala 428:40] + wire _T_688 = _T_684 ? _T_686 : twos_comp_in[16]; // @[lib.scala 428:23] + wire _T_690 = |twos_comp_in[16:0]; // @[lib.scala 428:35] + wire _T_692 = ~twos_comp_in[17]; // @[lib.scala 428:40] + wire _T_694 = _T_690 ? _T_692 : twos_comp_in[17]; // @[lib.scala 428:23] + wire _T_696 = |twos_comp_in[17:0]; // @[lib.scala 428:35] + wire _T_698 = ~twos_comp_in[18]; // @[lib.scala 428:40] + wire _T_700 = _T_696 ? _T_698 : twos_comp_in[18]; // @[lib.scala 428:23] + wire _T_702 = |twos_comp_in[18:0]; // @[lib.scala 428:35] + wire _T_704 = ~twos_comp_in[19]; // @[lib.scala 428:40] + wire _T_706 = _T_702 ? _T_704 : twos_comp_in[19]; // @[lib.scala 428:23] + wire _T_708 = |twos_comp_in[19:0]; // @[lib.scala 428:35] + wire _T_710 = ~twos_comp_in[20]; // @[lib.scala 428:40] + wire _T_712 = _T_708 ? _T_710 : twos_comp_in[20]; // @[lib.scala 428:23] + wire _T_714 = |twos_comp_in[20:0]; // @[lib.scala 428:35] + wire _T_716 = ~twos_comp_in[21]; // @[lib.scala 428:40] + wire _T_718 = _T_714 ? _T_716 : twos_comp_in[21]; // @[lib.scala 428:23] + wire _T_720 = |twos_comp_in[21:0]; // @[lib.scala 428:35] + wire _T_722 = ~twos_comp_in[22]; // @[lib.scala 428:40] + wire _T_724 = _T_720 ? _T_722 : twos_comp_in[22]; // @[lib.scala 428:23] + wire _T_726 = |twos_comp_in[22:0]; // @[lib.scala 428:35] + wire _T_728 = ~twos_comp_in[23]; // @[lib.scala 428:40] + wire _T_730 = _T_726 ? _T_728 : twos_comp_in[23]; // @[lib.scala 428:23] + wire _T_732 = |twos_comp_in[23:0]; // @[lib.scala 428:35] + wire _T_734 = ~twos_comp_in[24]; // @[lib.scala 428:40] + wire _T_736 = _T_732 ? _T_734 : twos_comp_in[24]; // @[lib.scala 428:23] + wire _T_738 = |twos_comp_in[24:0]; // @[lib.scala 428:35] + wire _T_740 = ~twos_comp_in[25]; // @[lib.scala 428:40] + wire _T_742 = _T_738 ? _T_740 : twos_comp_in[25]; // @[lib.scala 428:23] + wire _T_744 = |twos_comp_in[25:0]; // @[lib.scala 428:35] + wire _T_746 = ~twos_comp_in[26]; // @[lib.scala 428:40] + wire _T_748 = _T_744 ? _T_746 : twos_comp_in[26]; // @[lib.scala 428:23] + wire _T_750 = |twos_comp_in[26:0]; // @[lib.scala 428:35] + wire _T_752 = ~twos_comp_in[27]; // @[lib.scala 428:40] + wire _T_754 = _T_750 ? _T_752 : twos_comp_in[27]; // @[lib.scala 428:23] + wire _T_756 = |twos_comp_in[27:0]; // @[lib.scala 428:35] + wire _T_758 = ~twos_comp_in[28]; // @[lib.scala 428:40] + wire _T_760 = _T_756 ? _T_758 : twos_comp_in[28]; // @[lib.scala 428:23] + wire _T_762 = |twos_comp_in[28:0]; // @[lib.scala 428:35] + wire _T_764 = ~twos_comp_in[29]; // @[lib.scala 428:40] + wire _T_766 = _T_762 ? _T_764 : twos_comp_in[29]; // @[lib.scala 428:23] + wire _T_768 = |twos_comp_in[29:0]; // @[lib.scala 428:35] + wire _T_770 = ~twos_comp_in[30]; // @[lib.scala 428:40] + wire _T_772 = _T_768 ? _T_770 : twos_comp_in[30]; // @[lib.scala 428:23] + wire _T_774 = |twos_comp_in[30:0]; // @[lib.scala 428:35] + wire _T_776 = ~twos_comp_in[31]; // @[lib.scala 428:40] + wire _T_778 = _T_774 ? _T_776 : twos_comp_in[31]; // @[lib.scala 428:23] + wire [6:0] _T_784 = {_T_634,_T_628,_T_622,_T_616,_T_610,_T_604,_T_598}; // @[lib.scala 430:14] + wire [14:0] _T_792 = {_T_682,_T_676,_T_670,_T_664,_T_658,_T_652,_T_646,_T_640,_T_784}; // @[lib.scala 430:14] + wire [7:0] _T_799 = {_T_730,_T_724,_T_718,_T_712,_T_706,_T_700,_T_694,_T_688}; // @[lib.scala 430:14] + wire [30:0] _T_808 = {_T_778,_T_772,_T_766,_T_760,_T_754,_T_748,_T_742,_T_736,_T_799,_T_792}; // @[lib.scala 430:14] + wire [31:0] twos_comp_out = {_T_808,twos_comp_in[0]}; // @[Cat.scala 29:58] + wire _T_810 = ~a_shift; // @[exu_div_ctl.scala 850:6] + wire _T_812 = _T_810 & _T_66; // @[exu_div_ctl.scala 850:15] + wire [31:0] _T_816 = {a_ff[27:0],4'h0}; // @[Cat.scala 29:58] wire [64:0] ar_shifted = _T_71[64:0]; // @[exu_div_ctl.scala 791:28] - wire [31:0] _T_846 = _T_840 ? io_dividend_in : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_847 = a_shift ? _T_844 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_848 = shortq_enable_ff ? ar_shifted[31:0] : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_849 = _T_846 | _T_847; // @[Mux.scala 27:72] - wire [31:0] a_in = _T_849 | _T_848; // @[Mux.scala 27:72] - wire _T_851 = ~b_twos_comp; // @[exu_div_ctl.scala 856:5] - wire _T_853 = io_signed_in & io_divisor_in[31]; // @[exu_div_ctl.scala 856:63] - wire [32:0] _T_855 = {_T_853,io_divisor_in}; // @[Cat.scala 29:58] - wire _T_856 = ~control_ff[1]; // @[exu_div_ctl.scala 857:49] - wire [32:0] _T_858 = {_T_856,_T_836,twos_comp_in[0]}; // @[Cat.scala 29:58] - wire [32:0] _T_859 = _T_851 ? _T_855 : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_860 = b_twos_comp ? _T_858 : 33'h0; // @[Mux.scala 27:72] - wire [32:0] b_in = _T_859 | _T_860; // @[Mux.scala 27:72] - wire [32:0] _T_865 = {r_ff[28:0],a_ff[31:28]}; // @[Cat.scala 29:58] - wire [32:0] _T_883 = {1'h0,a_ff}; // @[Cat.scala 29:58] - wire [32:0] _T_884 = r_sign_sel ? 33'h1ffffffff : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_885 = r_adder_sel_0 ? _T_865 : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_886 = r_adder_sel_1 ? adder1_out[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_887 = r_adder_sel_2 ? adder2_out[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_888 = r_adder_sel_3 ? adder3_out[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_889 = r_adder_sel_4 ? _T_191[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_890 = r_adder_sel_5 ? adder5_out[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_891 = r_adder_sel_6 ? _T_195[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_892 = r_adder_sel_7 ? adder7_out[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_893 = r_adder_sel_8 ? _T_291[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_894 = r_adder_sel_9 ? adder9_out[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_895 = r_adder_sel_10 ? _T_239[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_896 = r_adder_sel_11 ? adder11_out[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_897 = r_adder_sel_12 ? _T_295[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_898 = r_adder_sel_13 ? adder13_out[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_899 = r_adder_sel_14 ? _T_299[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_900 = r_adder_sel_15 ? adder15_out[32:0] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_901 = shortq_enable_ff ? ar_shifted[64:32] : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_902 = by_zero_case ? _T_883 : 33'h0; // @[Mux.scala 27:72] - wire [32:0] _T_903 = _T_884 | _T_885; // @[Mux.scala 27:72] - wire [32:0] _T_904 = _T_903 | _T_886; // @[Mux.scala 27:72] - wire [32:0] _T_905 = _T_904 | _T_887; // @[Mux.scala 27:72] - wire [32:0] _T_906 = _T_905 | _T_888; // @[Mux.scala 27:72] - wire [32:0] _T_907 = _T_906 | _T_889; // @[Mux.scala 27:72] - wire [32:0] _T_908 = _T_907 | _T_890; // @[Mux.scala 27:72] - wire [32:0] _T_909 = _T_908 | _T_891; // @[Mux.scala 27:72] - wire [32:0] _T_910 = _T_909 | _T_892; // @[Mux.scala 27:72] - wire [32:0] _T_911 = _T_910 | _T_893; // @[Mux.scala 27:72] - wire [32:0] _T_912 = _T_911 | _T_894; // @[Mux.scala 27:72] - wire [32:0] _T_913 = _T_912 | _T_895; // @[Mux.scala 27:72] - wire [32:0] _T_914 = _T_913 | _T_896; // @[Mux.scala 27:72] - wire [32:0] _T_915 = _T_914 | _T_897; // @[Mux.scala 27:72] - wire [32:0] _T_916 = _T_915 | _T_898; // @[Mux.scala 27:72] - wire [32:0] _T_917 = _T_916 | _T_899; // @[Mux.scala 27:72] - wire [32:0] _T_918 = _T_917 | _T_900; // @[Mux.scala 27:72] - wire [32:0] _T_919 = _T_918 | _T_901; // @[Mux.scala 27:72] - wire [32:0] r_in = _T_919 | _T_902; // @[Mux.scala 27:72] - wire [31:0] _T_923 = {q_ff[27:0],_T_486,_T_523,_T_560,_T_612}; // @[Cat.scala 29:58] - wire _T_946 = ~b_ff[3]; // @[exu_div_ctl.scala 893:70] - wire _T_948 = ~b_ff[2]; // @[exu_div_ctl.scala 893:70] - wire _T_951 = _T_946 & _T_948; // @[exu_div_ctl.scala 893:95] - wire _T_950 = ~b_ff[1]; // @[exu_div_ctl.scala 893:70] - wire _T_952 = _T_951 & _T_950; // @[exu_div_ctl.scala 893:95] - wire _T_953 = a_ff[3] & _T_952; // @[exu_div_ctl.scala 894:11] - wire _T_960 = a_ff[3] & _T_951; // @[exu_div_ctl.scala 894:11] - wire _T_962 = ~b_ff[0]; // @[exu_div_ctl.scala 899:33] - wire _T_963 = _T_960 & _T_962; // @[exu_div_ctl.scala 899:31] - wire _T_973 = a_ff[2] & _T_952; // @[exu_div_ctl.scala 894:11] - wire _T_974 = _T_963 | _T_973; // @[exu_div_ctl.scala 899:42] - wire _T_977 = a_ff[3] & a_ff[2]; // @[exu_div_ctl.scala 892:95] - wire _T_983 = _T_977 & _T_951; // @[exu_div_ctl.scala 894:11] - wire _T_984 = _T_974 | _T_983; // @[exu_div_ctl.scala 899:75] - wire _T_991 = a_ff[2] & _T_951; // @[exu_div_ctl.scala 894:11] - wire _T_994 = _T_991 & _T_962; // @[exu_div_ctl.scala 901:31] - wire _T_1004 = a_ff[1] & _T_952; // @[exu_div_ctl.scala 894:11] - wire _T_1005 = _T_994 | _T_1004; // @[exu_div_ctl.scala 901:42] - wire _T_1011 = _T_946 & _T_950; // @[exu_div_ctl.scala 893:95] - wire _T_1012 = a_ff[3] & _T_1011; // @[exu_div_ctl.scala 894:11] - wire _T_1015 = _T_1012 & _T_962; // @[exu_div_ctl.scala 901:106] - wire _T_1016 = _T_1005 | _T_1015; // @[exu_div_ctl.scala 901:78] - wire _T_1019 = ~a_ff[2]; // @[exu_div_ctl.scala 892:70] - wire _T_1020 = a_ff[3] & _T_1019; // @[exu_div_ctl.scala 892:95] - wire _T_1028 = _T_951 & b_ff[1]; // @[exu_div_ctl.scala 893:95] - wire _T_1029 = _T_1028 & b_ff[0]; // @[exu_div_ctl.scala 893:95] - wire _T_1030 = _T_1020 & _T_1029; // @[exu_div_ctl.scala 894:11] - wire _T_1031 = _T_1016 | _T_1030; // @[exu_div_ctl.scala 901:117] - wire _T_1033 = ~a_ff[3]; // @[exu_div_ctl.scala 892:70] - wire _T_1036 = _T_1033 & a_ff[2]; // @[exu_div_ctl.scala 892:95] - wire _T_1037 = _T_1036 & a_ff[1]; // @[exu_div_ctl.scala 892:95] - wire _T_1043 = _T_1037 & _T_951; // @[exu_div_ctl.scala 894:11] - wire _T_1044 = _T_1031 | _T_1043; // @[exu_div_ctl.scala 902:44] - wire _T_1050 = _T_977 & _T_946; // @[exu_div_ctl.scala 894:11] - wire _T_1053 = _T_1050 & _T_962; // @[exu_div_ctl.scala 902:107] - wire _T_1054 = _T_1044 | _T_1053; // @[exu_div_ctl.scala 902:80] - wire _T_1063 = _T_946 & b_ff[2]; // @[exu_div_ctl.scala 893:95] - wire _T_1064 = _T_1063 & _T_950; // @[exu_div_ctl.scala 893:95] - wire _T_1065 = _T_977 & _T_1064; // @[exu_div_ctl.scala 894:11] - wire _T_1066 = _T_1054 | _T_1065; // @[exu_div_ctl.scala 902:119] - wire _T_1069 = a_ff[3] & a_ff[1]; // @[exu_div_ctl.scala 892:95] - wire _T_1075 = _T_1069 & _T_1011; // @[exu_div_ctl.scala 894:11] - wire _T_1076 = _T_1066 | _T_1075; // @[exu_div_ctl.scala 903:44] - wire _T_1081 = _T_977 & a_ff[1]; // @[exu_div_ctl.scala 892:95] - wire _T_1086 = _T_1081 & _T_1063; // @[exu_div_ctl.scala 894:11] - wire _T_1087 = _T_1076 | _T_1086; // @[exu_div_ctl.scala 903:79] - wire _T_1091 = a_ff[2] & a_ff[1]; // @[exu_div_ctl.scala 892:95] - wire _T_1092 = _T_1091 & a_ff[0]; // @[exu_div_ctl.scala 892:95] - wire _T_1098 = _T_1092 & _T_1011; // @[exu_div_ctl.scala 894:11] - wire _T_1104 = _T_1020 & a_ff[0]; // @[exu_div_ctl.scala 892:95] - wire _T_1109 = _T_946 & b_ff[1]; // @[exu_div_ctl.scala 893:95] - wire _T_1110 = _T_1109 & b_ff[0]; // @[exu_div_ctl.scala 893:95] - wire _T_1111 = _T_1104 & _T_1110; // @[exu_div_ctl.scala 894:11] - wire _T_1112 = _T_1098 | _T_1111; // @[exu_div_ctl.scala 905:45] - wire _T_1119 = a_ff[2] & _T_1011; // @[exu_div_ctl.scala 894:11] - wire _T_1122 = _T_1119 & _T_962; // @[exu_div_ctl.scala 905:114] - wire _T_1123 = _T_1112 | _T_1122; // @[exu_div_ctl.scala 905:86] - wire _T_1130 = a_ff[1] & _T_951; // @[exu_div_ctl.scala 894:11] - wire _T_1133 = _T_1130 & _T_962; // @[exu_div_ctl.scala 906:33] - wire _T_1134 = _T_1123 | _T_1133; // @[exu_div_ctl.scala 905:129] - wire _T_1144 = a_ff[0] & _T_952; // @[exu_div_ctl.scala 894:11] - wire _T_1145 = _T_1134 | _T_1144; // @[exu_div_ctl.scala 906:47] - wire _T_1150 = ~a_ff[1]; // @[exu_div_ctl.scala 892:70] - wire _T_1152 = _T_1036 & _T_1150; // @[exu_div_ctl.scala 892:95] - wire _T_1162 = _T_1152 & _T_1029; // @[exu_div_ctl.scala 894:11] - wire _T_1163 = _T_1145 | _T_1162; // @[exu_div_ctl.scala 906:88] - wire _T_1172 = _T_1037 & _T_946; // @[exu_div_ctl.scala 894:11] - wire _T_1175 = _T_1172 & _T_962; // @[exu_div_ctl.scala 907:36] - wire _T_1176 = _T_1163 | _T_1175; // @[exu_div_ctl.scala 906:131] - wire _T_1182 = _T_948 & _T_950; // @[exu_div_ctl.scala 893:95] - wire _T_1183 = a_ff[3] & _T_1182; // @[exu_div_ctl.scala 894:11] - wire _T_1186 = _T_1183 & _T_962; // @[exu_div_ctl.scala 907:76] - wire _T_1187 = _T_1176 | _T_1186; // @[exu_div_ctl.scala 907:47] - wire _T_1197 = _T_1063 & b_ff[1]; // @[exu_div_ctl.scala 893:95] - wire _T_1198 = _T_1020 & _T_1197; // @[exu_div_ctl.scala 894:11] - wire _T_1199 = _T_1187 | _T_1198; // @[exu_div_ctl.scala 907:88] - wire _T_1213 = _T_1037 & _T_1064; // @[exu_div_ctl.scala 894:11] - wire _T_1214 = _T_1199 | _T_1213; // @[exu_div_ctl.scala 907:131] - wire _T_1220 = _T_1036 & a_ff[0]; // @[exu_div_ctl.scala 892:95] - wire _T_1226 = _T_1220 & _T_1011; // @[exu_div_ctl.scala 894:11] - wire _T_1227 = _T_1214 | _T_1226; // @[exu_div_ctl.scala 908:47] - wire _T_1234 = _T_1020 & _T_1150; // @[exu_div_ctl.scala 892:95] - wire _T_1240 = _T_1063 & b_ff[0]; // @[exu_div_ctl.scala 893:95] - wire _T_1241 = _T_1234 & _T_1240; // @[exu_div_ctl.scala 894:11] - wire _T_1242 = _T_1227 | _T_1241; // @[exu_div_ctl.scala 908:88] - wire _T_1247 = _T_1019 & a_ff[1]; // @[exu_div_ctl.scala 892:95] - wire _T_1248 = _T_1247 & a_ff[0]; // @[exu_div_ctl.scala 892:95] - wire _T_1254 = _T_1248 & _T_951; // @[exu_div_ctl.scala 894:11] - wire _T_1255 = _T_1242 | _T_1254; // @[exu_div_ctl.scala 908:131] - wire _T_1261 = _T_977 & _T_950; // @[exu_div_ctl.scala 894:11] - wire _T_1264 = _T_1261 & _T_962; // @[exu_div_ctl.scala 909:75] - wire _T_1265 = _T_1255 | _T_1264; // @[exu_div_ctl.scala 909:47] - wire _T_1273 = _T_1037 & a_ff[0]; // @[exu_div_ctl.scala 892:95] - wire _T_1278 = _T_1273 & _T_1063; // @[exu_div_ctl.scala 894:11] - wire _T_1279 = _T_1265 | _T_1278; // @[exu_div_ctl.scala 909:88] - wire _T_1286 = b_ff[3] & _T_948; // @[exu_div_ctl.scala 893:95] - wire _T_1287 = _T_977 & _T_1286; // @[exu_div_ctl.scala 894:11] - wire _T_1288 = _T_1279 | _T_1287; // @[exu_div_ctl.scala 909:131] - wire _T_1298 = _T_1286 & _T_950; // @[exu_div_ctl.scala 893:95] - wire _T_1299 = _T_1069 & _T_1298; // @[exu_div_ctl.scala 894:11] - wire _T_1300 = _T_1288 | _T_1299; // @[exu_div_ctl.scala 910:47] - wire _T_1303 = a_ff[3] & a_ff[0]; // @[exu_div_ctl.scala 892:95] - wire _T_1309 = _T_1303 & _T_1182; // @[exu_div_ctl.scala 894:11] - wire _T_1310 = _T_1300 | _T_1309; // @[exu_div_ctl.scala 910:88] - wire _T_1314 = a_ff[3] & _T_1150; // @[exu_div_ctl.scala 892:95] - wire _T_1322 = _T_1197 & b_ff[0]; // @[exu_div_ctl.scala 893:95] - wire _T_1323 = _T_1314 & _T_1322; // @[exu_div_ctl.scala 894:11] - wire _T_1324 = _T_1310 | _T_1323; // @[exu_div_ctl.scala 910:131] - wire _T_1331 = _T_1081 & b_ff[3]; // @[exu_div_ctl.scala 894:11] - wire _T_1334 = _T_1331 & _T_962; // @[exu_div_ctl.scala 911:77] - wire _T_1335 = _T_1324 | _T_1334; // @[exu_div_ctl.scala 911:47] - wire _T_1344 = b_ff[3] & _T_950; // @[exu_div_ctl.scala 893:95] - wire _T_1345 = _T_1081 & _T_1344; // @[exu_div_ctl.scala 894:11] - wire _T_1346 = _T_1335 | _T_1345; // @[exu_div_ctl.scala 911:88] - wire _T_1351 = _T_977 & a_ff[0]; // @[exu_div_ctl.scala 892:95] - wire _T_1356 = _T_1351 & _T_1344; // @[exu_div_ctl.scala 894:11] - wire _T_1357 = _T_1346 | _T_1356; // @[exu_div_ctl.scala 911:131] - wire _T_1363 = _T_1020 & a_ff[1]; // @[exu_div_ctl.scala 892:95] - wire _T_1368 = _T_1363 & _T_1109; // @[exu_div_ctl.scala 894:11] - wire _T_1369 = _T_1357 | _T_1368; // @[exu_div_ctl.scala 912:47] - wire _T_1374 = _T_1069 & a_ff[0]; // @[exu_div_ctl.scala 892:95] - wire _T_1377 = _T_1374 & _T_948; // @[exu_div_ctl.scala 894:11] - wire _T_1378 = _T_1369 | _T_1377; // @[exu_div_ctl.scala 912:88] - wire _T_1385 = _T_1081 & a_ff[0]; // @[exu_div_ctl.scala 892:95] - wire _T_1387 = _T_1385 & b_ff[3]; // @[exu_div_ctl.scala 894:11] - wire _T_1388 = _T_1378 | _T_1387; // @[exu_div_ctl.scala 912:131] - wire _T_1394 = _T_1069 & _T_948; // @[exu_div_ctl.scala 894:11] - wire _T_1397 = _T_1394 & _T_962; // @[exu_div_ctl.scala 913:74] - wire _T_1398 = _T_1388 | _T_1397; // @[exu_div_ctl.scala 913:47] - wire [31:0] _T_924 = {28'h0,_T_953,_T_984,_T_1087,_T_1398}; // @[Cat.scala 29:58] - wire [31:0] _T_926 = _T_76 ? _T_923 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_927 = smallnum_case ? _T_924 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_928 = by_zero_case ? 32'hffffffff : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_929 = _T_926 | _T_927; // @[Mux.scala 27:72] - wire [31:0] q_in = _T_929 | _T_928; // @[Mux.scala 27:72] - wire _T_934 = ~twos_comp_q_sel; // @[exu_div_ctl.scala 887:16] - wire _T_935 = _T_30 & _T_934; // @[exu_div_ctl.scala 887:14] - wire [31:0] _T_938 = _T_935 ? q_ff : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_939 = control_ff[0] ? r_ff[31:0] : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_940 = twos_comp_q_sel ? twos_comp_out : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_941 = _T_938 | _T_939; // @[Mux.scala 27:72] - wire _T_1425 = shortq == 6'h1b; // @[exu_div_ctl.scala 929:58] - wire _T_1426 = shortq == 6'h1a; // @[exu_div_ctl.scala 929:58] - wire _T_1427 = shortq == 6'h19; // @[exu_div_ctl.scala 929:58] - wire _T_1428 = shortq == 6'h18; // @[exu_div_ctl.scala 929:58] - wire _T_1429 = shortq == 6'h17; // @[exu_div_ctl.scala 929:58] - wire _T_1430 = shortq == 6'h16; // @[exu_div_ctl.scala 929:58] - wire _T_1431 = shortq == 6'h15; // @[exu_div_ctl.scala 929:58] - wire _T_1432 = shortq == 6'h14; // @[exu_div_ctl.scala 929:58] - wire _T_1433 = shortq == 6'h13; // @[exu_div_ctl.scala 929:58] - wire _T_1434 = shortq == 6'h12; // @[exu_div_ctl.scala 929:58] - wire _T_1435 = shortq == 6'h11; // @[exu_div_ctl.scala 929:58] - wire _T_1436 = shortq == 6'h10; // @[exu_div_ctl.scala 929:58] - wire _T_1437 = shortq == 6'hf; // @[exu_div_ctl.scala 929:58] - wire _T_1438 = shortq == 6'he; // @[exu_div_ctl.scala 929:58] - wire _T_1439 = shortq == 6'hd; // @[exu_div_ctl.scala 929:58] - wire _T_1440 = shortq == 6'hc; // @[exu_div_ctl.scala 929:58] - wire _T_1441 = shortq == 6'hb; // @[exu_div_ctl.scala 929:58] - wire _T_1442 = shortq == 6'ha; // @[exu_div_ctl.scala 929:58] - wire _T_1443 = shortq == 6'h9; // @[exu_div_ctl.scala 929:58] - wire _T_1444 = shortq == 6'h8; // @[exu_div_ctl.scala 929:58] - wire _T_1445 = shortq == 6'h7; // @[exu_div_ctl.scala 929:58] - wire _T_1446 = shortq == 6'h6; // @[exu_div_ctl.scala 929:58] - wire _T_1447 = shortq == 6'h5; // @[exu_div_ctl.scala 929:58] - wire _T_1448 = shortq == 6'h4; // @[exu_div_ctl.scala 929:58] - wire _T_1449 = shortq == 6'h3; // @[exu_div_ctl.scala 929:58] - wire _T_1450 = shortq == 6'h2; // @[exu_div_ctl.scala 929:58] - wire _T_1451 = shortq == 6'h1; // @[exu_div_ctl.scala 929:58] - wire _T_1452 = shortq == 6'h0; // @[exu_div_ctl.scala 929:58] - wire [2:0] _T_1457 = _T_1425 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_1458 = _T_1426 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_1459 = _T_1427 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_1460 = _T_1428 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1461 = _T_1429 ? 4'h8 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1462 = _T_1430 ? 4'h8 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1463 = _T_1431 ? 4'h8 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1464 = _T_1432 ? 4'h8 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1465 = _T_1433 ? 4'hc : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1466 = _T_1434 ? 4'hc : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1467 = _T_1435 ? 4'hc : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1468 = _T_1436 ? 4'hc : 4'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1469 = _T_1437 ? 5'h10 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1470 = _T_1438 ? 5'h10 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1471 = _T_1439 ? 5'h10 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1472 = _T_1440 ? 5'h10 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1473 = _T_1441 ? 5'h14 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1474 = _T_1442 ? 5'h14 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1475 = _T_1443 ? 5'h14 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1476 = _T_1444 ? 5'h14 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1477 = _T_1445 ? 5'h18 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1478 = _T_1446 ? 5'h18 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1479 = _T_1447 ? 5'h18 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1480 = _T_1448 ? 5'h18 : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1481 = _T_1449 ? 5'h1c : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1482 = _T_1450 ? 5'h1c : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1483 = _T_1451 ? 5'h1c : 5'h0; // @[Mux.scala 27:72] - wire [4:0] _T_1484 = _T_1452 ? 5'h1c : 5'h0; // @[Mux.scala 27:72] - wire [2:0] _T_1489 = _T_1457 | _T_1458; // @[Mux.scala 27:72] - wire [2:0] _T_1490 = _T_1489 | _T_1459; // @[Mux.scala 27:72] - wire [2:0] _T_1491 = _T_1490 | _T_1460; // @[Mux.scala 27:72] - wire [3:0] _GEN_12 = {{1'd0}, _T_1491}; // @[Mux.scala 27:72] - wire [3:0] _T_1492 = _GEN_12 | _T_1461; // @[Mux.scala 27:72] - wire [3:0] _T_1493 = _T_1492 | _T_1462; // @[Mux.scala 27:72] - wire [3:0] _T_1494 = _T_1493 | _T_1463; // @[Mux.scala 27:72] - wire [3:0] _T_1495 = _T_1494 | _T_1464; // @[Mux.scala 27:72] - wire [3:0] _T_1496 = _T_1495 | _T_1465; // @[Mux.scala 27:72] - wire [3:0] _T_1497 = _T_1496 | _T_1466; // @[Mux.scala 27:72] - wire [3:0] _T_1498 = _T_1497 | _T_1467; // @[Mux.scala 27:72] - wire [3:0] _T_1499 = _T_1498 | _T_1468; // @[Mux.scala 27:72] - wire [4:0] _GEN_13 = {{1'd0}, _T_1499}; // @[Mux.scala 27:72] - wire [4:0] _T_1500 = _GEN_13 | _T_1469; // @[Mux.scala 27:72] - wire [4:0] _T_1501 = _T_1500 | _T_1470; // @[Mux.scala 27:72] - wire [4:0] _T_1502 = _T_1501 | _T_1471; // @[Mux.scala 27:72] - wire [4:0] _T_1503 = _T_1502 | _T_1472; // @[Mux.scala 27:72] - wire [4:0] _T_1504 = _T_1503 | _T_1473; // @[Mux.scala 27:72] - wire [4:0] _T_1505 = _T_1504 | _T_1474; // @[Mux.scala 27:72] - wire [4:0] _T_1506 = _T_1505 | _T_1475; // @[Mux.scala 27:72] - wire [4:0] _T_1507 = _T_1506 | _T_1476; // @[Mux.scala 27:72] - wire [4:0] _T_1508 = _T_1507 | _T_1477; // @[Mux.scala 27:72] - wire [4:0] _T_1509 = _T_1508 | _T_1478; // @[Mux.scala 27:72] - wire [4:0] _T_1510 = _T_1509 | _T_1479; // @[Mux.scala 27:72] - wire [4:0] _T_1511 = _T_1510 | _T_1480; // @[Mux.scala 27:72] - wire [4:0] _T_1512 = _T_1511 | _T_1481; // @[Mux.scala 27:72] - wire [4:0] _T_1513 = _T_1512 | _T_1482; // @[Mux.scala 27:72] - wire [4:0] _T_1514 = _T_1513 | _T_1483; // @[Mux.scala 27:72] - wire [4:0] shortq_decode = _T_1514 | _T_1484; // @[Mux.scala 27:72] - exu_div_cls a_enc ( // @[exu_div_ctl.scala 917:21] + wire [31:0] _T_818 = _T_812 ? io_dividend_in : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_819 = a_shift ? _T_816 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_820 = shortq_enable_ff ? ar_shifted[31:0] : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_821 = _T_818 | _T_819; // @[Mux.scala 27:72] + wire [31:0] a_in = _T_821 | _T_820; // @[Mux.scala 27:72] + wire _T_823 = ~b_twos_comp; // @[exu_div_ctl.scala 855:5] + wire _T_825 = io_signed_in & io_divisor_in[31]; // @[exu_div_ctl.scala 855:63] + wire [32:0] _T_827 = {_T_825,io_divisor_in}; // @[Cat.scala 29:58] + wire _T_828 = ~control_ff[1]; // @[exu_div_ctl.scala 856:49] + wire [32:0] _T_830 = {_T_828,_T_808,twos_comp_in[0]}; // @[Cat.scala 29:58] + wire [32:0] _T_831 = _T_823 ? _T_827 : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_832 = b_twos_comp ? _T_830 : 33'h0; // @[Mux.scala 27:72] + wire [32:0] b_in = _T_831 | _T_832; // @[Mux.scala 27:72] + wire [32:0] _T_837 = {r_ff[28:0],a_ff[31:28]}; // @[Cat.scala 29:58] + wire [32:0] _T_855 = {1'h0,a_ff}; // @[Cat.scala 29:58] + wire [32:0] _T_856 = r_sign_sel ? 33'h1ffffffff : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_857 = r_adder_sel_0 ? _T_837 : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_858 = r_adder_sel_1 ? adder1_out[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_859 = r_adder_sel_2 ? adder2_out[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_860 = r_adder_sel_3 ? adder3_out[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_861 = r_adder_sel_4 ? _T_191[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_862 = r_adder_sel_5 ? adder5_out[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_863 = r_adder_sel_6 ? _T_195[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_864 = r_adder_sel_7 ? adder7_out[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_865 = r_adder_sel_8 ? _T_291[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_866 = r_adder_sel_9 ? adder9_out[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_867 = r_adder_sel_10 ? _T_239[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_868 = r_adder_sel_11 ? adder11_out[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_869 = r_adder_sel_12 ? _T_295[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_870 = r_adder_sel_13 ? adder13_out[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_871 = r_adder_sel_14 ? _T_299[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_872 = r_adder_sel_15 ? adder15_out[32:0] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_873 = shortq_enable_ff ? ar_shifted[64:32] : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_874 = by_zero_case ? _T_855 : 33'h0; // @[Mux.scala 27:72] + wire [32:0] _T_875 = _T_856 | _T_857; // @[Mux.scala 27:72] + wire [32:0] _T_876 = _T_875 | _T_858; // @[Mux.scala 27:72] + wire [32:0] _T_877 = _T_876 | _T_859; // @[Mux.scala 27:72] + wire [32:0] _T_878 = _T_877 | _T_860; // @[Mux.scala 27:72] + wire [32:0] _T_879 = _T_878 | _T_861; // @[Mux.scala 27:72] + wire [32:0] _T_880 = _T_879 | _T_862; // @[Mux.scala 27:72] + wire [32:0] _T_881 = _T_880 | _T_863; // @[Mux.scala 27:72] + wire [32:0] _T_882 = _T_881 | _T_864; // @[Mux.scala 27:72] + wire [32:0] _T_883 = _T_882 | _T_865; // @[Mux.scala 27:72] + wire [32:0] _T_884 = _T_883 | _T_866; // @[Mux.scala 27:72] + wire [32:0] _T_885 = _T_884 | _T_867; // @[Mux.scala 27:72] + wire [32:0] _T_886 = _T_885 | _T_868; // @[Mux.scala 27:72] + wire [32:0] _T_887 = _T_886 | _T_869; // @[Mux.scala 27:72] + wire [32:0] _T_888 = _T_887 | _T_870; // @[Mux.scala 27:72] + wire [32:0] _T_889 = _T_888 | _T_871; // @[Mux.scala 27:72] + wire [32:0] _T_890 = _T_889 | _T_872; // @[Mux.scala 27:72] + wire [32:0] _T_891 = _T_890 | _T_873; // @[Mux.scala 27:72] + wire [32:0] r_in = _T_891 | _T_874; // @[Mux.scala 27:72] + wire [31:0] _T_895 = {q_ff[27:0],_T_486,_T_509,_T_532,_T_584}; // @[Cat.scala 29:58] + wire _T_918 = ~b_ff[3]; // @[exu_div_ctl.scala 892:70] + wire _T_920 = ~b_ff[2]; // @[exu_div_ctl.scala 892:70] + wire _T_923 = _T_918 & _T_920; // @[exu_div_ctl.scala 892:95] + wire _T_922 = ~b_ff[1]; // @[exu_div_ctl.scala 892:70] + wire _T_924 = _T_923 & _T_922; // @[exu_div_ctl.scala 892:95] + wire _T_925 = a_ff[3] & _T_924; // @[exu_div_ctl.scala 893:11] + wire _T_932 = a_ff[3] & _T_923; // @[exu_div_ctl.scala 893:11] + wire _T_934 = ~b_ff[0]; // @[exu_div_ctl.scala 898:33] + wire _T_935 = _T_932 & _T_934; // @[exu_div_ctl.scala 898:31] + wire _T_945 = a_ff[2] & _T_924; // @[exu_div_ctl.scala 893:11] + wire _T_946 = _T_935 | _T_945; // @[exu_div_ctl.scala 898:42] + wire _T_949 = a_ff[3] & a_ff[2]; // @[exu_div_ctl.scala 891:95] + wire _T_955 = _T_949 & _T_923; // @[exu_div_ctl.scala 893:11] + wire _T_956 = _T_946 | _T_955; // @[exu_div_ctl.scala 898:75] + wire _T_963 = a_ff[2] & _T_923; // @[exu_div_ctl.scala 893:11] + wire _T_966 = _T_963 & _T_934; // @[exu_div_ctl.scala 900:31] + wire _T_976 = a_ff[1] & _T_924; // @[exu_div_ctl.scala 893:11] + wire _T_977 = _T_966 | _T_976; // @[exu_div_ctl.scala 900:42] + wire _T_983 = _T_918 & _T_922; // @[exu_div_ctl.scala 892:95] + wire _T_984 = a_ff[3] & _T_983; // @[exu_div_ctl.scala 893:11] + wire _T_987 = _T_984 & _T_934; // @[exu_div_ctl.scala 900:106] + wire _T_988 = _T_977 | _T_987; // @[exu_div_ctl.scala 900:78] + wire _T_991 = ~a_ff[2]; // @[exu_div_ctl.scala 891:70] + wire _T_992 = a_ff[3] & _T_991; // @[exu_div_ctl.scala 891:95] + wire _T_1000 = _T_923 & b_ff[1]; // @[exu_div_ctl.scala 892:95] + wire _T_1001 = _T_1000 & b_ff[0]; // @[exu_div_ctl.scala 892:95] + wire _T_1002 = _T_992 & _T_1001; // @[exu_div_ctl.scala 893:11] + wire _T_1003 = _T_988 | _T_1002; // @[exu_div_ctl.scala 900:117] + wire _T_1005 = ~a_ff[3]; // @[exu_div_ctl.scala 891:70] + wire _T_1008 = _T_1005 & a_ff[2]; // @[exu_div_ctl.scala 891:95] + wire _T_1009 = _T_1008 & a_ff[1]; // @[exu_div_ctl.scala 891:95] + wire _T_1015 = _T_1009 & _T_923; // @[exu_div_ctl.scala 893:11] + wire _T_1016 = _T_1003 | _T_1015; // @[exu_div_ctl.scala 901:44] + wire _T_1022 = _T_949 & _T_918; // @[exu_div_ctl.scala 893:11] + wire _T_1025 = _T_1022 & _T_934; // @[exu_div_ctl.scala 901:107] + wire _T_1026 = _T_1016 | _T_1025; // @[exu_div_ctl.scala 901:80] + wire _T_1035 = _T_918 & b_ff[2]; // @[exu_div_ctl.scala 892:95] + wire _T_1036 = _T_1035 & _T_922; // @[exu_div_ctl.scala 892:95] + wire _T_1037 = _T_949 & _T_1036; // @[exu_div_ctl.scala 893:11] + wire _T_1038 = _T_1026 | _T_1037; // @[exu_div_ctl.scala 901:119] + wire _T_1041 = a_ff[3] & a_ff[1]; // @[exu_div_ctl.scala 891:95] + wire _T_1047 = _T_1041 & _T_983; // @[exu_div_ctl.scala 893:11] + wire _T_1048 = _T_1038 | _T_1047; // @[exu_div_ctl.scala 902:44] + wire _T_1053 = _T_949 & a_ff[1]; // @[exu_div_ctl.scala 891:95] + wire _T_1058 = _T_1053 & _T_1035; // @[exu_div_ctl.scala 893:11] + wire _T_1059 = _T_1048 | _T_1058; // @[exu_div_ctl.scala 902:79] + wire _T_1063 = a_ff[2] & a_ff[1]; // @[exu_div_ctl.scala 891:95] + wire _T_1064 = _T_1063 & a_ff[0]; // @[exu_div_ctl.scala 891:95] + wire _T_1070 = _T_1064 & _T_983; // @[exu_div_ctl.scala 893:11] + wire _T_1076 = _T_992 & a_ff[0]; // @[exu_div_ctl.scala 891:95] + wire _T_1081 = _T_918 & b_ff[1]; // @[exu_div_ctl.scala 892:95] + wire _T_1082 = _T_1081 & b_ff[0]; // @[exu_div_ctl.scala 892:95] + wire _T_1083 = _T_1076 & _T_1082; // @[exu_div_ctl.scala 893:11] + wire _T_1084 = _T_1070 | _T_1083; // @[exu_div_ctl.scala 904:45] + wire _T_1091 = a_ff[2] & _T_983; // @[exu_div_ctl.scala 893:11] + wire _T_1094 = _T_1091 & _T_934; // @[exu_div_ctl.scala 904:114] + wire _T_1095 = _T_1084 | _T_1094; // @[exu_div_ctl.scala 904:86] + wire _T_1102 = a_ff[1] & _T_923; // @[exu_div_ctl.scala 893:11] + wire _T_1105 = _T_1102 & _T_934; // @[exu_div_ctl.scala 905:33] + wire _T_1106 = _T_1095 | _T_1105; // @[exu_div_ctl.scala 904:129] + wire _T_1116 = a_ff[0] & _T_924; // @[exu_div_ctl.scala 893:11] + wire _T_1117 = _T_1106 | _T_1116; // @[exu_div_ctl.scala 905:47] + wire _T_1122 = ~a_ff[1]; // @[exu_div_ctl.scala 891:70] + wire _T_1124 = _T_1008 & _T_1122; // @[exu_div_ctl.scala 891:95] + wire _T_1134 = _T_1124 & _T_1001; // @[exu_div_ctl.scala 893:11] + wire _T_1135 = _T_1117 | _T_1134; // @[exu_div_ctl.scala 905:88] + wire _T_1144 = _T_1009 & _T_918; // @[exu_div_ctl.scala 893:11] + wire _T_1147 = _T_1144 & _T_934; // @[exu_div_ctl.scala 906:36] + wire _T_1148 = _T_1135 | _T_1147; // @[exu_div_ctl.scala 905:131] + wire _T_1154 = _T_920 & _T_922; // @[exu_div_ctl.scala 892:95] + wire _T_1155 = a_ff[3] & _T_1154; // @[exu_div_ctl.scala 893:11] + wire _T_1158 = _T_1155 & _T_934; // @[exu_div_ctl.scala 906:76] + wire _T_1159 = _T_1148 | _T_1158; // @[exu_div_ctl.scala 906:47] + wire _T_1169 = _T_1035 & b_ff[1]; // @[exu_div_ctl.scala 892:95] + wire _T_1170 = _T_992 & _T_1169; // @[exu_div_ctl.scala 893:11] + wire _T_1171 = _T_1159 | _T_1170; // @[exu_div_ctl.scala 906:88] + wire _T_1185 = _T_1009 & _T_1036; // @[exu_div_ctl.scala 893:11] + wire _T_1186 = _T_1171 | _T_1185; // @[exu_div_ctl.scala 906:131] + wire _T_1192 = _T_1008 & a_ff[0]; // @[exu_div_ctl.scala 891:95] + wire _T_1198 = _T_1192 & _T_983; // @[exu_div_ctl.scala 893:11] + wire _T_1199 = _T_1186 | _T_1198; // @[exu_div_ctl.scala 907:47] + wire _T_1206 = _T_992 & _T_1122; // @[exu_div_ctl.scala 891:95] + wire _T_1212 = _T_1035 & b_ff[0]; // @[exu_div_ctl.scala 892:95] + wire _T_1213 = _T_1206 & _T_1212; // @[exu_div_ctl.scala 893:11] + wire _T_1214 = _T_1199 | _T_1213; // @[exu_div_ctl.scala 907:88] + wire _T_1219 = _T_991 & a_ff[1]; // @[exu_div_ctl.scala 891:95] + wire _T_1220 = _T_1219 & a_ff[0]; // @[exu_div_ctl.scala 891:95] + wire _T_1226 = _T_1220 & _T_923; // @[exu_div_ctl.scala 893:11] + wire _T_1227 = _T_1214 | _T_1226; // @[exu_div_ctl.scala 907:131] + wire _T_1233 = _T_949 & _T_922; // @[exu_div_ctl.scala 893:11] + wire _T_1236 = _T_1233 & _T_934; // @[exu_div_ctl.scala 908:75] + wire _T_1237 = _T_1227 | _T_1236; // @[exu_div_ctl.scala 908:47] + wire _T_1245 = _T_1009 & a_ff[0]; // @[exu_div_ctl.scala 891:95] + wire _T_1250 = _T_1245 & _T_1035; // @[exu_div_ctl.scala 893:11] + wire _T_1251 = _T_1237 | _T_1250; // @[exu_div_ctl.scala 908:88] + wire _T_1258 = b_ff[3] & _T_920; // @[exu_div_ctl.scala 892:95] + wire _T_1259 = _T_949 & _T_1258; // @[exu_div_ctl.scala 893:11] + wire _T_1260 = _T_1251 | _T_1259; // @[exu_div_ctl.scala 908:131] + wire _T_1270 = _T_1258 & _T_922; // @[exu_div_ctl.scala 892:95] + wire _T_1271 = _T_1041 & _T_1270; // @[exu_div_ctl.scala 893:11] + wire _T_1272 = _T_1260 | _T_1271; // @[exu_div_ctl.scala 909:47] + wire _T_1275 = a_ff[3] & a_ff[0]; // @[exu_div_ctl.scala 891:95] + wire _T_1281 = _T_1275 & _T_1154; // @[exu_div_ctl.scala 893:11] + wire _T_1282 = _T_1272 | _T_1281; // @[exu_div_ctl.scala 909:88] + wire _T_1286 = a_ff[3] & _T_1122; // @[exu_div_ctl.scala 891:95] + wire _T_1294 = _T_1169 & b_ff[0]; // @[exu_div_ctl.scala 892:95] + wire _T_1295 = _T_1286 & _T_1294; // @[exu_div_ctl.scala 893:11] + wire _T_1296 = _T_1282 | _T_1295; // @[exu_div_ctl.scala 909:131] + wire _T_1303 = _T_1053 & b_ff[3]; // @[exu_div_ctl.scala 893:11] + wire _T_1306 = _T_1303 & _T_934; // @[exu_div_ctl.scala 910:77] + wire _T_1307 = _T_1296 | _T_1306; // @[exu_div_ctl.scala 910:47] + wire _T_1316 = b_ff[3] & _T_922; // @[exu_div_ctl.scala 892:95] + wire _T_1317 = _T_1053 & _T_1316; // @[exu_div_ctl.scala 893:11] + wire _T_1318 = _T_1307 | _T_1317; // @[exu_div_ctl.scala 910:88] + wire _T_1323 = _T_949 & a_ff[0]; // @[exu_div_ctl.scala 891:95] + wire _T_1328 = _T_1323 & _T_1316; // @[exu_div_ctl.scala 893:11] + wire _T_1329 = _T_1318 | _T_1328; // @[exu_div_ctl.scala 910:131] + wire _T_1335 = _T_992 & a_ff[1]; // @[exu_div_ctl.scala 891:95] + wire _T_1340 = _T_1335 & _T_1081; // @[exu_div_ctl.scala 893:11] + wire _T_1341 = _T_1329 | _T_1340; // @[exu_div_ctl.scala 911:47] + wire _T_1346 = _T_1041 & a_ff[0]; // @[exu_div_ctl.scala 891:95] + wire _T_1349 = _T_1346 & _T_920; // @[exu_div_ctl.scala 893:11] + wire _T_1350 = _T_1341 | _T_1349; // @[exu_div_ctl.scala 911:88] + wire _T_1357 = _T_1053 & a_ff[0]; // @[exu_div_ctl.scala 891:95] + wire _T_1359 = _T_1357 & b_ff[3]; // @[exu_div_ctl.scala 893:11] + wire _T_1360 = _T_1350 | _T_1359; // @[exu_div_ctl.scala 911:131] + wire _T_1366 = _T_1041 & _T_920; // @[exu_div_ctl.scala 893:11] + wire _T_1369 = _T_1366 & _T_934; // @[exu_div_ctl.scala 912:74] + wire _T_1370 = _T_1360 | _T_1369; // @[exu_div_ctl.scala 912:47] + wire [31:0] _T_896 = {28'h0,_T_925,_T_956,_T_1059,_T_1370}; // @[Cat.scala 29:58] + wire [31:0] _T_898 = _T_76 ? _T_895 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_899 = smallnum_case ? _T_896 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_900 = by_zero_case ? 32'hffffffff : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_901 = _T_898 | _T_899; // @[Mux.scala 27:72] + wire [31:0] q_in = _T_901 | _T_900; // @[Mux.scala 27:72] + wire _T_906 = ~twos_comp_q_sel; // @[exu_div_ctl.scala 886:16] + wire _T_907 = _T_30 & _T_906; // @[exu_div_ctl.scala 886:14] + wire [31:0] _T_910 = _T_907 ? q_ff : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_911 = control_ff[0] ? r_ff[31:0] : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_912 = twos_comp_q_sel ? twos_comp_out : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_913 = _T_910 | _T_911; // @[Mux.scala 27:72] + wire _T_1397 = shortq == 6'h1b; // @[exu_div_ctl.scala 928:58] + wire _T_1398 = shortq == 6'h1a; // @[exu_div_ctl.scala 928:58] + wire _T_1399 = shortq == 6'h19; // @[exu_div_ctl.scala 928:58] + wire _T_1400 = shortq == 6'h18; // @[exu_div_ctl.scala 928:58] + wire _T_1401 = shortq == 6'h17; // @[exu_div_ctl.scala 928:58] + wire _T_1402 = shortq == 6'h16; // @[exu_div_ctl.scala 928:58] + wire _T_1403 = shortq == 6'h15; // @[exu_div_ctl.scala 928:58] + wire _T_1404 = shortq == 6'h14; // @[exu_div_ctl.scala 928:58] + wire _T_1405 = shortq == 6'h13; // @[exu_div_ctl.scala 928:58] + wire _T_1406 = shortq == 6'h12; // @[exu_div_ctl.scala 928:58] + wire _T_1407 = shortq == 6'h11; // @[exu_div_ctl.scala 928:58] + wire _T_1408 = shortq == 6'h10; // @[exu_div_ctl.scala 928:58] + wire _T_1409 = shortq == 6'hf; // @[exu_div_ctl.scala 928:58] + wire _T_1410 = shortq == 6'he; // @[exu_div_ctl.scala 928:58] + wire _T_1411 = shortq == 6'hd; // @[exu_div_ctl.scala 928:58] + wire _T_1412 = shortq == 6'hc; // @[exu_div_ctl.scala 928:58] + wire _T_1413 = shortq == 6'hb; // @[exu_div_ctl.scala 928:58] + wire _T_1414 = shortq == 6'ha; // @[exu_div_ctl.scala 928:58] + wire _T_1415 = shortq == 6'h9; // @[exu_div_ctl.scala 928:58] + wire _T_1416 = shortq == 6'h8; // @[exu_div_ctl.scala 928:58] + wire _T_1417 = shortq == 6'h7; // @[exu_div_ctl.scala 928:58] + wire _T_1418 = shortq == 6'h6; // @[exu_div_ctl.scala 928:58] + wire _T_1419 = shortq == 6'h5; // @[exu_div_ctl.scala 928:58] + wire _T_1420 = shortq == 6'h4; // @[exu_div_ctl.scala 928:58] + wire _T_1421 = shortq == 6'h3; // @[exu_div_ctl.scala 928:58] + wire _T_1422 = shortq == 6'h2; // @[exu_div_ctl.scala 928:58] + wire _T_1423 = shortq == 6'h1; // @[exu_div_ctl.scala 928:58] + wire _T_1424 = shortq == 6'h0; // @[exu_div_ctl.scala 928:58] + wire [2:0] _T_1429 = _T_1397 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1430 = _T_1398 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1431 = _T_1399 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1432 = _T_1400 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1433 = _T_1401 ? 4'h8 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1434 = _T_1402 ? 4'h8 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1435 = _T_1403 ? 4'h8 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1436 = _T_1404 ? 4'h8 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1437 = _T_1405 ? 4'hc : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1438 = _T_1406 ? 4'hc : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1439 = _T_1407 ? 4'hc : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1440 = _T_1408 ? 4'hc : 4'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1441 = _T_1409 ? 5'h10 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1442 = _T_1410 ? 5'h10 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1443 = _T_1411 ? 5'h10 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1444 = _T_1412 ? 5'h10 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1445 = _T_1413 ? 5'h14 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1446 = _T_1414 ? 5'h14 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1447 = _T_1415 ? 5'h14 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1448 = _T_1416 ? 5'h14 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1449 = _T_1417 ? 5'h18 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1450 = _T_1418 ? 5'h18 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1451 = _T_1419 ? 5'h18 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1452 = _T_1420 ? 5'h18 : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1453 = _T_1421 ? 5'h1c : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1454 = _T_1422 ? 5'h1c : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1455 = _T_1423 ? 5'h1c : 5'h0; // @[Mux.scala 27:72] + wire [4:0] _T_1456 = _T_1424 ? 5'h1c : 5'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1461 = _T_1429 | _T_1430; // @[Mux.scala 27:72] + wire [2:0] _T_1462 = _T_1461 | _T_1431; // @[Mux.scala 27:72] + wire [2:0] _T_1463 = _T_1462 | _T_1432; // @[Mux.scala 27:72] + wire [3:0] _GEN_12 = {{1'd0}, _T_1463}; // @[Mux.scala 27:72] + wire [3:0] _T_1464 = _GEN_12 | _T_1433; // @[Mux.scala 27:72] + wire [3:0] _T_1465 = _T_1464 | _T_1434; // @[Mux.scala 27:72] + wire [3:0] _T_1466 = _T_1465 | _T_1435; // @[Mux.scala 27:72] + wire [3:0] _T_1467 = _T_1466 | _T_1436; // @[Mux.scala 27:72] + wire [3:0] _T_1468 = _T_1467 | _T_1437; // @[Mux.scala 27:72] + wire [3:0] _T_1469 = _T_1468 | _T_1438; // @[Mux.scala 27:72] + wire [3:0] _T_1470 = _T_1469 | _T_1439; // @[Mux.scala 27:72] + wire [3:0] _T_1471 = _T_1470 | _T_1440; // @[Mux.scala 27:72] + wire [4:0] _GEN_13 = {{1'd0}, _T_1471}; // @[Mux.scala 27:72] + wire [4:0] _T_1472 = _GEN_13 | _T_1441; // @[Mux.scala 27:72] + wire [4:0] _T_1473 = _T_1472 | _T_1442; // @[Mux.scala 27:72] + wire [4:0] _T_1474 = _T_1473 | _T_1443; // @[Mux.scala 27:72] + wire [4:0] _T_1475 = _T_1474 | _T_1444; // @[Mux.scala 27:72] + wire [4:0] _T_1476 = _T_1475 | _T_1445; // @[Mux.scala 27:72] + wire [4:0] _T_1477 = _T_1476 | _T_1446; // @[Mux.scala 27:72] + wire [4:0] _T_1478 = _T_1477 | _T_1447; // @[Mux.scala 27:72] + wire [4:0] _T_1479 = _T_1478 | _T_1448; // @[Mux.scala 27:72] + wire [4:0] _T_1480 = _T_1479 | _T_1449; // @[Mux.scala 27:72] + wire [4:0] _T_1481 = _T_1480 | _T_1450; // @[Mux.scala 27:72] + wire [4:0] _T_1482 = _T_1481 | _T_1451; // @[Mux.scala 27:72] + wire [4:0] _T_1483 = _T_1482 | _T_1452; // @[Mux.scala 27:72] + wire [4:0] _T_1484 = _T_1483 | _T_1453; // @[Mux.scala 27:72] + wire [4:0] _T_1485 = _T_1484 | _T_1454; // @[Mux.scala 27:72] + wire [4:0] _T_1486 = _T_1485 | _T_1455; // @[Mux.scala 27:72] + wire [4:0] shortq_decode = _T_1486 | _T_1456; // @[Mux.scala 27:72] + exu_div_cls a_enc ( // @[exu_div_ctl.scala 916:21] .io_operand(a_enc_io_operand), .io_cls(a_enc_io_cls) ); - exu_div_cls b_enc ( // @[exu_div_ctl.scala 920:21] + exu_div_cls b_enc ( // @[exu_div_ctl.scala 919:21] .io_operand(b_enc_io_operand), .io_cls(b_enc_io_cls) ); @@ -997,10 +989,10 @@ module exu_div_new_4bit_fullshortq( .io_clk(rvclkhdr_10_io_clk), .io_en(rvclkhdr_10_io_en) ); - assign io_data_out = _T_941 | _T_940; // @[exu_div_ctl.scala 886:15] - assign io_valid_out = finish_ff & _T; // @[exu_div_ctl.scala 885:16] - assign a_enc_io_operand = {control_ff[2],a_ff}; // @[exu_div_ctl.scala 918:20] - assign b_enc_io_operand = b_ff[32:0]; // @[exu_div_ctl.scala 921:20] + assign io_data_out = _T_913 | _T_912; // @[exu_div_ctl.scala 885:15] + assign io_valid_out = finish_ff & _T; // @[exu_div_ctl.scala 884:16] + assign a_enc_io_operand = {control_ff[2],a_ff}; // @[exu_div_ctl.scala 917:20] + assign b_enc_io_operand = b_ff[32:0]; // @[exu_div_ctl.scala 920:20] assign rvclkhdr_io_clk = clock; // @[lib.scala 392:18] assign rvclkhdr_io_en = _T_47 | finish_ff; // @[lib.scala 393:17] assign rvclkhdr_1_io_clk = clock; // @[lib.scala 392:18] diff --git a/src/main/scala/exu/exu_div_ctl.scala b/src/main/scala/exu/exu_div_ctl.scala index 16629a7c..7dfe2f1f 100644 --- a/src/main/scala/exu/exu_div_ctl.scala +++ b/src/main/scala/exu/exu_div_ctl.scala @@ -796,14 +796,13 @@ class exu_div_new_4bit_fullshortq extends Module with RequireAsyncReset with lib val rq_enable = io.valid_in | valid_ff | running_state val r_sign_sel = valid_ff & dividend_sign_ff & !by_zero_case val r_adder_sel = (0 to 15 ).map(i=> (running_state & (quotient_new === i.asUInt) & !shortq_enable_ff)) - val adder1_out = Cat(r_ff(30,0),a_ff(31,28)) + b_ff(34,0) val adder2_out = Cat(r_ff(31,0),a_ff(31,28)) + Cat(b_ff(34,0),0.U) val adder3_out = Cat(r_ff(32,0),a_ff(31,28)) + Cat(b_ff(35,0),0.U) + b_ff(36,0) - val adder4_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(35,0),0.U(2.W)) - val adder5_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(35,0),0.U(2.W)) + b_ff - val adder6_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(35,0),0.U(2.W)) + Cat(b_ff(36,0),0.U) - val adder7_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(35,0),0.U(2.W)) + Cat(b_ff(36,0),0.U) + b_ff + val adder4_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(35,0),0.U(2.W)) + val adder5_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(35,0),0.U(2.W)) + b_ff + val adder6_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(35,0),0.U(2.W)) + Cat(b_ff(36,0),0.U) + val adder7_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(35,0),0.U(2.W)) + Cat(b_ff(36,0),0.U) + b_ff val adder8_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(34,0),0.U(3.W)) val adder9_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(34,0),0.U(3.W)) + b_ff val adder10_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(34,0),0.U(3.W)) + Cat(b_ff(36,0),0.U) @@ -812,7 +811,8 @@ class exu_div_new_4bit_fullshortq extends Module with RequireAsyncReset with lib val adder13_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(34,0),0.U(3.W)) + Cat(b_ff(35,0),0.U(2.W)) + b_ff val adder14_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(34,0),0.U(3.W)) + Cat(b_ff(35,0),0.U(2.W)) + Cat(b_ff(36,0),0.U) val adder15_out = Cat(r_ff(32),r_ff(32,0),a_ff(31,28)) + Cat(b_ff(34,0),0.U(3.W)) + Cat(b_ff(35,0),0.U(2.W)) + Cat(b_ff(36,0),0.U) + b_ff - quotient_raw := Cat( + + quotient_raw := Cat( (!adder15_out(37) ^ dividend_sign_ff) | ((a_ff(27,0) === 0.U) & (adder15_out === 0.U)), (!adder14_out(37) ^ dividend_sign_ff) | ((a_ff(27,0) === 0.U) & (adder14_out === 0.U)), (!adder13_out(37) ^ dividend_sign_ff) | ((a_ff(27,0) === 0.U) & (adder13_out === 0.U)), @@ -830,18 +830,17 @@ class exu_div_new_4bit_fullshortq extends Module with RequireAsyncReset with lib (!adder1_out(34) ^ dividend_sign_ff) | ((a_ff(27,0) === 0.U) & (adder1_out === 0.U)), 0.U) quotient_new := Cat( - ((quotient_raw(15)===1.U) | Mux1H((8 to 14).map(i=> (quotient_raw(15,i)=== Cat(Fill(15-i,0.U),1.U)).asBool -> 1.U))), + (Mux1H((8 to 14).map(i=> (quotient_raw(15,i)=== Cat(Fill(15-i,0.U),1.U)).asBool -> 1.U)) | (quotient_raw(15)===1.U)), - ( quotient_raw(15,4) === "b000000000001".U(12.U))| ( quotient_raw(15,5) === "b00000000001".U(11.U)) | ( quotient_raw(15,6) === "b0000000001".U(10.U)) | - ( quotient_raw(15,7) === "b000000001".U(9.U)) | ( quotient_raw(15,12)=== "b0001".U(4.U)) | ( quotient_raw(15,13)=== "b001".U(3.U)) | - ( quotient_raw(15,14)=== "b01".U(2.U)) | ( quotient_raw(15) === "b1".U), + ( quotient_raw(15,4) === "b000000000001".U(12.W))| ( quotient_raw(15,5) === "b00000000001".U(11.W)) | ( quotient_raw(15,6) === "b0000000001".U(10.W)) | + ( quotient_raw(15,7) === "b000000001".U(9.W)) | ( quotient_raw(15,12)=== "b0001".U(4.W)) | ( quotient_raw(15,13)=== "b001".U(3.W)) | + ( quotient_raw(15,14)=== "b01".U(2.W)) | ( quotient_raw(15) === "b1".U), - ( quotient_raw(15,2) === "b00000000000001".U(14.U))| ( quotient_raw(15,3) === "b0000000000001".U(13.U)) | ( quotient_raw(15,6) === "b0000000001".U(10.U)) | - ( quotient_raw(15,7) === "b0000000_01".U(9.U)) | ( quotient_raw(15,10)=== "b000001".U(6.U)) | ( quotient_raw(15,11)=== "b00001".U(5.U)) | - ( quotient_raw(15,14)=== "b01".U(2.U)) | ( quotient_raw(15) === "b1".U), - - ((quotient_raw(15)===1.U) | Mux1H((1 to 13 by 2).map(i=> (quotient_raw(15,i)=== Cat(Fill(15-i,0.U),1.U)).asBool -> 1.U)))) + ( quotient_raw(15,2) === "b00000000000001".U(14.W))| ( quotient_raw(15,3) === "b0000000000001".U(13.W)) | ( quotient_raw(15,6) === "b0000000001".U(10.W)) | + ( quotient_raw(15,7) === "b000000001".U(9.W)) | ( quotient_raw(15,10)=== "b000001".U(6.W)) | ( quotient_raw(15,11)=== "b00001".U(5.W)) | + ( quotient_raw(15,14)=== "b01".U(2.W)) | ( quotient_raw(15) === "b1".U), + (Mux1H((1 to 13 by 2).map(i=> (quotient_raw(15,i)=== Cat(Fill(15-i,0.U),1.U)).asBool -> 1.U)) | (quotient_raw(15)===1.U) )) val twos_comp_in = Mux1H(Seq ( twos_comp_q_sel -> q_ff, twos_comp_b_sel -> b_ff(31,0) diff --git a/target/scala-2.12/classes/exu/div_main5$.class b/target/scala-2.12/classes/exu/div_main5$.class index abd119f67072fa11e9f735c844962ac8889244eb..45e6e887dfeb54661ca9dbd33b402225892e352f 100644 GIT binary patch delta 99 zcmX>kcSvpnJ2&IT$sF9aKr)_Jd~z(eCzQ31+X~3~$!!B9&3GX4l9PLREP(uDJg#6> il9N?=Ey1i9#!Zv=@cOcDVo+z^IGK;H0w~(fw;KRlDInAU delta 99 zcmX>kcSvpnJ2&H|$sF9aKr)_Jd~z(eCzQ31+X~3~$!!B9&3GX4l9PLREP(uDJg#6> il9N?=Ey1i9#?6!W@cOcDW>9C|G?|aD0w~(fw;KRnbRgjX diff --git a/target/scala-2.12/classes/exu/div_main5$delayedInit$body.class b/target/scala-2.12/classes/exu/div_main5$delayedInit$body.class index f3fdd3470a27edbfd30eaaa2e011c0f1be504dd3..eeef3e20d15302ece2b1d3c91ba8c8d395487abb 100644 GIT binary patch delta 19 ZcmaFC`hs2I>F+ delta 19 ZcmaFC`hslRa3)CeLOq;oZi-#k`$Ck9h|}AoI4#GHgu%?;i_y delta 39 vcmbQoJCApR2kYckR^rj2C diff --git a/target/scala-2.12/classes/exu/exu_div_cls.class b/target/scala-2.12/classes/exu/exu_div_cls.class index f6b5e343bcbf9c3ed26a7169c457fa0e8aa9c824..ee0d573b58f634d62ca03e79b88174ad12657ea1 100644 GIT binary patch delta 298 zcmdlOwlQpjmmK5X$=-648TU`VFE@GeJvqL~4f1V_2Pd;DOa_v(6{07vRTQ4gsi?)c zYqE)=&17RBuNlbOI=K+YI;iLm)Gw%H#JpF)elowR^yEaP2%yL=r8c06j>^W&`voMy z;**q3fFj40A;PC$97$>&vU84pb6Rn-8Bqya@FCkLv=07cfR zb^u9pH8~&|rdAAe#VIxO$tTrBCX1?@0B!P8R|T3>pe_TH?^RD@J}4j!*3GXW3S*VJe89^W&2LvR+ z;**q3fFj40Ob4JaZxIZ!nQD6&qq z14x>y$pOhQwc^Q)>LQcxs;K~7z@+XDw8u+b6=-UKx(rahS3QmSkbpE;H@}7`kSzda zJ819%ec`83p}38Ki+MYPEc0%LQ06@hz0CU<&NCli_{w~cQHc2v<7MV;lb>s308I+e Qj0Bn;psBO@nr1X308u<*c>n+a diff --git a/target/scala-2.12/classes/exu/exu_div_new_4bit_fullshortq.class b/target/scala-2.12/classes/exu/exu_div_new_4bit_fullshortq.class index 17d2b9d1c7d836f74c12f96324ff363c11937b8b..e92748af9954288b4637c0b2fd2e411f090c4264 100644 GIT binary patch literal 126211 zcmcd!2Vfk<)t=qc?%th7(w$sSuCnE#W;NStE}V*O*^+Eaa*^BlB%N&8YF2RpLkJg5Tpirg$Xrs34>UYr>U~AHpm@ zBF(Rb{7Q3vm66}B<{$F||0kjQnBfs68f1Z(lOwA{HdPLT~pl2{781g+b%ZK&~R;u}w-*51@ zoAc9+{A1?)Od~%e8usx_HS#OX`B_GOyE%Whk$=pbKhMYyc}(&b8u^vx{5&JS-JHL~ z$Umm$6Z?BgSw68tD8(dyxxrs)&aX1^+s*l_jQnHf{2C)aB$?!|G4dt~p;F9|(VgIsdr9 z-(${y@O=?)6xX3+>UI~lt0Uq?=j^Un(|Xj`72HN63vfBC0{VDkLD}+ z!IGS;m4{bnHtrjkUeP^p-u#@x8P$86wsx)UpS5f-)`Az;gu~N4X}L-4 z!?~U^u_im3E;d$X2ZQUv^TB-WIoZK;*XNfPWmN-T-=ts@@Kv{DXGf=tN=f6QLXSu6 zl1Ar8h4KUSa!GjcjEVz2XV06LojoI{NQEicDWbSU3I_XkrFuM_nNXiu;@P2+;O32@ z0M}tLP}SYEaAaHIuCjriv;8I6J1erYgTBzh=p4UK8l4>Ui;A>$WNq56GT#(Qno^QM z7YZS8myxyd$dQ6w6|oIlgTc+9ooA81G8gpm%M0cU;=I8~X>P2#r!>Gqqs9{o zO>5d!+TA{Hb1>K%u44X|Ee6~1+9fl}_O@0L{)Gnrg3$E-tcvc2^ET{D_sC+F+>{f_ zt`$5=YBapNtbg^w5v8U!ywS5SGc7nz5a-J6;ldd!4m3<1S=+aL*+9O}=Szk8u1!jt z3hmYEnUopM-nw9*hm^lnD}S*#CD^#HXlK=6Of6@LR?g~FLEKR?T6^9(+cIWLsh-Z% z(7KYaBueK_$@Z-1XkVCfq<2^Ks3*H*dfKjKvDH~ir)l|(Sxd7$3reOn?^-sp`Mk1y zg@U}VwW_f^V`uTcCefeW(Oxmov;O$n{^?8ic?v^EnrBuIM@o-(H)RFIVA}C*8)t%l zX5k?49p2rd<~Q|DOPg6faBw-~?=J6XFCE!dG&3mrB)GprkZYlwv<5-0C*?H>3Qg1C zzK`7}*Kl9zB=^IfA<$P@Ab5tU-eMJ$moiDHt2`WOY24NX<;Ua|)3dGD-UWg(bZ}M9 z^d(spqpPb5jueHh*BK2$`o4L`7iH|J+`FL)F9N?2XEoIwX`WR*w0i2uw5CvbcUTfi zGj>)C_pCX-wP{yLXZuvDU#1O5^@*mGp1t}&!J>g(#a*?{1xLWHVz#gGXk(;oIC9>M zX??rPC||g?WO#LR-L&Sc>h1=)J=nCncx3a!rE80_%CbErA#eZ8s?pB#W_Xv(SUT!i zX1xweJte9>YYKOi4mM21(GE5)9K}1zx+0kc%7U-Y>xxvl1Ek%;Ryow3VfjdH zY2(^HxDWn0O-NyW0(yggr%VdhmJaT2nS3;TSMh<}a(hYN%!<+2s;(miGb*w@;p}P6 zdzQsERDoaZUbcTXZ6{x>bw}gc!mNte>gL8HO}nW791?ddJJQ;Ge9^%6sskIVsQrQs z3ztss-(3NA(D_(D0l$ojRoy#T`=`}+A75CURW-Oe9hVpF5YjEz;D0l8KRdp>u)V6= zQyJR6BvjtFdu#8J-u9A_4WfT@&F<=f-3v#K^lh&it!*io7EY-;yt}G#U;mEcksdi` zJNOyixo~Dh-}bVBT7TEJLP6qD^*|5l&yZhxUjDu% zq0+t$azjwl2l&0Unm=Uwj`Yr2cA%*xWm42ry0>S~@$!M~rGqS z75!1se@NW3VsPJiGmb2oS-H3Vycyfmb_qd)|M)_%M|Zo85B$!~Hx=5A@ChKld$&A! z?UEgWzh2W*^apEp8~tZW13qf9o7TP~8%n`$;E%1dN5Ego`odCs_Q3X%Si{uGN6B@* zFIXu{DV`m^S(7(!hDW>dmT)+Gx@WJ{5L~jW{BRE`H%peJ+RV@*LGFr_c5UkmRUe2{ zwPlC1v&7VHOr2Dfvn?%B7F#qGPZv_E_SRm?88fDS7&>2eQVQplnuwug>iI`fGKWP*51h092igJj)qL=-%Z7X z2U~E-yii$e!}^&cWLynPo0*&zDo30q5ETDE#s!8#acQd#*kh@9zBR{nNcK8&wS z&QdDJQ^?BiBjwKyic^@J3L>W{td`$Q%Gc}R-EXc(hqWHV=6dX&#pXt`>~G?V{MZQdoMTdrY#nX!4r(f-}VU6JJ}N9lZ5nSFF%SJmFN zt9q3IVkglb&Tc3DE*JXOvVpLaolR2Dlpq_|g2AIOzKN*~$EP-v`Klh$U4q=n`ll3? zbEYeDiYWW1EDFw&d{PGX2_=GOz3dYL;J=OjrbWS-UP+oU+1H%n5m)$DPOA}W%3$SG zSsx97e{NZHXoe_-7S3F^5!N5;d}+W{(=S!`W{2tha~GAQi7DW}UeQxC*|y?hx_&vcfkBtUI_DXs*lWjrD7UO zVV#hDWMFzJ!A*mH2)IcMC-`Cgv0^V7zxvw+f5V>RQ_1+X7RC*dPsR&1AI2S;znSD~ z`jh!PoKkia=0!IDuE$59-ze&RF+-h~p}oSeZXM0{g>pr(_pbEa*}+|sq?83iYr~$J z*m^vzIPB?bZO-w+o>Zx}WmSK4u(zkPXQXzZZ?LB~wsCNzXP|#L$9h@Y8yy~2P#SDi zIpY+RA)rYduz;p$$iZmm!RWqNPR+nTZ;pa81(adCrJ%{M=SA-eD93g)r+a9ikKBtz z``ZQ@dtg&8+N+>x0-DUbBcQoF0S)~lCUBO30t9T%HPuzqSZCSR(>1bRL9+yuZp{f+3*phW_b89(e%svDL$Lx($i5AN?8f@aDS zkWaq^?G2W$?(RtU;Jzp@6$&VI=&+svEo)(m0ZTFLhfD4P^>G~of94!8aNUj9v*>VS|OIx(BIiRI^1&@_JzaXdE@ab zs223oK>`wc2EY{?H6N-OB@GE1z}~~r-kz>VcQ<&PaThuP-1Bw!^!E(!r#Jnb1N|dI z1HCrRE#TNhO6S06KWuP=6z_0fw70i^v`;`OQJN!lKvDviB!%P z6g>il(l24xTtI1TyF3!>C#HZ3SgxsnjE-ZGvtvU8k4U*E@FAQ z;m$G)fnBlAfi4i3VZKe#shU9|J^kPYTD8eV0Cw|xx?=rZkzv?EXQh*@;Q=U6%aMm- zee@PKD@ICI?LrlW>!H#9e(1ZA;gRSFXp-93Gu)|H)UTSJ8bxLoP#I=s%^IrJiE7@c z4ppLBWm7vMBS!{?Bb_h;LsfM;(h-684wjrlEXUiSi}4K|(rLe1KZ;5nibT7*Vvt2- zEK=Vva9y{dzbke$*3}w21U^#kj&p_83s(WsPs=Nb42+Iw7p3NlGV{e!^Tjgr#d7mS zx%r~Pd{N0RQdyzJmMc{U^`5GPdZlWiUa4xRSE?S^Xadq`X~re38uS;E4gG{BLo7K& z6U|XI7ldhyG4BUO$x$W{9T^E-9{ z8uj)JgXzVc4WM*gxGfxMs&9%kHZ<3hQG<;|ZKH#|v87PCQ%tP-LQSEF=%Cs5uZ^tP*jNXu>(@-$WO7Yzl|~wx>*}{t1ynYgQ9|{nF!h=gWL%fp?w3Za z_seYe%jkVCDVAxFUbCg4u`Uu`R|C%426gqT8QU9{LUZdEk>+q)!&bNtS*?*xEp5bj zYrswo?ZD5@dmj_mj%PZyN!TKYP4>XC(TgJ(QMM)fAIk>!8zxw8I zO=CT1$jJpAIk})ECl~bOFc?Diyic6*XMyFE#s-JT@R zZcmbDwx`NYp5f=i{;QZP;;1o z`r2BJC6$6$(}0W7t2Jf>lfn83E0f7+-og|CC76ts`n3%kn>CeM!*wk>O}jD^MDgyU> z>T97#q&3urYuD9BN{Nv`w}5(WvRS%0iwshh4AP5(W)9VIWN4=0>QkRH*6F@)AApvtCj?FO1*^?j(4mO*L=#cP*_R3FQv{R65444U286{{hwJltbA z)ypZj$;+82W(x+^J)W|v9?xj%@&1N2Tfo0nf7UKkf7ULkKL;C{!Jlp8xIK@IJN7&> z?%4CnIC*5;vGb8}$DT*V9eW-b$IW@hI3Ax%#_{-EGLFaRf}WgQ(3F!)#_@OwWE_vr zCF8g`myDfc9JlA$?Me9T_9S_Bdy+i6JxQM3o+Qt1Pm)LUYup&Fi?nTwY-z2JY--%n z3c4tbty@ZAl!Ju;P=?=V7pmWAm(*|4$rbU@<{Baqwic`z`Y2DbTVX-OCJK7hW*T{e z%^M@k-$_aaP|#viLv5tAw!O9yF4D*ayoao(s|;9|(Q7J=-h!bxvTb8a9gG?jr*#d= z$A$;W*S4`O+(-s)XgMN6zt*gf-ck<>zBcIb>N3ek)K>dYs!B6c_|+?BiMEEO`j$vz z{aTP;57SVfWou;3rnTY7#!YaG_D7|zVQZwhejC`DP+$x&7>Pb(`$st}DJ_S_C|qoM z5TN^j)w!k|Eo6-$VAbn6nggiGi_J{x6GcE+qwk5pWA#W+U#ti=z(zYE$}QSk3;PkR zu$!j{FkkyR1_nlkM~0$<0=nF+fx|wR`H6+?tC@2wz_w$9G3T3R^;M{*U^N!j3mg3K zXw#S>3r*w^Z*Z{p80=I+rP)(f;@Satqp&FxAz?E-u)&T&7ZzHDIwB3)V1^A&;s9Gl z``f@$If}3qnyYDJ-Im7s90*Ia7iH#!Qnm~2K4F^xGn~42)YI=3cERK^7#)iC#bDQz z7-5(;)lO4`vL?pD9w9=M+6yy+@o32QfgySZ`S!&|SepyzEOP^?mX8-{wy4c(u+SyM z{6ePy`%Zya|1bnShC4fB!^1svJ88LDz76Uqb-w^1K-+`^;FYjVAfUBoL9C*tnxBs3 zUZIaz2etvy!It|6x@x1H`(w1j%(FL4oQFd%@i7zyWF^*tjE^?!19-ZTWz|^`M*001 z26MSH+TR)L^$JJrI>Sv}9iVyR01W)rdP0Vd0h)(_iNT723>^bB4+9g2k8IJ!x?nfO zD}2l@g51|E2Q*Iv%rmLl?h6%iiCqYA=t6+z34w{psyk%p7@&EW3OfcebPUiuOr;$I z89D}N4yFPoaKE;lNsM%jO$K4mWDuGs14d{|{VE_s$B^Nh_!aBk+FVcpu3^QP{D$1* zVZb%$Mk~?tt9HD}hbs6!RAKialA-I#_n`{#3#*HeS&1@7`{(b+I@m#=or3F zR6-z`e)Zb3414BstE>~29a zbPV4uO6+byGIR{zElQx-t@Sba0lAq9CxlAj!G%O7z~X*!LoTeo$zmCsZotw#ZL#*Y zpc+`Pm?=(5MP6|-U`F7qk$|!-?}|7FlgJ8kR1*p>_ZRDLX;7NdU87XNKYz z8O7^-JQxlWyz}ph6-AHsL^}6J`}hA@2*s{*-n?bc?&^Baft35TVI$*I@tRt$zZVT=hf%byeiTk6&`<)zJ zbtQ2SUbUu~K~R(nho^8Xt`|3ug26IDvy4dhKyMf9tH$N!U~waZY*LGb=gc8h*>u9L zUju6^V{KEbwQs-1SzznGXt03!@(MQzE?+|yA%EKN3 zybFyTj`c@itDtA(7(Cc^9t5wUs|`}DkLA-B-jm{4p{7wL3Wh#-S!)tSJ1D%BwPpbz z#!Lgx{}5!BXR-3^B*p@Zw0z8Eiv^dR8e6 zgsaA3v4u707Ng@ReYZ_^&e;aHmy&cpErm2Qw1in7Xo*~-CC1SVi^JjwvHmEvK<}_> z0ngAd3^`DJH3zDHj8*?^7%7Gh_eF;f!uqW*I?@TS!?7``8vnAS2j)P8W!pemIg=5j2#_;d3AWGGcpu|Xd4J4gUr5I&%Ps_ zBSXEB!GT`dC+JE*%VhJ3mvQxi9|UYQ0;7#^jP{||4U3-=KTWLs8L+Z$AyzC*lzNWI zsYnZxz!Qwco5XLC3VxevY>ecv zilXlwv?xf99UCmhA|v|-M{lw5JGumEcBryNAE+|yLaR|r#?a$JGc0~ryp7cIc3AV+ zr9u#DbhLLQ2Od&9i*w=CZB{}K&;T16N5~Icf2q6Ghy8x%Sn>ocj z;JbYX=_d&UG!>S3nr$sz->b4fStW)!<34HtFMv33EIuGUn2Kca`xsq=uJs{N`~gPS zq0bZQVOV-=VPFsn4hqCafMN6n^hLt_6X4L8b9&D{M(Q;>63c-{Xt2^&EIum!%ny99 z)dE6UV3=K~7A}U-m(Z7q&|guZYPMM@7Jtpe{f17xYWNtllA)v?Rff@5(Dg*%AArS( zM6*hKf=T=nZ5l1g41zT*_15xpsxkU1`Wlf58!6LFF>6+#e`7+QhDR4utQx!yuuIj# z)G+!w`UVmEEHIfM7Mo)6pG@w*V4P!7ZRC-|+(4ix1hirFO>_g12HPR9>Z6%f1z%)> zUJ}qeFkBA#gXq%{c-0iip-~)KIASCxb_kZ(i!C9D)wx>*w9}e*1|L3%^jUFgX_1Od zBl5_;6{8!O&%S}tO^kXAqi-?l9gM!ssP{1X4x>K6=w?cJ1dMKBln0|*86{!#T}CMw z-Nq;%Mz=F66{8c3O2g=TjLN|14n_qrI?1R>7>zM%3PyJ_Y8pnT7!|_kE=JA3=x#>M z!ss4G&B5qiMrC7kAEV}DbU&jOVDtc^7Gd-tqjE9&KBMw6dWcbl82x}zMHu~%Q6(5X z%&0Pq9%0lnjDEzZa*Te=s7j1}!YJ^fpE7DCMvpRTHAX*UR2ZY5GpZJ&Uofg3qhB&= zEk=(qssW>4F=_)wk29(XqhB*>BSybr)Mku+%cxe2e#fXS82z46+c5eAquMe0Bcpa= z^aP`JWArCRMKF4jQBjQk%&1O`{=%pjMt^10K8&7XR1ZdfW7I*6o@P`ZMt^7207lO+ z>JUc%VAL>1&oXKhqvsfP1fzd4>KI1!M3Ve|r{ zK913gjJg=3ml$;^MlUn!6BzxEQJ=!-6-IpqqgNUAS&Uv|)Rh>$&Zw&~dV^8dV)Q1X zuEXdpMtuRJw;A;%jNW0?S1@{)QD4RAJw|;UqxTv0O^iNZ)Qwm`jQSQ91V()a3nHU# z!GecT-^D@-qi)B7#HjCKL1xrREGUe+6ANBO-Gv1oqwc|ipHcT=A(c@NU;#7g`&dY0 z)DN(b&Zvj6kin=QVIjb%pI{-#s7JAo$*7-WVG^T$iG|6G`V|(YFzVM>n98W%VqqGi zevgIejQS%MLX7$o7P1)iXDrNM)L*eMlTm-e!YoGp9SgG=^$#q}VbpV2n9HbtVIiAQ z&tqX8qyCG9`HXrI3ptE>84C*-^$HdiGU_!fEMn9fSXj)cx3G}QsCTfC$Ef$Pkk6hP6952gR4D>C?B_q8k1uc36s5wbe&+g1u*I%>r8h?HlqUhyefh;dw{#MP#XS7 z;@(}cX;n_7B9%s>A^0B<+!e93Cw2&X7en}_#j@N@ho!U ziLfw!Cr)d0KjU1?kx5sT=3r6xtR?PQOWm`Uxo1^P<)&K8+)G{Vp0%8@=8a?5dUjah zbeL7!x|6J0*B!HJUw6!^h21f$Hg?CXTG<`5YUlA9ngqlayK6nd>e7D+t4seStSy6WK50B8#F}w&8_76~!w+JGpDw47>`d|I`9TAvpm)=bW3L(CFyA)rX+9Z)P$N25shDW?Q9X_ zbkLP{O?vQ#vGP`mss@ymbrlyzu=jbM!>NKvucwA`XmmE;GPYcfGpV9Xr<@osuivP= ztSVZ&^PF8}q-Ua-IESXBV*@!VHEzL#lboPpjJ*D%7EBHkja#mM-fCQN#;VrAf~M11 z;}%WMVwrr$!Fvg()pZ=&nlNh~=FlD0lV40rJ|CIKtn(eenKeGm8Tj_mxU3c7jqmiV zj4^}qn;68Iy*eS2>I}4p@ZA|CF`bMe6WYTzg(cM9@V$hJjW^5b$KF^IB`nJDOYR_{ zAChBYxGkviIL}I^BXvv^cU-iev~$nuu=q5eEhD=I4vSAatHa{c&g!uEw6i)aKJBay zi%&bN!^4xAb=-%icxH!(r+8+Eho^XE)xO-p%j648XNQNUc*zbAPw~tS4^Q#T4i8Ue zX7W7X@bF}3b?LuEs!RVRtSpUBuX$8xh0tmNyWR!{I z%}tcaI7!MFdBbkp0aM1xvz~G8l=1LZ5|-nrjE%R~r=3!D7Nj3ub=Ju|9VRNwnCcQ~ zZJc6JF$Nu^Q^f#4uWe*1~)Il%GMEi}^MQ6~|~DY9Kd%iP3sSLEwa$ zjfT8nv;j2|w%=gX#Hin4)Xb4@Phhl(QBPvDnNfeisD)8aVbsc~r!i_{)H4`u zVbrr2ZDk7l6Qga6`Zq?~8TB8G+8N&q80}!xOBn5B)c-Kr#i&;?+RYHJW3-3my@^qT z<-Lv3UPir(QIt{dW7I(@31QU9C=sJBMx|gBW0Z_hH>125?PHW5qy3D+81>N7q;!l9 zu)F|92N{)#Q7@w=W7Nl}sTlP$YC1*(jLO1jkWn)+I>e~iB&<}6ej5LCUX^ZnjgTlc z))k{6Gz@Jl&BJJv)g=d`!;D&p(Gf;1#^@-c@-RBar~-`6X4Ddl&S6wBM#mXdiqW}@ zT8hzmj9QM-M;KLs(fN$3!sw%nT7l68j9P`!#~5`MMi(-w2BVKNst%)z7_|nYiy5^J zqe~dI9-~Vc1@YY}gVB)^0kvrHCR|H4!uPbQ)gYC`45l8&PFtKku24=~%c^k;;)3D| zC+B;GV-TBUJxbov)49K)e0&Ex=mBr}^Sh`I5gdf#OpA?3Mp z@_gNBUX>{zT@Kyc*6AR;*>oa?6VPuP^ssb=bS3FDSAlC>9gwbM0gSBqG=r4Vw*6ct zuw6$Y9b;Xiop1_lf!%PWmd~50YGUaN(ic;u&q!Y)t)~7S7*R}-z7juZEYk)JEPa*r z=C6TbU(ZAy;#T(BF2~XhO#K^y>!wVULKIx6l>);m`_-}GfzhGPSWkcVKv63t8+-b} z`rq*)AJk_Bd;@j_&UQ^Rw}jdaVZ_{urCX)%`lXwt+sIJe$G-X8dkjk_qyuD({+_EM z8=!PWItk;sre1>2M=KJ9C1>kP&jehwH{9iuPDyt|6^OQ-a0X+!X;GR0$oarDbc%bW z`}`p5ewh3;^{kAF^dLFMG!V&&l25JfF=CvpPL|l_!~jP4w^h0+ESieL(nHb@{L=N( z58-$tOeYbT;%ExTqO#+Ar|~Iay6nK{GPYQOXlN3SYyWyEMxQ{RB+Ij(Ve~1+`3sCb z&GH_@=rb(uaf~i!6fD(0%P3f?U%@C?s$a>dC&;9oyAvWSuR>Q7v4183x<*H%q2tw9 zyidHJ^t7j7qOsiVgwK7#)5DsSN6GEKTZ7f9_x;0G6aC8>un9ko^#6GwlN#)^<#cnYWIr&&Npc_ zIp9Mp~u(}Z! z_#uBG6v$bBDe_|Qxg)TOZ;5rom(Qc{9I;|Chf!NNnbz~#chK20Ko><wUGhv`Kw z5YSS?ZEAW(hB=Qr0~A^ zBXe?JPygs}&c2}-e7AeZc!r>g7(BkL&Z$T_zL-BXk99Bi6|&as|!jt%h48SNN0nhMKJ zlxZidMTJ}U>K0ZBLp2b*|~<-pN{%}miY#tCgjELLo8A^N@T99Uvz*k)8kZiht@ z9AS}n$nZRCv?=}UHbGd&COFh^B`XaM2wWvS3DbuRGkm_$F51Vr8sN7XI-}(G0@|WO z@ZGffqn$DOGaHHwr%PuT{ldPUAoHdi^P?2G8zzh#vc$`=9D?T@&Dx6P{c;bS!;;}~ z)(3m`MKrcnk$a&6>;M_ffa5lVvp-etlLvs3{sD){WH^?SGrs52<)l39M>#UMkJtbo zDK&k9q7DuaoBA=m#PVVJ2(b|CPNZu?8QYLlWH`#~-3C9K+W_^0o@-iHklZ@;j2sLm z$K`Wj_LR?qWv=do+GI<72@Wa2=zhKrO_Dzfy@5<&ljM()Co9tj5i|gqoe9YNGa@iU zhvbiwGA@FVvj)qT5E;|uOJShZv^MLc$e$2UuhD?CuDWX0tE77iGbD8KPx<9f%J9@R z-*M4Ff1?B{G)KOiROqu%p>446G+9^IsJmxqXr#ADMaWmmSNYLw`Dy_b8CBym+lOm; zzI-iN&3w+XSoyFF@p)p1FM#(zr=p+pV@qYD2dW=4l)of@*)N|Xe+9!2XVwun{3>*C zgN;oBiu`rxWo(B-K$V<9kvkLG#ekoFQ@+739F}iXHH(f8!;>aC{Acj$OJ89Bmi%qM z+$Dbp3rCoCw~*lwW8pZvybZS7*+_E&3m;*5cVOWHMvYAtFw}zOCtx;*8vh9k-(hTU z_~lkc{T1FrFmZo_?RZB09k$*X^$#rE&iI~#O?Z|EhhOesdC$Wu1eW(-*qCS3i_j)e zY|bG3OpC=w&+vj;UH82#|BuuR9x!&XYQF|gg)9$_*WAhUd<$M?u)FWTs|ltjJRzhJ zJ>h43hUq_8{($1(H_4GN2NquND?sEFB^*50My4~<&9-7iR6L-y0xvuEQf(BOHCE2( zAXdE8gA^aUi(xn64A0%PB1#&(*I;>YhUY$(7lew83>cF-Ovc5o_Hd2g(y7MEBxN!z z1e7T-(dZ8dmWM%Y%Y`0IH_z<6uP2%Mp}PJv#xb@gQKl)=VVqDx8M2Z^myF}d)Rx5B zeiPkGRAy!(NtxwGHDoVs0b7)r7R|;pzp+QCD0AV(81)AQUcG#bQSj>J0!G2Bmya?E zUcH>pD0ubq5k|qQm-83}uU^h&6nXW+D0ua94x`}J%h`;AS1-pH1+QL?G74V39AOl^ zdO6G}c=a;MC|F-k(tM6Sbu^70Em@bND6p`cqI;w14w;sfI-gRj)SI8?=@VYk4QE}Z zD{GZ?q~RK%;ov(}{QYwaB%m~AB3YRQ$MfUbrvV-v=>CKPOPqXdtI*Vd8bjQAN7$%r z_CtkR$aAd><1XvGTc9^|6dV7QcomqGEpv^!X=iw(dBMVN>OUj~)B8N79j13>haY8= zSr?n6gYeztJ6C#fkOA*v{CWmllRYVN4J52ZQ-A~tW-CtzA>e6W?0~d~NQb3oh7P4N z;SO0(HYctILe4J3SCDzY`Jq%eg?k~B{3$HnB~k~5Q@96N8K1?% zgKR9ll1%4t?C}Te@)|5W!l=(-;U|pxJiH8LqP_^PjG2Hh!>e3rF6kB5rz+Vpyg6-V zEMLdM&lv2RrlkX!Mik{nEc}Yy`<7q13FZRfH|+9ef%8(pXgjib3C6w^`d+*NY;4r- zxA~OsDz`)VWZ$8oe?;AP$X~n@9&+PM$lqpAzNf%D!*=E5X*Gvc8`>Oq`azjfSZbCw z5_{bZF0YMrP4vf$plbKRCXPPJskyW!_xqIlln1c9T_T&H%J;!19|}m1vPCJYi8ebF z)6yQ!L|)|)`f(upZM^_}-5t08?{Y6Xb`)O8_VmGTw?%u4YT(z`n98v3oTB{L4;udj zwvw5~kHWLB1V@Yi$XXf}b(b+mc?=7GVR?^Zc{gMJ4OH*9naHO+0^80k>knA?J7aqS z3(qp@N!XrdLjD4q(u{fvwxSvJG;B{Z>KV4d!?ta(@+=!KpELO-%rano_)LZI3wR`p zn*Mp8@^9rou&>R8y&xcX39q#roznFy>nh25m9(*`IAYnC{GiawWJE0~fsqf+SO1II z<29HN$jWLb)AUXI*j8zbZEv%&?Hw@myP3$Z%z{uChWY>kYbfOvu=u?AA8ldq{1i#M)ywg1ug4lKKlX`_WHbjf`kR!f2eZaGyydjcC#*ttyZ*syNcd4rYvpm z&YJ;S_}&17-Y{)5vG6i0X)+dGWz-q zV10Ce)f7H;<6(DUeRMIq3+tl+b~g`;GP?`wqf6LbSRW0tyTw@avAeK7x|H2ribc%w zmcwMoehI;}Y#euMryAzKL!;4NiUd6DRI1lN!8L3Vs@FilHEb`b*FeGbGW{ATxCSlM z`%E9$3sbLwg8LQvHBfL3TVLvZpgg7IL*VS1P;gzMUjqf#x_*R$Yh6D=!L_a*q2OBA zk5F)}>qjWK*7YM4TqjWK*7YM4T#)2+UP(qC*t^Lz^(yUc zyWGNVe;G?JN-q({>#>|J!(bwMzlP;%MtuXzdl+>COtCp#v0*jlCB`CKV7*#y-o#O3 zSG35OSQlf1g_^M~qiUcBENL6)jJ3`vLh-^^%dX^zXJ5@fbD=Suh#QN>>U|?lMp*B? z+3)?1_m&LV3#+hTFAeiCsgAw3dB2s3QoXmsl-mlwwh)EiUx6imN-h1Z)wI?T_<`o8 z=wKUp@_{BLaR$w!eI4+NAuK1e5w^2?x59@I$+empU=`n_{kq67%-jv|E!-ix2Sd0wr6~lT(iB2ZX$pa-G=;EJnnKVi zO(EozrVwySQwTSuDFmC+6hcjD3W26Hh44=#c)tg+xh z1b@;LLO*E=fuA&muuqyo&?ikH4&nL`2XO0wHJ$ zAG6c#@Hw!B(t)%162`g=9~gPQ(PO`lNHKdI@HYWin2{fnCZRZX8# z)4!?d(`pKz_oDTMk9*M+KJ7)*XVvsMHT|cW{!2~&t)|bb>3`JpziRq|n!c!}FRAIv zYWhDleML=QRnynh^mR3TLrvdQ)3?<0Z8d#IP2W}1_tf-#HT{64Q~cLHN|S0rl#p?nxUovH4Un1rkYMt)5&T&MNOxw z=`=N+uBIV1%~I1DYC2O*XQ}CIHJziTbJa9kP3Ng8d|r#z7e1~6O8TA-$dYPv*Ci`2AOO-t0YR87m&bg7yyQ`6;YTCS!QYFeqLRcczTrYqER zrJAl%)75HvmYRmuw1%X@3lN4_E7ZXX?GC8*ahQ=wKyu;TLJLBT`FUf)mZpM7kW_Hn z31Mg6Bw=^{m=GNk_KgV#oAUDt#)N@w1-Ajf<2?!grXt}zl&J^}ig4IF1{owg3VCGj zoj}h8$r4&D3<`%JHxe}Re>T|kM*EuN#FaO;tbq0Lu3%XKYbW#f95dI&P`m(OnSDciBkO;R* zeJ%Os`?{{wH=LA$_zSm6O=#{*vrIEL=t|w_q!fgLe5gvLTa@~iuGF`kl!Cw$w@OXO z(E}ExZq}8$#YriMfpM$UgqqK))OU5IZgWx!0&YH3r7|s+I-x7|Jtw6g;^#wEYLZ2% zle$u4PD(*|k6WcCKF!pk2`%zkEJ}S}SLz`rrQp@STcswnblGN6>W8{g4?8IZQ3!68n$Xh4s??8k zrGD(B6a+;4KPvT8U8zT%l!9;zw@UqDBCCWEOY{9wSL!h*r6A73tx^-3W~@p*t}FFx zC#4|T#H~`ln~0@GEtdMduGAl#l!Cwrw@UqKB1&CtQR+!usXsd@1(6wUm3nF-N?l`7 z>TkMIPdh0EaUgD$nvkVFXHn`IU8#RKDFq=ZZk3vlrLMCm^_;HMKb@3MbXwAhzd2Rq95IQt#+Wz3ZeDgc*IPO5J2p>U~|Q z4;+*taZVqqQr|KwB?_8SqUfX)gjap2N`1$oREn;Y8kmAZCaGRjDd?fkR&5$aynPiBoO{N;F>l zh|f~tQyGUiRh$O*fmbB200s4R4_pM0AWj!UaU%0iiL=PdC3hkl?ILH3bK*pTmh*3M zEiz8a9C3jvvL4=M(eL-<%_uk}=JC}eue{(BKYGm-R&$!S5W*EiY6G80Y#=VAcE}eC z;!Bu$N-T9-0(t!iFWsQjC1ROTLLro}gqE;WT*fV-@{E;GC045?SlnYZzkqo6Ad2hm z!IVBr467oGpmwBwQr;gQy}%`&6rtuN<7RjB9HOt1BO=|RJ*fRJOmUOYQ5qR6y{O=dVp3b%>#@9 zU)-1w@I=rGpemZ}}qt9D#GSM@2QYWW3FwF~)0#8-_3l#wF5A_*yD zRXZPo*gRU5&V#}}0)OYzDt%nMNG)&#Deymp((|CeP)bM&$*082`NghdoVrER#f!zy z(qhxaOT;T^vFYNaq*x+RybLJPPU+$&fRZTnNuXq^R7e&t28Awxzf0loGWh!h{C$!t zcqQLMujMNi@1a)_duSed6&3k8@jBIic7ZNL8$YY_De=(ZX6sfOY{1Q+psxN(>79LCiNC21vz!m@o;!j`W*X^5pC0y0*2JuF|1AT`tG~R)< zntAn_d0EXg2Qt+I>Tt7oOI&BnFPL>oJmI!L((#zb4yvYP-BRm}w`v7LC)7G56#PB$ z4ro|13YaIaQ~cEurX@&f0}A9^nQA6uGKER&UcSz*EDs-p;^^}bU!qMPbd4B46W<~J z&;{6-iP3c&i`*eT;?5#J5`V0!UkkP(?GebkL;UHFkdk+&_zOZ3WmrU#2MMWh3sP34 zfNtVnijQ#wKF$RG76d+ingV|({+=W7k4)f`An=c;De%wYUpNAvVgmmT0-riffzOEl z;0Sz<3H&z*eC{*_!f7Usz!#XnmqFkQrz!A%;wx%zHTnHX@rSoV+q!rlfG9FO{8xNc z9aU*)nIOI04-z~ASB3*3Pp;)0jB1OI>vE_Mh0As1Zg z4*W0|ywn}|5iWSSJMfRV;0kx(A9KM~?!Z6cf>*c$|C9?}3*PDu{Ch5VyF2h7xZoY`z<=a|cew*U!3FPe2mTWmyw@H0NiMj<9r({&aF;vq zU%23Ici_Kr!Ta5TpW=cKxC8%<3+{CXewqvJcL)AE7d+?={0tX7=Cy|Kox`?GF437ks%p@T*+#74E>Valu!)1HaA%U*it^ z1{eG}ci=a<;Lp1Qzr_WA(H;10F8Ist!0&Lu*SiD1%LRYU9r!&i_#5uP?{mR7xC4K{ z1>fWf3||$De=l-}=iBbU0vCL4xGUS|JWTk zzy<%*9XQAZ|I8gYlMDWZJMbhf_%V0j$z1T`?!Z&H;NQ3dPvwGt=MFrL3;u&U@N_Qt z33uQS7yP6^Paly~H1JCAypLGYG!v+7-9e6Gm{BL*Q zY%cge?!fc7;1}G1=X1d?xdZ2L!T)myUcd#v>JGe+3x3@lco7%;raSOrF8FPC;9M^F zU3cI-F8F~{w);exR{a48p@ z?hahW1qa-LmvX_G?!e2q;K}a5%emmG?!e_-@N{?J3NARy9k`MUp6L!;#RboH2d?IV z=eh&0;DYD51Fz(QbKHSfals4Sfmd_Ei`{|G;)3(sfx}#Ifje*w7rew3IHiame)Z>|``6Ay=LSzYFgvh0Qkzx`em+?iWBq4G+U!~tmBKEmxRcAzQ~*;M6ThBT$qH&wS19_ zlMuO%FETF)kqvy21xbip&lkBQ36UH4B8!s{*~k}JnuN$EzR0CXh-~JIT%Lr;jeL<6 zNr>FU7g?2r$jy9_E0Pe|!WX$J36ZUQk!K|#vW+jYCJB*S_#*3)5V@5va!nE#^i`<)p$S%IfjwD3J_#(TK5ZTQa*`0*QeSDGo zlMuO|FY-VVB768Edy^1(fG@H?36Tf+A_tQY*~=F>l!VAWzQ~azME3JV9!^5!0AJ+M zBt#DKMV_66$U}UQ$CD5_#20y95+aBBBF|4klpzQ}JUA@Wkb$eWW8c^O~itx1Ud1YhKBNr?O;U*w4-M1G1d@{S}# zewr_GED4dH;fp+#gviVJBJWN@h_yqYia zhe?RMhA;AwBt%}z7y08PM1GDh@~26NypAvOXGw_sJYVE5k`Va?zR1Ut5cx&E$j6fq z`6a%{-y|XO%Y2c)OG4yV_#*$1gvjgpBA-Y?ft$dNMCn55?e35S^A@Vl9$hVUac{^X^yGe*V!58^{5+c9H z6`6vP5P1h*q?m-rlYEgWNr)Wdi36NoYQMn+Z{&jiWH0$mE_f3c{AWA(EiQO7 z7yMT{_-!t@g$w?h9sCX#+{y+2-41@23vT0r|6vEe#|3ZUg6Rjo%}w<_7rd40p8v9! z`~erdjSGI>2KFE>csm#TUprXfg4?-ue$fsVx!@gK@XL0vhYQ}x1;1hkr*Of$xZv09 zV2KOf%{AB?cCgF^@8OpGmL05c!4YoB@7Td!E_g2&{GJ``|pkj-F9#f&po9KJ9siz?E~DBgLW|cU2c2H2f5%$cJNeg$-P|g6gzl27u?4M zPqTwVTyQ@Z9I}J6xZnXUc!nL!ely%|ut6@^{zGma_S@ce@F6aEj=khrT(yU!x$5sa zm=n{Jed77iIfe$CNj$Pv;}q{bK->n_%Ii|$PS*%1s~ypbM4@4F8C-HoNouu zg6T=1n_aFZQ8zynLo(nj@% zcm9jK^w-3$JRxm6A?@;vNqh6hq}Z6$lb3(DbUs2Sq>qnDmySuFdQkez-O}d~x=Z@9 zh#r)#Z#EDGDx%6>=Mw+%#93jC5A6mpMrbNeLemZ0a{Kbq?4>e=Eo*N}EwYYC-VhXXrAnIq9!VnI51#SMtn>J|S^-7NnmW z6_AM%o~yXvPjO5Br5((E>fJtg6-Q9p3iej z{wx=4- zm=w3Oz3+ zF}ZL|F1AW9Ni5xB=y0GpF=yGByxb^iOs=wyWFAkLj-kvzkLd<_ERlh#Ps2bP0>z0H zOWHsi0?QLiw-{(cpfxe)xCYvAdInk{uT(uqfE6G4UDy-(GsoocDS55ut7rxIQG<4E zZtimeRf%MHOAbszQ{&S@UfzvNZ00;GLRxxA=H*+JizHMo zzK1him;)Een_z89{wtI>1I2y;*e61E05V7qZyC3JwrB=6>vY^j`)nDneU1m*w$JfE zQtfj*LHo2OZl6}YeQp@9eU1lCr+t_%TKjC(+h?1(eYQgTY@_Y7U0-O!{u6CV?>+L4 z_B-WWWaJV|PIwix=5E*A*8=w*ZSX>uAU~DfrjPD>_4#grx!tdKYIlVVuFy3*W-QT$ z__z`FdeZ>XrgxS$?g)zn=~itOaLYYtI@*cQ`Pb&L2ev!qeR-$kgYY*9e?xh&BFJeM z?vzKzH3o? zkBtX>TQ1F^Xcijv3VE5_t&#^met(q6Lwzxbf+Ihpd?IA8#*Xh*)zLH<4t$pOB> z0sb)#7?>Mh0(@yNG0$Uny;7seys<{*g!~s1&9!TJT{;Pp>{|bmIv$nXBzXzX@D5BUu~Yss4u>Zq2S8cL-S?+T@wB;pXJ5@pYW@;!k$R+)nd zWy<$jIrk>ylpeNnh7)qi4*;ihpLBh@hngxaltvZ)ekjePaC#_RGl9KTk0uuVUDB$S zJx?WwKAV`|+N?qJ@r10Zbu&U4RM{VdGEB+_LNHKT+BFyoQoe^nK@(qQDAVAx*ei&> zIbP9|LX)V-AB85FL{1J(PS~(P^l(CHY+`t$V%qy-Kn z&9j4`e1RL?+&3X}dY~q;rj`|Ddf=>toYu)K zE#R=2c;KYuAw$O>&8?OZfX(*=?@;9@f!ng5o#A9%kS~FJu*96u9BPTbgyxtmF*gK{ ze8#H6+C2gets#@$`)8`ML-61SYtW}c*(Ry;Lh}r%=9&eZ23-0+z{>5=8o(_-ZRKuB zY&EchLhSqu{8@ZH=x9CQhL(8;p5o)?j$mM2;^Hi0XwYf21;uyC!>xw4Rsevr+niQtxB(&O*+Y8)*}ue|J%x4ov;jRH=h)! zOvp*QxuszzIm{JyxwVdR!C@DK;N1u~?0-TFOcq`kf;|)7cs?oM;8Ye1PYO6cHpwqo zZIyWDvDaz0L!C}aY4GSeFF?lfm*AxjB*bAA@K@ru#ukaW@X3MI2}R1UlGjQ4UIaW0 zt2<^OfW1zFB3?I^idMPno#dLH+$RUh5_7(JQp#Xs)}qiN+E{Og7MU7racHsDSaiv3 zaoH(OT>?5=kVuBNj@B`Bs?*}pGV@J!7%xaingpWXRo}>E0}U_Z7MV?FpVg;1%{bEy zI}@v$Z9OfJ*w%`mZH#)R1!jVw)ooaXOa*lD{C?h;Vi}{R2UaF*5XEmUc)HW%WHHrr zhtY$WYDz+FLV;B-wFx;jw?&)KI3wURs*Sm(Sx(FMG_a&)k(1@xE?JItAwFYooh*lS zwY7D!0;LHpM@Ci!TWh#0A-8oD$_ngA$Vu8VM7q^8RkackssFbnD zPy%KhW;nGVbl4e8a(;+z9x9n3WA`w%svu<9KeR4iW;#l?&vi2$mnJ8rS-Q8HwVyR! zTUr(yvmAPv)!wrLiRV&c?>Vp&s|EK3GRBmtd3P(b^*B9c&Vx$!NohXY)l}vOW?P;l z=FmZbAEQT}B#eO`MytR~bA9Io7A5op**aWp3Cy#V>hKnwl&TL}bDZAhzj{(ypx4X# zgfw^J^_uIlUUZun_8zQNo9p!I&M>GttwMN)F|M2IJ$IaXFVgEh*J9c1iPt;(H0wRz zROK2dr%| zkG}m#)VJu)CD|vk_NsXShX@=~uhP8F+6wambf`^Ut)=<~tgVII-Em<~!_D$zb9_zKL@tY~q}Wm^ddX6X%?16X!UZ zSnC|tp(4j2g2Xh}jW;ysjMH94{PtQf;r3cEk@i}URC_Hr)9tlj0`0Zn%(T}6$M&-K z#sz_ciAPZAjV1inT{z*^T{w}}U3i+UYh9x(Jl)nc!fg1n#6ri`Jt>v(jkajQMq4xy zqb*9xXp7FY(H1!x&F+_r9KHCYw2W`!#S=F1;)$4eaZ)B;e5Osj*wMuNSz_^-8Fdzq z(_ZEL_R5`bd*x1~y>gRkuiP`;Ubz!!uiP`!Ub&9#W$%r-txq;>O> zYTdju-MV?MTG#qOlXqIJ>*9eX&#|3PO4a<9%b#$|6IVR&V&KvnrThqvyQ_m;&0r#JpqUGfuFn1%}nGPFJ2Mb;)Laoq$Z zr_}@{r`rT26KH}Gr;bXR0NzgXnxMof@WIjqC9a#G#PNk3-5XbOt+p?9ZTr&GvVH04 z+P-uGwl5ve_PKo9m%6rnscYMpj$?ZXTp{0T`!d(IFFP&Umz}Qd%O+s^vhi#W=RkRW zU*_8OWv*>sHjeFOuzjJ`_Dfyce(7o1e(CAje(3~kzjQp?7xHbt)V1xGy0-n&acob9 zz#^;dm$|n6veUBtveUKwvI*FJ*?6`u;@f_iYuhh#ZTn^8*xn1aFR|Kwc_5g0mbNT+ zmY0-GyEcCLc*ZBru*_=w3fIQ3I4$E> zoUZXJCSd%E@r=KWZ~O|^#;Du^};~C!v#;>#*zsj}ot4_=KRi|tGstFjsYCPjt@{M2R+W1wjjbAmM@!`2% zskR!w+O_ekPs{k#r)&J`2^hb6JmXjMjbH8B_|>kBUp=1jQ^EKv13BhBi50Gmzv8rv zzv6U_zhVN$UooEXSMrU&!nN^NxHkTZ@r;kb_^Si+&BkBp+W0F^%lIo#*Z3^lG2l^5|YLRbTXdk1qVh$z5C~a2GJ&8HD0;jC*;u5ti`;@hTNePkkiEfgz zeN5R23I^ai7WCAU0^hGSw#;h-S&0R}ik_6{wF1^829PcDNy;9zMEITtx5TEz0&JCY z2(Bk5^+30PY*p@9V%bc&y{dA4zH&iyeqsqW?RpY(YT8*4b%7~~5lp)dRXg~&3CDDG zPBHP8qH2Ta3yI6pw8LiG)j6F=WZHEx?X&}UR!^!6IK;18l&f<%;!ICql6JM6bEcb)(h=(PfFNp*E^j zwZuox=%_VGIRL7SDF>~n#Gf&+j$8GC#2->nzi2}GsO4)xYsVk4`k1+3h~{;IwJt_1 z%b>8<=}%&Lh^^Ai6NI1el{uHs@fe=8Twf`|Zwx32 zSBe_~Ly0S#V5PVra5y2xs{V#RXJXE+oVD;-wzV*+p7K$!xOAWLG5CzK`gLaIhp9>WUD4u znBAdeyay%AS3_Ey9>6RMik3h|LOWXDIkW_F5^~Dq>&NtraAAmk<4?INWd6wClF$-* zMp*rLoF(+6#o+@Q%GI`JfJtdNix;y;u(Ud@rC^vbK9{YYlhYP&@^xAp$;GrZNo#Z& z7N1Zn`CZ$$dfJ@Ez=Vyy)@W#(%UMoLZ}TR$GR(@X_HY=xC{#obV_zF8G9AV)4nZA^ z!`Q%A5-Op5*M&+bmu#)Q-D%NdI=-2xvo{#+ z9++h9;a{P;&I@E4&&}{b37gA*)pM8fH4*96nje^HvC}T6qwR*{gCED8Ox+c5_{gHI zYA_*aL*!ReG>z!ikM)S`Zl{$W?Huj0AxSbxT5UUQyJvh!iXllhNm^->6d7NV*N~)` zBvsoa?HykdJc#Rt@|r|d+C)WNh%(hLV6I@fO;(2sS*98W%vD@wlhx@$md~hSz+A^N zo2)Juviv4lK9jvlY_ei5WTl#9`AxElY_htY_V}2S2Czw1s!3L%P1ZgaveHblut`?F zP1b%FveHem(oC{)ZL)e?$jUIuN;k<`WRrEkg{*){R)$H|0-LOZE@TBYS;iE6R$#7q zmg;rk4Vk)>U$M~>hFSF&G)x0N85S)AYM)b(jcrs^KdNb2-EA-ieCvwN`T>(cHxs>b zu`N({&~fcys+MH>jFWXnk)N?xgKUYy_YUdfzI>fYg7OX9B&*K=GPCDA(j?l3uR3w@ z4AMkbhRZ_B=nCM5&@$5sV0mb{wgOOYf;sAG%3B^Pr@Y?|m791gLKWKL#`>kSk-(h9 zizdr=yhi@7y7K^xqRRjH+j*I?fh3y{LWUNQrhsDTBqW5IP?C^dfCO+=1R@C8(9*;N zlh7g{0!jn~g`;?iU_-EA?|&?3IXOMC-069uVmsvj`_5)JGn?HZC}2?XdAr}8`Mux! zz2AFNcgN(ue(_oNiSt6k!NP9Mry=SP&8NNU5S>p^YE*;&KKA5|KP6OjmOXj7QlIBV znkPPfal)`CUt|mP83f~=e38k|+SKpKdmjHt$0%oLYv09VtSmU|@sDo5q5jZnvzI+3 zcjO(~@rdh^1w~%oj{W@yyF}5 z)9Xg{*0t746gguJ-h-mg$)#qGAJKll*{A#7jW>#TMUx|5(d39%G&$maza!!mO^LXd z{A~z`E_J=c!}k?5<1fosnEgbpVZNv^{fSzAe^;0t5gzf(CK`wO0V?aqSdQqIoFj3= zAay5gh0Wn}0;4Mqp5tAl;co1yhFH3NaLxnnDk^Qg&t8RQrt!GYI*(==-}6M}SzFyNYV)rAm{pB^zh;O0((=t(be1Z@UP0` zrzhRnujQbtfo4v5Zo;Z;Cf9=vo3JXg)AfebtTIV=V`^5}GS5Ejw6^)m8vTH7G&@$C z?avq*S8et{4@2XsO|~l@jSFTsH?eiT(n8A_T~6soUA5Vdm%2t>Lx$#1Ls!+9?E)COs>bBRw6UwIgV`--Z=u!-<6fq7ku8c8}wH9cnXk5BS6IP#7h#Jq6&fN~zVP_-bP1vc?vbEvB!gCh!Ofmf+ zS>2@gxO>qR0_P}cz%H}3BzIk> z@93Bc58l&$o5FQ{wbAMJwWjxIH`H-Je2I>=o_tJx9`~O#980e=x$RJX=}9T~fcPq% zMttR<{AyIR8m*nfeO-;#ox>ff4sAGxON+kgZqDttP+fC&-^|jo``sL`MtiG1} zXTx$nmpP$ZMwc3QnLHIh{-XZc1+ITI+zX=5th>y9(4BtQg&qhie@%V$jq%>=%_fJA z#*=lM&5nk2-)Kc0is6*>W|LblaK~T6@Yrl}o2h&f&(ak?pdtDn`on|QrW)>XuQNLc zGi*BROwO(v&wSUJUV?!Ovf)12I$M9=GobVS!SCt*L63WP>&!0V8SWaaGduHSm^bT8 z&hgeik!qwmQX4#{)RDTuGfEw$4IX+Bs`0{Aoyp#?@quD>wy{2=pu2EYr``DFnty-n zY3rn&er=BvQv?x^0NECvoTC6XNuws%6k8}MR*n7|TWD-)vymR4F;HWWMw_iA>A@O9 zG`7+hYEwvWtuahv8;#*I$tutmXa}_CgbqMQAc7|!5I>@n|Ji*9qAh}MLF5PJFu{2T z;%|-aKy=S)TMPl9-#t;7Hb{*R=-Fy^-zW9C>oT$Cg>EoyHTwb*29w*5t%fUzer~7nDrV1k#3@iO?)iS=h(xu}?+i4q z#q24#X*u*=8bxTBuiX*bX2S(>SLz~SG#@GSEKmiN(AT;Z`kEizNj6#?jUlE4s-ty7 zY>Ya_HN?a%2bEyA*?SCoBtMeb{q<()VLm#u@oKzgwzV3sGn=3$csIMR@T}GGhHE;iAFq^CxIeW}zop4&Im)nO7HAC~^N;O00L#CSP-G@Ckt1e>HG#O38 z*y%%mk#4hDYL;fUpPHpJo2_PhH@nxfY4WZ0W(OF|=BPQE*+FWK&TOul>)q@=quB@8 zm411C1%7iSyWh=zwSH?QyC{gQ#4sxNiigFgsC--eO#D)^OFg8)QZ$u+lfIO`lI(J& zyk6c&+@~B-o|f#^$<_iZ*|k;WMGT>`pG_P{p-KM6b` z*@Hd^`YPxf$!?3Zjj)ZD?7`*1w*{}0>>;0od>3*`vWKn?-4c3_WDk!EPYF+_a#Q&3 z@O_d!-Jb49Unto#Ud{L@<6|m+$dodzl0CCHb7f|&WX~(jTb;Lt%D?12o_AQX=f~zJ z=ch_`hu~=CpmsUNIVL&ssC>ZjwBuRHUevv4P*Id*Uv$l)!bJ-td+~F{?-su=*-JW< zTvZZDWnoEWNfnhZmwZ@qT(Xy5R@$$0AeDe^aTTWzgvOz~Jtzoxg(oIbU6RU5(ly%^9N@%6c= zt*05PZ^BsC(uXa*J+oyR+uX?lO>FAzo^3g2Fr5D8$jUnUM_ose-_C4jsX|{(QT_vnw>(dJI~ zh_YB%r$6YJ-nsK(%f0PMWS5->*Yxh4FMIl)9mBewColD$o==;4Z*y4p^XRSKvJzG!zEHaCsok8pmTBfqAFK|QkjlCFkwLp7(G}w6@5yARigf{Ej zeX;7(4mW(Zy?)=gl=Z(z&DV$EV%Di0wwQ$hBVhym(~gPcpV`2R7!X%b;}r87BWJb#qzX={ihX&Z7Q=*1IC0^+4;#+0Z}92ZJAM7>oTA{c!n$toXD2aBYQI z9*g^vL*fdHbFj{4BbtFfE}zg<&BY&Am+}5=R5J;YK1|KYCyvR_xhdwkY)mtXmOf(5 z%`XWdW0Cc-Q#NTE&m@-6%)+M+VRQ6Nk|jD`jsz*5?l6vPhGEo)vbp-_BP%B~({SoT z+MIp#5!R$;99Dg3o4cPrCV`2~JiPi4UkbkZ$l}yXAk6wuUn>6k$m;YcQX852HZ zVZ!I^3gJ7JCw$M=3O}${gi{tt_|Y;<_{p+J_}Q{w_{H+I@T<^6_@6LMI4#^M{3g65 zoZ(i^cr3T@`CQ<8Ip?2oKfeer`ek#;?UdiKjC4mNANbSkMr=b0F)qQ{BefkMJvVSS>JKz`IZ%`5MKlmgc5OpIT z82xWPC}sv99D9NfiJQ)&h9BqABPa8rqu%2&V={Sc{O7z+{23mXAo1Y|N2q*(j~rLX zM~(ZOj~pMuM@<;VM^89J<>!2K;$j}3+?^*RZ=~`lPndX`k4>4w6H+$uv8h+`@u}bO zxU?30LRv?jm^OeXr7fe^)qG;w?K~xICr?d3#M3f*^7M=)JSC%)XJ*{Svob&8*;(^> zW>yi;&8p#(vhL@TvxoC3*~@ue_S-x^CxTDSnaQW+9N^P)E&Q6?L~hUB$gj;k!LOSX z$*-SO!e>l+k>4=6HJ>?o8lN?JFP}a6J6Ms+&&o)$=artLCNg)$>Dm?fe8P=kwaa99~v< z6JJ~SBwttfGr!#t$JaaN@H-qk`G%tQd}GmgzNu(Fzq9C0e%FGDeDlI^UbpC5e)ro!j*7juQZ?UEIr6~l?CwKWp=)&>G$X zzFzoDd6>phEt^C)21?3cWe5}erm*%(6pLpTzqL$JqDk}fD`y>*p`>v!jIS-bh+JX*T&5(h^7ul2ON4(n4g^F^)94=aaPYq=m}Akv4&}R?5?)C6X4V>>(|Q zwAR+Sq$QIUZp|faB57@`8%Rqbt*vz_X{n^C0o_SUBdvXajkI*q+6A5R#iR{iw1BiFq>WlMjkIFY zMi#$MS_x@mijR_3O4{g>NYctkODJhaS~+R)B~_%|Oxn1Td892RZEVSL(rzJbLdlDy zRggBmbRcP!q$QPhB5fIIiKQz^yOp$wr3*-_A}zV}Q_`wQOD%nkv>MV<%8<{?NlPz7 zKCd7xt?USCD@n^N+eO+c(lW{sm(`?Ymm@BK`_+5fg%sM%j62FB7`p;jA z6<@&TGzL#9n`wssl?b%Cf&{ofSI%@TVITvy_$f`BNqBX-Rpc&34$nkQ556ky>S{{CGmKXZ8yu;J- z_;a)Ti%-k2$#YQt#d5r7{%&I(2WefV;pZ;3RXDyXOBz(bIT9TN> z5-*m}c4d}0SDYu#7YoHA`kSX|w~6b;JKWkG^~-JdvfQr5%gOB;EjLRZFDJU}(JQT9 zd5NcHiI<;|kGhvTiseXq$5Rt$$*1+}D)-YkoJ&4$7kA0+sIDbs=N;?7#_XB?g9snK$_5%+A2Y`dX!@wiJqrhXp z-{3E(hr1b7m73V0fL1~>{l3p@ur54-@p2)qQm47>uo3cLoq4!i-p3H%>$40sE8 z8(1$4XY3ukdKdT`@E-6!@B#24@OR)N;5hIP;A7wuf@K6S9B=;#dVl_zCzK_yzbC_#bc@_zgHiurR;^2mlBC z01=P?8BhQ#;19F_S^@z;AP@xDfM6g5Xa$4rXjbOa)RPC#ei zGN23473ct^{raRs(B*>+$J0;5vfPUl_oIAi>7i z7(eoAjQ9x?PSWwT@PlxQ`Sk&=1|osJKtG^AFaQ_`3<3rNLx3nC8W;-10I|R@APyJ~ zi~vRgqkz%C7$6=<0LB92fbqZtAQ4Ccl7Wdp3Xlq<0qH;nkO^b~*+34E3rqqg15zxD&Vw*bLMGcLQ61t-v z@k7S0#h7_QI7|?aGcid_W-JxMsv5`u(t&wmC&tq7stUM?RjAE7rKrv7TECp@_ zRsgGkHNfq_CSWtL1=s=X1a<@afCqqwfQNy{fG2<_foFi{fER&RfH#4+fcJopfPVs? z0bc@N0p9}O13v=40H+B812`Z7R-h$;O+#?H3f&l+ORtz6Z)ad4dtG?LA{-N5u?T+` zKC%cO|4`0xdjJ3c literal 126825 zcmcd!2Vfk<)t=qc?%th7(w$sSuCmWX&1$yQTsRfmvL)G;TOD&d%)p z;O+arfe>2meMCU>;>X5{;V;_Vdn7s#KN?-$**hBT8SCpCIXE~xdRRe%faY`^>>Y{s zl^6F8jK+rtVtvI;@dL50Br zA$z?nWQ@gPwUOzb-9oTbk-VNwVk8)eEDtX7^(sQA;P?2BD;`NaCJ5=l+DH}fLzwYH zKH#quDZdW*Rc3y*!S7J{$NeC`hVi$8{BbkC*5HRS)O?BjI)h(j=5I9k9cF%u!9Q;1 zw;KFVrb+*HgI{Il?=tuuX8t~df85OPH29$`rl0z!hw-U@%>45WeutSqVDOKteCoGh zlm39o{v!sz%FMsO;CGn$Ck_5_l~3&Sh^&6W&R|F|^m}B+hx!UuseCH$H{?6a{7i#? z+|185_#x5ok7v5UuQKy<41R~1KiA+NH}e-5{E)|_f3d-@GV}8deutUA%-|na`NaR8 zGR7x<2&I|yuQcSV%=~JD-(lvjG5E*L{91z_l1%#78T=|Uf1|I@ zsy~<~L%I40U#u;Ja_Q}zly`{9lk)n!%pU58QG=gn=Bxb!k#98fPZ;vOX8yw$8#jDD zQwC{zfClr-e6PW8H1n~+?=|xS2H)p5>7Q!w^UVC22EWnFpKb7a&HVWW-GGYq zg2B(o5VU+db43$>j*0Iv@rz9SG!uWdi7!!pEGGGa8U2*66a-7dIjfJX&2Bm{IJ2^6 z@Z`d9(X5*N&D*=z56oFH6mP{#Ya@}Fo{T)D1bY1?bA;g5^^rVJxmcSU%M_cca)ZGQ zk%i#Cj&N=;Qz@*A2DzHn+}zkqQ7LU&QsnW7-O|{?m{4(kgIpR}I;-;h z-U}8i$jzMKCIy27d(u6gu52jJ9PxrsX>jXiQGn}+7^v=PUOc*^XixcI z?*;zS+})MAxj|oOacrL7Cyh-F`b9gv;o9dGu)Ep33;9 z?ZMzyu+Fo@UzG>;_~k_l1#!Vpw5&dNL2g(a^(l=o(Wv!=LNl88l=XBh*cuGBMXFi+ z<%+=$ynflN^8IbqM1HX$zbG_wAg8jY@#LlhnI2ipk(iov(qwD*3t{5!v`F!ax-nB~^)1kiFJX5kGx!V^F_LBU! zYxyq~rv;l16z{GcimUl7)ACuHE{MBI$LdaAxFc(>l>iI$z{Y0e3X!Hg3-HqVCm%)vpBJF>S`g`TF9V@?1}8$U88*daUc@Ebp>e%f~z`tk)5#w^X%fUD2+xp~mSr z*2(&XV|Z72cQm_DSrqY(Ze25VL$RuNkknhms)zbBA|I_QYg*qA_aQ!K2x%-%z;1}| zv?-CgvZ1}LQ;%itDLH?y+)>&;yK*ePru%5&tjb(ZBzH#3z7_FJ)eu*ER~+0+>&X{y z+tswbD5o;Mwx#K4^Bx*Mhs9khj<&U&STeY?`uxq+)PKRo#mi?7?5zYp=yI%`KwQSe z>Ym-K{xceSPAo3TsUBLJi7SeC37M8_h`(8SoSj%%)KT5zsS52}7OLpqyS?vdUq|Wa zCegpOc5lt#-o>Lw`*&84)wLGRh@@2?*<0OoU|?6tXs;aJ32}yZFP>f5zq5R>&fmSG zNKgjaT4o5EveAwS>xHH8N=_YuD~miF(d8SEwP8TfT43l1y`mGy6u8-toXAn&cy;vv^} zv~SLe^P5}Kro=pD`+N7Ds2JQ?Hnh7IM`}At#s=5SKGxS!IS>>5hsAxXh7O#Zb#&S6 zs{IWoXYI_`BLofk6N|wgJsmbVh&#L7bf`BXCxHH*z4Fxc%XSI=2F*^ z_?XFWTK$f0Dg(bkJhsgpg?K6Nk4PQ4gF8#(jnk(dBi9AKV3jPTd3O2cOx?N_9_=bx zBaz&hp8Zl|aM_-UBfTWw99fd;vO`M*xjS0cy`w)=bAGhCJvWk@Bc?aco{_Pq)bH~x z3YTIreM)tBM@FoazhkHjy6esrIJDQ-^A{^<5F^e1v>V>Yz!=8~a9t+;eSs64)DTO*n#<8?Eyswt9DC=ma;SQWGeXoJp`Q6eq2+?OQvI`pl{3QZ!&6mz z)pFx7^IuH$U$*K8&7V1}Jf*BWUCpXpYWcdhGCze_`O13L@~VC-JH+hHV15g&RQ;G? zir?uidxT8OHHE${9i-jmLHk-U z7?E;wN$QyvWc^w&cntbCF}?A`^cFH+H9)#Ykh@s>lwxvtrXr__vVYo=;2g;(WnrIC zDtI=^J|O_{+vIOv5}fUoq*+saEomNcm2dToTA{WaW=>TNu@J=Pwk3yWiBf3s>cYKs5xM8^_7m%1-m!mu+3cB-+EN(z zX2W{EnoRAA@m`jlUc5QD`@c zdSA>^$7QIm2+Ui@3VfkF5&XR;b8l{Nk0dGO!O;4Mr#8M3&nSs_`rBHjD)S1b$zjs5d~$yQk64KL0JNt!T}3tnuZ*TbsdTw zh=*$j2m8Vb$`(+T?UsV3!kQPoFQBmPX1Hf~u%FzE#|GL5n|fhUF4m`@83LNhyCb0a zJOzydqb6{UfC2<;=9QeChN4KtBBvtT#ludwQZhLkD6YR3xDE z;UhW&YStna2ayt352YgUFw~gk_K2pYTtJx0s2l-h8-jznNh<~9A3ma8Tg)a4up=Xo zT@^K3y%f+)w$Qp|INlxa2}g#92aiTZMh3e;ausB1zN?@$P#Tknfb!Y>uE9RCObhL# zxVOK5Y&6!{7cXvwT8M`m2fF&kMtYCHx^M&{Zz6dG)q#CFNI+umAcSI*7DKgTq#|Jf z*n1?_*V`TK>4Atd?m{Dgd%m9Df!>jW^rpXSaA0(Ju+JvB4Fa2J=^7jxfCX;Q;vMOa z_4N&m^$RF1MmbU^B&BdkQb-Q7WSA!S@YvvJZydnGv7_K9{SsEq1(d;-%cJoD;tD8$ z<(ewU>O3C3AU-@8?TU@WDaRihj*cAc?HP@C6VKBHcg8RjcE`I0yFp==`8GwTYYvI_ z4nP=a#U>X4Sk3S4jt_K4M_>t^-idY2KI)RbpCU(>tT1M+ZluUC;wVQFS`n z8HM)_7S3VD@pkHJe8Y!z+OL+6qSA+>vF`3Tu!xQ&>Kg`b=r#^?$B)Ik+v0~IMk?G% zuChkq8bJDKex=dDu~F@!%zRO9zF2O)SYf_cX}+j1UsRees@O$3%e2IDrP`q0Q;krs zR4ddg)eQAYwF4VfKq@W6xTHmc_CnauPG~aBlEXC70#yq^7{*AIcR}aWWbWC!`bJ30 z?LHc%x1rfV^P_TvM@is$wfl@zB{G1kwg(n>>;f$6>m32ti@O`a==w-|B--529BpcB zX&}7@>xMekQoZ7YXnA7p*9|XWY9DgX`<6iqWVAuvf1VVM-!fI z6;_8Mkj_wtFikLM6^w^LCcSn;do)sC-x}QjUNEkjHbYtIz1G%9N3_0SOZx_>Ai`O{ z0fZxM8=_G8SYxy`?t%*Rl1oOW*S6Q16>C>aF}X4;&LGmY?UD7-b(@>&!F2taX`4!} z$*rLtAP1Ht@K$hmFeyoptALO<+t<(%scmWi3pre{k;4TmIb5)l!v#w@T(FhH z1#3B6u-8(C=1AKnyFUrf?oYzA`;+kO{vq+Zk99jn|hbd^NtJ6f%DTq}Kgc!YAXGSm`tc|cdnU0oi z%n&ew>1b_O-?+I&GpQ|7->TEJDKkaX4%PUK`sPTqcH26wGw`$PwrC?XSgc);h$nea z*|sP&X#vex7invUhTGoI+PZB^d$hHozOl8T4q8M;V_l?fLqoKTI0>KD-N0^RL_|ewMBPCz@{mhSVP3r<>`Wi%RHv(qkdI;zNsph@|b(gS(~fCuZlvo z83oj;EL**4tu&R%^pY}SmDAJ`ZQEtIh1Mb%3ZBYRB?t?ON9tAOY;I|S(rV>ut81x` zHi7>Q0oI{umbA4;+M%anMb}WICss?Yxs9-lf@>8=xWo}!rGP10B6XW6!y5ZgB#l8z z2-$0whE^YA()Izx0Rhc#?246;79Q>~oEqg++7#tX74roH>k&^y)re;_jd*|Kx@{2O zYCLNfYCLO~G@gTvEfCMPe%#I@{f?bS`W-v3oWmpij$MxQJ9ZxFckDdUkDGZ$Kc2`X z{dgjm^y7(Ku#>|DOF3N9k0)v%{dgjm^y6kO={re3Zs*zkN#yMQBs{x63D53N!n6C6 z@a+C1JYrwd=16_CeRFhMTSIh9)3!FSMQLi=RtCKsOay>3;zqkr<3_urag#}|NQ}1B z5{c_Fj40VaIy(Bjo; zl8>0JwxM*DX0Gt7SIiUbjm-_M(WZv=puYizp+M{Q=(;WIBhk%U;1+Fs;n17PhWt z=2(F3$A{w1H_hg&P|d&^ENm1u`Qg!~DN7cb$s^v-P~UM_sf0qar>x|q1Mp^HOEyBn zR(N286@zXpvk9P5w6swr{82(7B!rV3?MjD>wdlo+)iMg-&0kgWs5?iu7e z5FcfAE}-+w6{LDTQKi|Vwy42Ew-EOWT>`8-1>yrEu<0?<)fFEZ>7~m_E6w_CP)Dr? z1=s?#LpUFz5|#-BwBD?U71UJnv(elq^b_yEGC(Hy^59^1U99V1oHm#R_KHb}aA+ky zhN6I+-ePL>KRd)fBJrKD!EXU-KN$JQXm`q-(1$RLNy_B_N?I0h*@- z1}3ZRz|b*3^Dvcm3@~&I&^%0)9Rmy<12hLy2?MxaTh1g-y2hr12xvM8&C>xrw55EN zz|b+I`zCS4nzuF*f@-&vhcGk@ zp*cRNvd08r=oo%XRM}&KFmwz*CaR#St+tusfZXKSW{-m^QydVQhq1>&l_?Gg&BNH^ zpvn{ngyvyLwX>HIusZA&eq=A6DJ-h^VNqod3&POd$PbGusCjR9Y&1p|zP-XP?75nP zgoq{@US0xmpbQSd+tYz=ukfT*0lll5Kxv)=2nr7@WP61_+QCNXl$UTrr@X`#I+USj z$PJzH5?km{hK}KePI-wfbSOi|a6_lOghUF=#0H|Uyc_ol|FIX(h$Je@^NlT%%1ew$ zqBIW!(P3^GrS`BO3?0J{i&Cg|Yk5p@KyIeP386B0a3MPr zU~<2-F%M?nWU`D+H(=_Xu~d6oPy-@Z%oeAlBd<6WFr#qRNI{8f!|@?_^*C>7W3p`2*U~}^o}q{^s9S0n=M2N*5^*WXDG!R*Io#WQARavs z2ft5U+PKT)0PPLBXEX-pdt(RTZ7V$ZKy4Wy$ajt@-$XbTi^UR>8AL64q)O}Q>m3qM z4$Z2Uyz}pl7srnEM!OEi1_t8v<(@=jK=VSYX09}bb6FKcKWWayM8h^%9$1=a5ImJx z#UP{EMn;JMEUpq)lN?}EgF;>l)jKMQOvyN!bU|%<^ zt0wTmSlrAYThwgfIdfPwHj{|!*C5))MBCM39XO~-7TVhH1nos8&LHoeJ)lC(S5pSX zU150Es>pg}v=O!NyTsk3@UTVz??U58;sa4wD(D?O4iC0nhahU`Y=dO$V|@C;drG1x zlr+XvLDvT_YfY+X1BJJ;Ru%x_%r)@*51WiShv`dw=ye8rdf*TxG;o~>vgb49U=nN+ zg4xS~xN712rHu)F23t^}kyQpA;hG6VY}*=ikI{aVzS|}%=WK!7OG&z(mPV=>YQk&} z)I^?96BAg5#Sw9ocz=v~pl?L=fM<9Fx*RCJ%7Nk^XT`q&dWzvA{jrflFn{Zhjdnrv zsCJAaYhi5F4}BWZ1qrEUa6P#q-6_14H)jH+sxwNZtE3^6sR$!0uI#4msy?Mpo=r(sJP3Xfm)oF``MI2w?-Rb^$?gKMRTnAa?r?(N7WxXgW;sG~Zg9zE>52yh;ssCVbQYUI206 zSbRu)I33C2H!->feaeSK@mm;u8eK=IM`7x%Z3Ba?;9x-F4ls;9gFZ`yzYh|caJcV+ zrE1#~@8_-ha`cA{A|KFKuxmR60n%M3PaSjw&O!!;Ov5q*j1goTtD zrafy`rGH{d{|t{VroC$LI>4?~+op!mm(dMG?cYGi1hM!Oi+^W&{{j6R+to%MIm{IV zhQfw6jBZ3X5pA#>0<%8Kv>NyvQ}kZ}Eda-b$sg=K9fem-(J0QuhU14}ioMjb z1+gY?yMT6EdFSxqgJ_?VV3xL1ky%6@*|%eKGmF_*FuH|NuVM5RM!kX2t&DmLqpvdR z9gJ?Hlt;kmc1C$Hx`R;?Mt3qw!RRhV`7pYhQRx_+VpIl3Ut?4jM)xo(h|y_AO~GiK zQPVKGmr*k?I>V?CM)xsl7Do3oY7RyZFlrt~UuRS3h9%fV? zM&D#q0Y;B7stBWRF{&7&Z!@YCqemH4j?s4*wF0B>GO7Zj?=h+hqwg~cqUZ;VT8+_T zj9QD)4;dA~=tqpI!|2D1YQX3xj9QP;YR2eijM|LR&l$B9qhBzp z4WnN&Y8ytsV$=?de$A*3jDEwY-55Q|sJ$5dmQhiRe#fX7M!#oN7e;?zR2-u}GU@3o-g9 zqb|beUyOPWM*n8idolVCquz(nvyA!xM$a+ogBbmnQ6IwSc}9I0qyI7LqZqxwsE=dx zBBMTu(MycF5~G(Hbu~t>FzQnny~?OhWAqxMK7-NgjQSi#Z!qc$7`@4;FJkl-qrQyM z+l;yqqjwl}GZqk|zJdjTQD4P^$f(<~;9=CASV&{k-B^$q^))QWj5>`4g;Don!ON)o zu;63V16c4g>Om}|GwLBMU`Blt3mJ_178WuY^(Ypy81-E&1Q_*wECd<#7#6Y_^&>1y zVbo8sFqKh1#lkd3{R|7!8TAV+%wW{7urQNRzrjL?QNP7P4x@gLg;|XHBNk>e>Q7jh z!>GStVJ@ToiiLTMdIk&g8TAh=EG;~L$^&GvY+F@z3%$%L9V zGoi&~AmRxb8@HL@q9lUGMsX&$&_RxDI$~1ul1Ld6T@(GKm2{{-%BB=LvRS zfS|r*o!RavW)z@+S47Ze-{9`7lx}|{``%rNX+=(EBGpEA$-B@-HqW~dBYWyyiD}xn zRS$kKJjV?+%f@_`VJ^?ZOb+(zGnpk$GEugT-$~NCyPrue<>;idO7mt>_oAilMa$fa zmb({KUFD`&E8J^c>0Y#giRMq>*9LZ2;cSFe-@4PRde@z>>R)%ls)yYPt3Gxota{m< zuc1&OGI79FA;SazeLn!{1Q=@@k>Nizw-JmcK$;<9KxJB zpBLw337>2QW+J>{*>;p<0zu=j0uxMXoPO|x$??Wr(|Hso#Oqb<$5bY;&)C;LfqnXR z{|W44+nbqCQV)~&B@>D0la!>DU>ulXx_HAaI~${(qhVsa@k%>F(^$`Bc+)3MhHSBB zQrt>14&yMPWt=ceaz=*%c*RhUo0QR`J4}pM`Kp+HqK8THV$Lk7%^W6@)20r*j?1i% z)eBwHnZQVTT8J6R>pC^1rb9#%mt8ws#3UVTrA?C_ykVlenWAa|6=hAug%j*;o)>Vc zV$$lVqZ}%ojkioJj}uI)D$^+^Cd+F#sw^vtR`0xER|V;rD5lP#Drw(9j!I3KF_9!E zsF)zH{iqp}!$cG2tDm=;P@OTWb?~6+bk>Afle1W+*l~znB54gBhq@-hT7)??NA=_v zvyv}I#xd)7$FF8hP74OUe>5p;L3sT;Ju733p!_NZb>^r}Dx?MjZ6W+{22IQ+Bg>@z zunl2Jtv6yXsbLe1a{941Rz*p(GUAfkN$7{O;ksxr=_lIchtQ^oBU?I-Qri#kj` z&1cKVs)57g(=O^T`Lv5VOg`&wL*+pH(FVX5Ueu=2d_$8t)u@VYcj#<@$=q{xs-2MAuj zPlQOf&klhyIo>?aCTE(#@`eB+tsWU=DtTiQ6*5keGC^Lqn{dFCiSoQ>oI7PQyqSdM zI4Tq4t@UZARGk&+hgY3#G7pEzGBbv{WL6s|UTJ;ux+TuRSY{co@~!7(nH+B<){oIL z5nhd(PS+;)gmLILxlPuyxJ-^Wv$h}6Ws19s5dc+G3srMIw>U~jJg;lV${v3 zG>qbmk}>LGloz7|jPhf2kWm<;UYeVfiP8Ct7r^Kcqp~sTW7JfP`WZDHqX9?K;>vFd9~*HrNbg zJEE-Jtbt?W(l(#eF2QD*45mQ+RH7p7Bzs6LJSx7+Cv`}>VWSglo81BD_2EDnco#O( zG-7G5w9gNBqi_g>0h2mWkzmhp+DPvOaV&L-_xPnwsT=wo@{xePFzm^NL*ekbML1`) z7&dS_Mt>{W5MG0&9_fG|3IaO`7n@IgtDhn;9~;-cP9VWK@tO4VnmuC!@OE~zG+bI9 zj&;X|=qC!hmri&pXTnf19p=^z(Yt5b|4MyQKkRLj2C`&n5MDWRZMQ%I(qRw$ppioU zfo&7n%+qc0;oewZ?*(K}wIac;@&(4BarJu!O|kyY?iif%jrGL3MhAzFD-!Iz&W!bu zgZ&y$K$n_LuzW?q`k7Jl_Y~ZGe!={O0Noi0Mj9Vokd8|i_@!ggh2WVJ0@`*CszVE; zbz=kcbDpIT(VL}{*+`Jy199UJv&JVAp+&tHjx9M=y-AohnfLjmOQiS1eoi=ISUc9+ z*S!wD1e>H=hZ7S}lU>DiCQ*p)OQjF`LCIyXBeI`-Bcn+(z$i+hMOi$XjXWf*?4@0arJI=fH-pqI z*(i+|xLC^tx>fe8VP0>%&nox^>?oY=nqjU9wHZQ> zxgAS)NO$_B+oZclSKZIP`P_FLOQ)psNgw?+S6Mbf?uv98`g6^^B%hB~B-oamt4}?X zNYU1CpHDg?-48_|)^@=ejFqNIX%Zmk1JlqbzAioJ2VLKQ!A~>KDyT>glXFai(Qu4> zYIUEn$JrWW$$d^7U~K=kYBz0*rs}Zti1aPLbiMR#INk`uNfd@Sn!>TD+{D&td`g&3 zJ21MOO;%txG}(@8|9U7!A4VS`)3YC9^id}HV~jq=c#mWBamITBqfamjrs|($6in5x zU=&Q%uVmDdWYEsr4Ld8ZLRS;Dzb6}XjfO_Ij@MxELGc@;r9A}$jpc3^eC`vT9@eEj zMsEMbx>=n@-(UTxT7sR(Q;bfa{UCgQnT=3?_oD*oZ+=uk{#i!;Sx){bC5Y*I|6uy2 zZMY0RVm|R00FwnR7HFkF6@=L#TLE@ycBlQAnEL`eb)@}_P%lCI)a13Vek;-|P+DD$ z#-_phnooLFdYyD5ri?TR{nOy;N6NuJv!yrvfOreSJvKrfrLgo4$$6HHOg#&^p~xa| zNUX*Wv;SKH)_U^b90jbLCQE+VBg3=J4(b`%3ljpcVQe5ad^{TNgt?V~wiwOkT;=PR z)1jfrumLnvuWLB=9IkL%$E>f{kNM@O%`5Rc-=x;$fDf&fgYeKvD_x#KKBX`iRlnlY zYCa;Eask=nvOGS}8kH7aV=%RaVI8LAatK<59$z}2nmWrT=g4pXJKF+V*V_l5 z&X?g?&^W|Jar6cS&iBdl7%37$D)og+q7VY!(+K(@;*FgU?y<)Akp3CH2!6VLH5 z96i{|3~gtUP*=obCFUBU-`ftu6f?^1VeI!rC{%p@u72 zZg4>0D(QDHe8@1u7Z~-TeVnTiew(2yMt(1#JvI#AO=~#T6{kP5p~!H$be7RB?DGjS zZpv{#N|SqFzzCBmUf6O7o^v#7JC+a1y>JdohR0bStl1aSy|s$m2L)gU$S4Dj+Yrft zbh%$11WNiV943?DSWbB2$feUsdBl&xGK7!V2p=gmeS)GM4iKB#F}=j{5&0_b!J_d;tRL)aAgedNi?^g#p-Kt^W*GXIPSjL;$Z10;`2q35i{@?}KFO!-65(P~zk zZBpb93#iYiKw4JaH0xE$t%W%f8u>^4@<(KN>RRYH>7c(+0tK2Ue}WX~lTe@?F!3~b zSGTCAcX)WTuUJLMSISrU(Omgz0TmlX;|trnYk8skDKeY6)-qXnw;XXDal~gJdZ1C! z&-t;bve5$7j~U9JlRxj5FO?+8n_|G1_4F>GPE+b!Xcn4PN&En3GHei zPH&WN@(V}gn^ntVVX*CauVUdSv+j1%9bzn;V3&8nay#p3 zPGR9ajCT(fE@9L-7Cy+RGo~pd8DbUre!u(x=~wA9PiJfx%Ma2=68Rfg_y_|%jD?Rg z>Jcnl!KiOz;c7;G2MgCR>U&uD9HV}Kh3gpwj~*M?JP{r}IvE9z9x+BefrT5H+|RLa z3!~uCqnQ=u*Whay&A=1}6_V&SVy3=Y5C!KgpNdkCiPPp}-%sK3C{JEQ)J zg}a&DGq4EHcyRdT9>)6@yh32S|G>gLqn?90fo#J=@G~uz7(K@mYIWZCy!<~>GI+q) z!;1Y9JQXq?9Iv^T+4&m0%wTulfL9aDPIyAdAa=sf_>9nhu>20i!EcfyUl=A{@GC&% z6eS!y*LtRN)6BMGMN~XswE{0Y_ET#VnN?PJYzQk}8bOK=-o>z+aE9l8S`Z}z-fJ)( zoZ)$p@q$p0(LrNShrzhS)f%qxTRJsZnW9XEiGVT<1{(bV!SXPuExFL6>E@B0_w^)G zJ5=X?MnA^pB+3kBCiD|ZC`(py=#+6Ho!XRGTW_LkiOTG3Bq?+JsFtjyEn<^0)1=vW z<~P;|6=goW7^Cr^z^j+{F$!M2T*4@L_3~au!K;^x83nIi-oq$(^>UI?@ap9vMv+%9 zjDlA$7cvT7yJ7^C3T%TY$btCu5;f>$qNj5?1zt3gOi(E^V?dNhw6 zE8P%QlscGD>LF>mL&j#M!Kc(K>&%bz^f52x+Oy8pl?_TGslAO*d(ivw7tt+{fYO|e zWMvMV(NCzPMtFXpixkQhnBHmYg{E561QI4a!e*t_4+U<6eis_AbiJ|-T0>`v@n5M| zfkD|a)~JhiMnsw?EbONKLt-$zFHkyQcvp7$QLY@uFqbAz@XB5o3QYMxHt-TA-QWNN z=Bj?30oO1UmB=-aFj}Pn2^2i;dpZfx3-i2ANDslpSx3=w023CkGc8Qu!OIIhzbMfF zeU-w5-~#$ynO*=rMpVO-CS5~G@V?PR)HgfIQRNskC$C*T@VE)#dNG+ya_`ZAy~L-ySAi)cW+H5bK~dmT?EvfP;8blZYZh>-wx97} zQV3PbQwkxHz+N98Fs-RWuA7yQ`XSek!5dDd`4d>YPuxHv`U-f5%<{Mj3lFm%_8KzC z!(qs8vCB_m;X91_3>Lo6C^(G!0j3HL;~r)T;4tp6G@mH_a=MZ$!~4`0CUO%Ne#l_A zm?jita8Z<7vG7xN?>4{kRTv?JpR>z51f6b?yQtpBL z$!bL7z^J+!QLuD3Jo+ZMkiYn#j4SuT;)4S7qO+(Dt2MMb?)QT+4`8W9+D!cQAhZFk z>uaVzX#_=k2$pvAZcpXXl6=#rJghu|<((2)8dbgxG5KgfdW=m~SxK}pqlD)6y=>%F zVAU5s8Dzh$XQ0o<6W$8AT%nF1gBP{E{qT!!vA*J3_)RuuGR#J&DUbQVVwl@~m|6T| zcp{eI!0~TbP5%^DrdgoCq2@m@-Y>AcmkIw0iudbm~;>RYu?T7VF#I21mb>jr__S*Z@OOUf8Cxg;8l({FnG|2sbY*4y-7UhR%*3yX9E)vAeLY^dWY)0*jdOU}?$2 zejmX!nVfLJrv}Er!(*{NiUd5YU#izY!8I%#s@Fil^>Y0hD7apsUjqf#@I@R|9w@km z6*Bc2D7dcFuYrPVuv)!O?I)iHXV--Cl#$PXtJgrmwQe7w;99qjP;jl=M<}?~?IRRi z>-G@}u66qe1=qTLgo10`K0-G@}u66qe1=qTLgo10`K081Xo6kO}}5elw#`v?Wsx_yL#Yu!FV!L@E5p|W=C zy(ewxiuW4IWP_IaE=KWQYmuaVfa1Ll=D}J=Ogjz5`&lfnl2?#W&w!v>O#Nbz1$b&!~{RP&Hwo&-m=H}Q?J9!j> zDkZxQTE_Z2;dewBC%Xw2x%;-m=Ml-Z$_%iAZ_$2pWCTX;M)*SRFkP7=KR@DUn;GE6 z6=)5?I|}l%Fxz|SPk%%P1_t40SIG}j!+ISA8T&~XrW06MZIENEai9-uA@d$s+o2pV zALSwurNN(!yzo(+Y_jPUHb`ZY{jD^G-K{i*jjS|CQSc{h4W)e87)n#v7D`jt6iQRr z5=v9p5K2?n4oXwl3`$ej3QAMh2uf4f21?V5)fBdX(refNN>kYWNmJPTNmJPRNmJPP zNmJPNNmJPLNmJPJNmJNOK~vZ@K~vZ>K~vZ0N4ix0;?()32%NJ!*PdO~=*rUNt?VruV7o{c8GvntokP zA5_zCsOdv$`mmaQQ%xUHQ}}2YEgyU`jHd9xFq*>W!f5(kHT|BNeqT+0pr((h=?~TP zM{4?GHT{X2KCY%eRnsTb^k-`Nb2a^in*LHvf2F3sR@2|8>62>uTQ&Win*Lr*|DdLS zRMV%_^iOK~XElY7e$jHmC%5FRmlA6A(rmv{!t7`h1n!c{4Z>Z^;YWkL%zOAP3u#|kdi>;LYMQC0S!xbb*?}N4ID>;gef5g%57g z6h5~_(+kMom|#>1s7yqo!-s^gK0S`vf?6ab^(O`BVz zj;C(a1-eleIvEA;``j8eDNiXDPhF%Nb<)Wwc;Wc}Xw=2JQSWs!3f_IXHR}D7sXnWx zKA;|_+Y=5=e-If$u`>PCIc$tZZ^{QqdwCv>Ae>0}hV z{B~>9If$t%b)&9wG78?qyEW=lsmIi{x>28YG77c?xHak=#MEbWqdx0o6zop;e>Cdz zx=~+nG72_IxHalasaM~Zb)#-@G75HOxHW20V_$}4n7K(e>SiaSV1vlJYE-7hsITZo z-Rfi%Y)5fx)T9DEU@_`8-Kg80jDnppZjG8$^;wO&Q#a}^C!=5+&bw+MtxT|>U&N`!G?(cN27kA8}*ozQLx>@tx-Ro%q(HdQhh(sje6Y4DA?!W z)~HDhGghOX(2e?;lTonS#H~@koQ$WASUmMB-KbwX83h|7+#2=U$ryEw#i-xuM*ZH& zDA<|d)~Kf@W7MZCM*T@Q>d#I_!9EbTMor37pSBqFv~JX2os5DlDQ=CLl&7w<81;;9 z)Zd+qf_))wjha;J`+~)&f9gj4%gHF%58~FSXD1U=H&~2%PB-emPDa7jk$2Uo8!blt zPdDlXC!=5&%e!jSO%|hG(v5oA$tc)R^R60ov&E=ab)#N$G79$gysJjtVlnCs-KaO6 zjDl@O@2XK>u^9EXZqz#tMv;9^@2XL^nvD_#%_vcHG77d=y{ksuW-%&FH%f9c3U+n9 zt47^!F-p;m@;Vs>o5|i)qwcU6<=2f$cQOigv%RZE-Dxo@LpLfjxlw|cB?eTZs^J9= zd4(hA&pIPcyA3GOc=03tjVhncB*f|B47d-nB6$TUsIPnAB7g*OrWi_4S#U<2LtZYq zQ`ux!Iai#Qpc1THc)M$r308*1MXJgMc$-DP>XSdK@Qj$xH^62pTSu7?LR`aChBsw{@mk@89TXT)`UjhG2Ax3irvVlBkjdT~R7T@Yi< zd@YG~HA0o?b~RFGw(wPMO+jTVU*)zGRBjh{Bvg3;gza9w&cv|YNlH$GitLio!*(YG zRR{IMz9czxxy>P}=dj|w2%~% z&xoJkXS;z(>K@G$KPY~ZW}7KqCSF0a%@jXGvLzbD%Yh>Glqr4~D2Y-Z0ZOJug=F!A zV9;go_aXSZ9R5BGe;=U+UdfNpPw@>)jL@ryKePzFimJR;{InWBd%zZAjh~hIjQB;q z+T~12FRx$xjOu2;NHQR9_KTkdij>zceh#QKHI}ZUnFrGV5&+=%k`r`%>p8Xk+-A=QhCf@vGzUqoK!KbqQ{7|?rZ8xIoo}-%&%-C8 zIQBfk*J!f`T_Yxr#P^8bb^$gPp9h7{o~6S7i7%+F)fD%q z#c$sYb?f4R0Cth-+keFu)n1iuEfd6-#FrDA)U4CucigKs9t@aDbTc=gUv(AG=oT*c zb$8&eaKUf71K-L8zwHkERUX)b+<|Z7f<<@W+qvL0ci=m?VA&n`PA=H%4ty6E>~{yg zn+wM7z^Az2Om|@3@O6(T;0}BbH|K13;L}|2RCnNUE_k{-@V#8{On2ZjTyTy%@O@nH zYJI!I7krsJ@PE1B%iV#W=Yl`t4*WkZ_+#$CFL1%1a0h;o z3%UjF!8;}J)T?Lfdwx3Hg{l=3%VYxdSiaf?sq8Ud#o* z><+wy3x3rdcqteBx;ta6T9OwmWbE51fYFfeX1{(H*#m3r=$fUd9E>?!d)d zu-6^9gbVh&1DA5a*d4fx3(j;0F6V*+?!e2r;B0r`6q&awT7-oPx>dX@KsJvLFHP$%9$ysJddw3Ck2%ezRKAtsI29yoSTBmI=;&JDX6UHt6Y$R z$_Bp5a0)8d@l`HPLFIbB%B3l&+`w0vpMuIpzRJQBRBq&}T$X~$O?;IlDX47Xt1L@F zWiwyp@)T6I@Kvr%LFHz?%E}Z}ZsDt}PC?~XzRFc8sBGn{T$6&zHonU9Qc&5>S6Q2a z%58j=^(m;_&R4lE1(iGaDmSE{awlKq#uQX`@KrXYpmG;qWlIVwck@+lNkQcvzRK1V zRPN=gY)?VuKEBHBDX5I{Rqjkd<$k`(T`8!H@m20gL1iaj<-QbDcJWp2PeEljUu9e`;JkD47krY&3z*qUP6jWZwSNVw)RG#3g zydnja7x7hIm4eEXe3jRvpz=L@mDi@A@?yTq>rznpUcSoDrl9f?zRJ(1pz?iumDi`B z^8I|3UrIsc2ly&)NI~VLe3dt)pz?!!mA9mz@-n{4TT@W^A->AnQc!t0U*#PssQfTr zPC41(jFuRemD{ zl~?jrKAeKetN1D(NkQe+e3jo$LFF}kmETE0<)`>6zn6l_YxydFkb=rj^Hu&Z1(nzF zRsJ{ym7n3Od^`n}pXIB3A_bM7S}$rMz6k+1T1 zDX9DsU*#WCQ2AxP%BNCLc>`bNpHonIBVXmyDX6@OukvpxsJxl4^6x3AyoImwpDC#P z3SZ^FQ&4#;U*)qYsQfBl<$qI9c^hBl|58wSJ749CDX6@Iukz&-RNl!~`DzL(@8YX` zJq49_^Hsi?g342Tm2an@@@rg`X($Di_wZGUDX2WnSDBWA%5lC*IR%yX@>P0MPCIuA->9)DX4sy zuQDeEmEYv6oSlNoNBAn|rl9g$e3kQ4Q2A}X$^|K?e3Y*;oPx^l@Kr8OLFIS(Dwn39 z@_T%h`6;OUK3`>F3MzlVSGjERD$%;M$JEak8=vUDC+$b%o5kjj4L?JF(8T^p>RKkPZb!v*i)g8yX$dk`1AlMDWj9V~Fc9o#ZMX9tU1@GdU+ zc{|v{1@Gp9U$BGIxZpip@Jn{E#0Br=I_woYSmuKFadUpn4pz9}C^zRf>|ie!yq^nx z%MSK&!7(oQ9Xr_11$Xkml3)j?bHQC)u*VK&KecWjF}k^6$qvrq<{amO6+4*yO1M4e z9xm8t2M4)1AK-%1?O^s(;P#vka={sPF#E}FJGhq@o>G<_Je6zq`P`g?b};*0ZhOv$ zxZo*v@N{m@eO&M~J9s7++|LEiu!BQf@BkMavV(KD;6W~UmL1G~Gu-a5AuibdLv9}S z+unBYVJ>){J?A-GvxlYm>hC(3CUMe2J9us)nEf<~lncKmGRBRxMRq0g6O{n?2p7D> z4$kF*k8;6zcJKl&_!t*lU^U#vg5S>t*V)0%T<{0D;08N*D;Inz7rfpMZsmeM$OSjr!8^F%%edf8 zcJOX4_(NQ9vmHFd14}K^X7z`6{)4>q*Tk+oCG9vR?eUCD`wPaU__)-YUvR&4F+!)L z4~$D68kau$u=Mf!rRxy7Px`!w9+s|eF%X3+qVRs{MmyqG15up@zvKp)JRsfHF-5vP z=s6ikzgN0@T)O9BX&m^cqzA^Ohv?-u$E8P&qGXaEGV`23WuA*r+;fr^iTns!DT+zo zp+D=^g^H!`sz2*?rT)WcS4vwY_#G*Dz`s&z1xi%MfGza5f_$R16$PYL1V4U;F6X+F z{>qf;0m^d~&zyR`4e2QeObcu8E(#>_GJmr=eXc2xnTRUgy-{I@Kw_9 z5|?76KiD01eIhsz5g(NPm;fG^5>^)2@9A2+9f+WH(w{ltr)@c_KgMeTqipdp@rNon z4!?UyejRXren-A&hM{{`fu5&Ka7xb!0Yy?jb~W7fFz_P8vVN0PaL^+`t( zS+Po1B$bpN%^#P2R_Pr{rR5B(5R{gUHD((~%CW|u_Xb+BD zG%haz1!)h;o(>Oi(-^nyVL5MHE*h6htlFEBYqvN$66j4XSw1eWG_o3(tF1km#}lD_ zD09%`x`Q51=AfFhaL}f}rsRgD?4V77t;w}p9JDDgkX&*?2W>h#2d$D- z?5Tp;<8tJTyx#Lgv`qOiQ`eZ&Uo*p!(D_PV&EY%N*3i8SdEJ&^+jR}XST2aE|Ryv+?4!RByRg>|mbG&^T4)4KSC9`=i-4y0XgEbZJL775ZF+AQF%bTkv~M(C1f z^4SC1z4C$lGx8z$8-l;#e3%i0JA`}Xv2pqM!}5iv(|!bkZ;Z?DIVE2*F25gW&$#@- zartuXIZ%8duozmF`uHb*{9)<((`k=S1bUGJdO`!Su?@14$K@-=}PwTn8WC4Em zVcBy!?H38a0C>@ke3^s%RRWR&e1!x2O#(15KQYT!Imq88B6AawuW^vSPed+GM83{J z{xK2BvGxrP@=u9KjOUp`c@PKm zuZchc2lO8eq{nw4lHd`KXhE_7e=Y&(O$2&4z~|in(>TBv+yEsG@TGj1=Re(4FfLzz zM*dQP=Rx^~aru^;k*~RMT)yog=pEqyM5F~Kryz1ikuH*6ofb;dgk+e^8f#5*U}4hH zTfWmOnVVEndh~SKEBP>qCiz!OA&FXWcStgsAcvsSVRl+gP#jHw?)qzz*$ySJDybc^ zWmr}MB}pa8GYy!kgrEh0vrdN;ld0YiM1k3*)xMCA%H13CndJN-zaeL}amz$Gr-#z1 z#`{9)CXG0RsYcoJu>3$^o>k{iQl0YGt&;nbN=lDfB_l~C<%d90dQiH)!$Vz_5z3$j ze>0R}GB`7osky*jtH+Y7zLV6dWzACwqE9B5w^nNqeITi*TCZ85ENbkxLRltb10m=r zE%h1<1*zPlp`b}FJCtq6S^O15H%^rGl+YBa^1GoaCY4h|QlMr4Wb_<*Gj9^(!D^n{w=w@y;`44 zDymlNjL-~f?PH-CCTnMgW@^^59r zIGy$yblA4O%Ntml9Ncs|?F|aCGz{Makhdtr;&lH6kaq~=C-Ao|FwX)^4-_XiZzi3g z(v=ajL(&5)lVdCo_UR60!2lu&#H_}^JPRlzFgLmSBqn797A40htlYLtRwM@`&BS3C zvT0wIR6AW-`>ENV8BR-fmZi0fK!da1pIP;~U9!svI4#+c(6Q=udc354%&gEX+8Tcm znq_K@vqP}Z!kZ6d1p1Pe%Q_{=2%Mi(l6n@R$r9k14sX_A5l~*V* zOw~6xG?!m}nSt7*`CF?mGjLu~N$X&i5pbAHJak&}kgnr5=32`Nz~Xz7cc}93K-#jN zo#o_R&@X|0@Wi~(JnD%*gyxw%F+T*4e8#N8+B^adwIP$$`=_gOL-61SbI_+kxhAa( zLJJJ7=8^@RI$Zibz$)!f8z3$J*(%+d+-u+mh4}et__M@((9wG!4K?!yJjExB9l^kc z(8eI9D>T?;VA*<$0qq%tFMxeJoYl}btuzmDFYr|7X(OO{$F_M0|^OO z1>%*&t+7O6&U|WMZBmu;i{y2Zz7_!w!|I9|C}6LXAd8ocsiIZyMkl?dC- zkfwm@H`OnMBl1h@g z43TE_bah?`-Y;K&M#&82nHp?<2nuCPGL(SXhFMNE2n}`?(_9dui-$^f$XGp0uPzK( z)(@@Im)VY*?PJ|+$EnF_X^tMPX6xrnRF{^?#vF%MX7%@+K=QGa_aYsi zGmL)ST<+Wn%DqG{_k4?I7fim~3(m6K3vC%YY$b4C?gftJhQ4E4AZ*LmVaJLklomL> z-G)%gGhAw}iG@xcB`bdt-B|B4}uE*3hi-^`>dmt>vD+Nu^hIl$DawCJMq@5O?jMKs?IW2syofdX<8VO=^fQ19?$@@`oaS`9e zize;jMU!#yqLf^`=v=#ak)w;X#$oL$76tYtceML1YS9GsRm`ui#gneD#gnP8#VOU- z;&WYJiziWEi_cAcEq1Igduv?muog=?yi$JcE^%5fbsQy@(0Am?W?)H1i6wzjhfp?k z<>Xa%!W?BupxyxueUrXflx!h|!NS;PV^VFJr7dxq^nlaK`A%CpX{RlnjMJ8;X{7KhW{$%PaKc)K0KiBn@KZ*LvKR5N2?^s{<)|ekSl)MLp)>y@_-GWKiZoy<~ zw;-k3EjZV;Ti~j8tq(K>XH~l}R2i$({GqDAv7S#$HT;?@oOI0wYbb6s4Eb6sO4l1eLn zkZugjvaGq5IK8rk)~202v}WS4J`As{6(}kn=kV6u^4_ww24X4EMZ4g);$kNty zmsqQy)O8hdi;o^2JBPNE7*of;~s0(d*ktAbLejSrS8D0N*0rH)lVS3Q(GtMAKP z`@Za~d|!69zAu}E@5?6geIDQUWv+c+=GymV6Zl?&P$;nazTCC%%g@U9!9^Z7b_ihi&>{T zE1k9@!3mlG>2%7i&aZIo{ED-3e#O~3zhV;3ub9aB<$UK?xORSpYv)%?+63(xj$oVVy&aZUs{7To(ubjyFq}!>mI={-b^Q+Fv`Bi7@{HjSf zziJ}qSMZ%*<=XjGuAN^sk@J1v{3@&St6e+4`mCH^eYVc8o`mzOCvtuj-}%+9onP(R z`PCCSAD-)#8msebTsyz!tejtSw$87ag!5}Aa()fp`8BScU*p>OH4`~M9h|>95H_!m zta9!ARcGb=RcGt`Rg-Z3s)?Mxn(zEouARTiwewd^02&R>1D z&R;zV=dYf~`D^*kU+voYt6e*P^+e8x#YZI)SYUSk8rRNWb5_n@bGFW3GYRLfnaKGO zzVp|(cK#aI&R;W;^D_-wjF+SOR_kI~561Zr@-;rXeF#25XRfbEU`o>GC-PjTePPau zaadxmJ*BKaMYpgAyzqIkKqlM6zS**eee1Z=4&U;zDxH_q5M?_^%IYdE`G}rnowClU z2xI|!in4QD**&hnM{C~*;KUPubqjF7RjikqJ!8WfIur4`(*|y)XEuCju zEU5y!ZOus~tq+@Zjwd3>8;d|zK(-d+cyisW7@bBj{G4J0(UnOx*vb(^7bg|97sTPS zh2$6`DTpOj>I2h~>t+S%HVWcPEJ%GI`MG&(IqIFZh+2%Q3!={?w@NDqHdjc!)6q#* zjvl=nQCNq)Gxn~<|>&n>nHBn2Q-`BfRQF4%-1`-T(^35y^EgR z(j~5UIwsCycgV0UgJ)YjX$9GB+niL=8oTQQmB}Twj>J}si;^Q)F`Rq$^+EKhq#A7H z2%`5V6}15*^z0j4$I1q$^P?7{z&T%-xEz*axEm&p zt5KsIoKA6r!$x~+eQXH0jjIiA;ws(TbT}IXN!M-;k4;WJdy>bFO%8PdV~zIM0iVR)AIN~G4ryGu08Y=oM}P8w-^EZkPac~B zPEQ`3XRGr90SGwb*@|SXz_(K2@St)je3o1N+P88UeA^YCkS~W%X2Tu`o&6EYPWaB% zW+yMgx5TP7OO%i6#W*e1<-_r1<&)#em8YeKeBBb+YRT1R-?vTl;BEN|O`FpLy=6An z7RXB44z2I7+5+LEk}~<4Ha&A*6r$gZR6Z3le>8GgXc;|ou6~Tr@(kJL@Ie;kT3a<- z4f(J~V*8G$cBhFf^j!%jYK*UOXmuo)(A*@g(q;HkBa}*h)AsGBZGnp9o=95h>y3)G zg`DLC{!VXl-SF8&R(d$xUmPl?hx@M!6`KzCmxQ1U#^HXDD-D%WxzC15O>$+SGINEP zBW-7(CAkHbuS4#1_;Lx29qkh(U`BZeLIl1=@cB@=$&BTp&kF1~6=x~@Q(8Kf1Yi`b4_?{k`U z(8kdrYYj}fK{9DtYts~+Sd(ICl1-Xc+cfQ;Sd-V#q?k0-*fhl^)&z?%+E{Xf*QBb- zrmEA0DpUCa<^opObalDVWh!C7T*MVNUEMBp`HUh4%w;UM>59A1FRZ%E7PPa!=x+Ert5qc zy0T2VGEKUc*mNCop(|k0m1WYk$fm2$g|48c%NT;s3(Pl>_4 zi#{J<-J+#K9dO#TW$P8ykF;85cbkk3-#VkSeh}xdn}J@r+_v%i|EfC^fT*f9j-R=Q zd+&e(gCcU()LctV)7%wAK>-&Kkj(`_C$kiHg>qprP(egfOY14-ZZ0h@m8DiznpwSG zyD)somMlCL%(z8S zJ~2cC$JgoknbjXGrfzfF$hx)wiX)yaP$kZD4V4=%PXQUG&kVb1-Sip24y~Io1L&@G zcg_IRom3fT^ksW!J@jRFYdwTzdulzMlN;k{h}kAP1I7nM&NjJEM1IM2B4)N>XJL=- zQ!lNT?$cvhFTtnYTJI|Vz0Bl|kEY7G#7tgYEVlC;-4ieOrWf-SNA;|uNLv58b`dS#t|>7am0OoN5qS25^)dhw<;h))AbOK>0bM`@j~1pvqv5q z#)~48$7~qKiz2f8Kg+b?+R_+^T+&*>1dkyi?eqP}}mM zmMS}2s^h1s_9YaeviZAQ(>FuL^{S#P+H~`8iOHi(=`eQHZ;v8Ce7X0G?&;?yxTOC&0DJxJ9M?tvBYdXV<=pS*$ZL}g)1@HuDBI0h!xbZ zbl#eU-e!dA6MJ2W$#pKSc2U*BFe*ANIoeFk2jCK0+NBF(%*t3_mmVTZ&2B<5R8^_j z6u?kbr6vcaja5}*cIkmDm|nNiG{N+7#@5q3vDB92J$`P5GdafURyglhau^F&T9bz2 z+P1kmlrZY)(`a$C>NZ4`{?YbfY&$|I#Rgwmqe?QGGIlJFT)KzQS$4Mwmer(^yadoCd#j$Z%c~yaVCuR3xw*fr zCP8xf>1?QCY}^Jlv70Qrtk^hPlEb+7ig7PNjbh{qhB!P4&DeQRfQ(mb#^q*DA2c-M zaPH_ejSX2Zfxc~V z>TX3?epw-^K2AEO9nRg(YQ}3YsnJ_&)sBVxC}NlqxZAH$d|b8Y41v&g#nGc$<6U9) zwrfM(QTe;yk~Kvyg_P zYpYDJ`LD`jzkGuBf{q?kPvF{+s;e1Sn_S4LzV@6la=-i<9Y%cPfcn?oeY8IMG2Fjt zeS~AUeYL(-$8c%Uw_U}#-xe$sXAiF0(Cvh2VY;1nv@pR=xEAiTL$AD*-*CA5p3&Vk zmv;9}%H{*O+fVDKXY-NPPsk=hi*RP6A2LsNJHfKnoT7U%Lq+lo!Nz4 zUsj&G!1<4=YeB@8wa)AX0rZ?8dcm;zU#hEbjo00;H`#SG9;{n$wl^f)A&oq&hEB8I zImij&3%`Cr9qt1Wm4=?h|G~5YMVYU-y7=0>Cj;*{^4%5hQRkIst{t44(ivy*s+>kBK)jyxGQ`V}U}cq`v<7O6$*o#!VlQs_KU zT9n>-=*7Cm6IT@`vti?js|s7J*C+@lt||<75M5|zYpx%DZGznxf($5tY731|w*odr zr!Ls6wqR0xb^7V7qqDBfM!LVw0G)w4ZMM3k2kES*v%bz?o0aqiIzx0e)ETOhtO1RH z#y}HJxB+MiG~@C6<&UVz|Khqj(AJDD599~b5J|r}&}yl6b)c)cKWqp9UBpQJ2A$OS z!l#WUS0$pgI!_bpUI+uqMzb5*(3xC*Y&4uf#Kn}!GXb!;IttRm5I0 z1+yUrv(Z|#ZZ=el7R<(IF`mtCaj##MZfb>Dg|^;;x3OBRZnlvYE0`Uu4fbqyt3Fyg zg8*+)c$lRDS};3A8={+Sq74zu4%LQwHoMKRt%unk9A>TbMrOh6Fm0G_wy8EuFdL`E zc{aP<;4Kv%|IFp3UyC`3o%p-kz%TwuQlLf|j70ZKWj$ zW)rnU&t@Mnv;=q?TWPipr8m)^qk$!9NxIo~T9ROPgf_yn*hX!db-i%*76w$C)h?o;5i+-Id?mnFHr z975@C`LO&vrGJ;t%I6fj(pKrI^r7@!<(%@BVpogQ`_;9S?p6=0w49Y$gRH@n?y(-R zzM$BBNBd^`l3m|>eOLRgQSAQp{9F3BQS1S42Am1_RIvxXANW<^*NWZN**3s7P_YN) z2dxNNrP%A8srOyI9~66VdGLndO^Q7s#?hM_d*i-hUyp(cWv8UaT)-kO! zr32Ga($XnCnf77Y$BI4k^~}?mXDGdpRVOPzv1cvIs>s@?*mDwd#^+3+^ue5+Ib=-eN%A&iWc1FY#E@J96LkJ{14PFIhzSXlEv=$Po-m9XX7_6%b!u7GQz zdsoVyShIszt1INC=;@WTDSDgE+FU_zMUStvUD4~!?4~R1wdncPuA*6quT_5f?uOU0SI&(Wu&&pr_+kjIWuE$O zi&+@Z6CR>}`aY5R6YG8r1L6!yw7x&qlJ&gCc{}sJ$kab2Z?394ox5qJtoNT#dS?Xm z8ffqg>-#79VDN+WW8r_IA5LG;D*kLgoLga*!6N?TkT}EQ=&Y03fLh>>(i+#w928iG@N2cYqO7D!WvhL!zzZhw)^R25Ex#|!z+gP zdhpdtD^9!)!YqdRdhypws~&Nkgj)>x_2je1u+L>F*HPHT&|hzUdklXZOS{g(FIK_z z=)0F{7UtN$LV!}>I1d=Pt+G3hJ|kv?NLOW&~!>3?jc^gTN%{a{g~A1(c) z^On1%pDcT&3zmONKTB<;U!*MQSLq??H|cHZBKPHthjR;`$tAv z&pX{F@y=Zr@Gjjh@Y{OK;az)v%e(cS!n^nRlJ^Lk$a{u=%6mnOs?xPvLRNMLa(F9r}EVCnSH$ z6O+&Lq|~~6MCv^}IrUYZnEEL4FCTISrP)!uBzr0^owA!RopO$sP7UTur+&c8rZwP8r$z9x=>>e*^nH|`=F4WR z~Va>>@}1g`peX>p_ltG|&JPg;HJ3#1JvEyTKuv;@)`_)a4&k+e|Xk)$P& z*3fqiX(LE$AhqS&q!%52_txpbo&Lu582R`3T zT3Bua((WNGBIhD$b4lx$TSD4A(gx(tB5git{pTJdZ2@Ufa~~%ykF?0VcBJK#HYhKc zv;xuw<`s}uNLozZB+?d=7M=GlY4?&gIPV40ib#vi??hTLX+!fh(iV|6B)^!n#iYgM zPa|y!X~XhAB&~$B;rYi%D+f_UH09%%+4hoBS=aQAQ7Y&uF82M)SR7l;l05BxgoyLp8LrL}5&#{~7ab*IqBs zX7_xW>iL8?7IGEHS1*P|FNUv#VmOMR#;CDgEN^wU-2d_{&-H3~ySwEfmuLA`ua+Ni zxBT$sSoX8-q>;~}x19P^`>21l-9hVq#$cD4jP+S!A+xan`U_&dtUhbNLMRQTRHL*p zrA;VpN@+7nZ=|#ZrLFY!gIF7O6T6v~Y|pH$17*;W(oU4pu*14gN?nC@qqGO5Jt^%? zX&*|%=)`CQ*%`p1*g&RP50O2I`C1QCT8Do3qrW;cSzYT95Iut&s1RA8=_8R4%vK!*V;SFQ+!Hw%jCjs2bl4%ur;*Q_C03z{|if;5hIKZ~}N0I0?K4ybinp{1tc;_#5yR@HX&w;C`t;WAEV8 zKY(|EQ^0$``@jdlhrma`Y2ahvpTHS{WdP70U;hPs0(=Ub1wI2l2mTG51HJ&h1ik|P z1AGnq7x)JF7WfYMAMic!1Mnko9{35k0Q?O60{ja623#aq7+?V;fCD~&3@CsKSOH(a z52ypw1^j^kAP}$tK|npAJ`fBv078I3iu1=FgkfARZVFBmjv(5-UU@1@rECb4c<-iKyK42xV3Rn%?4?F;@ z0oDQ!0uKRy0oDQQfeK&)@G!6u*aU0_wg6j!ZNPS52k;266W9gp2KE4t0*?WY15W^Z zfqlS!-~jL>@D%Vga1eL~cosMW90ra6&jHT^F91h@ljCH1TV^7<)e;~X7y-;KP=LFSR-4S!lYf& zZYJ%e5nVba9k)oY;)ka(Y_3G?M*$^33cN}MM&j#eAPyK0EgQHOUyFb#^i>L#G{$1^ P!x)0~c}9C%bl~Iva)F3s