[ { "class":"firrtl.transforms.CombinationalPath", "sink":"~dbg|dbg>io_dbg_dma_dbg_ib_dbg_cmd_valid", "sources":[ "~dbg|dbg>io_dbg_dec_dbg_ib_dbg_cmd_valid", "~dbg|dbg>io_dbg_dma_io_dma_dbg_ready" ] }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~dbg|dbg>io_dbg_dec_dbg_ib_dbg_cmd_valid", "sources":[ "~dbg|dbg>io_dbg_dma_io_dma_dbg_ready" ] }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~dbg|dbg>io_dbg_dma_dbg_ib_dbg_cmd_addr", "sources":[ "~dbg|dbg>io_dbg_dec_dbg_ib_dbg_cmd_addr" ] }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~dbg|dbg>io_dbg_dma_dbg_dctl_dbg_cmd_wrdata", "sources":[ "~dbg|dbg>io_dbg_dec_dbg_dctl_dbg_cmd_wrdata" ] }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~dbg|dbg>io_dbg_dma_dbg_ib_dbg_cmd_type", "sources":[ "~dbg|dbg>io_dbg_dec_dbg_ib_dbg_cmd_type" ] }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~dbg|dbg>io_dbg_dma_dbg_ib_dbg_cmd_write", "sources":[ "~dbg|dbg>io_dbg_dec_dbg_ib_dbg_cmd_write" ] }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~dbg|dbg>io_dbg_resume_req", "sources":[ "~dbg|dbg>io_dec_tlu_mpc_halted_only", "~dbg|dbg>io_dec_tlu_debug_mode", "~dbg|dbg>io_dbg_dec_dbg_ib_dbg_cmd_valid", "~dbg|dbg>io_core_dbg_cmd_done", "~dbg|dbg>io_dmi_reg_wr_en", "~dbg|dbg>io_dmi_reg_en", "~dbg|dbg>io_dbg_dma_io_dma_dbg_ready", "~dbg|dbg>io_dmi_reg_addr", "~dbg|dbg>reset" ] }, { "class":"firrtl.EmitCircuitAnnotation", "emitter":"firrtl.VerilogEmitter" }, { "class":"firrtl.transforms.BlackBoxResourceAnno", "target":"dbg.gated_latch", "resourceId":"/vsrc/gated_latch.v" }, { "class":"firrtl.options.TargetDirAnnotation", "directory":"." }, { "class":"firrtl.options.OutputAnnotationFileAnnotation", "file":"dbg" }, { "class":"firrtl.transforms.BlackBoxTargetDirAnno", "targetDir":"." } ]