4783 lines
360 KiB
Plaintext
4783 lines
360 KiB
Plaintext
;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
|
|
circuit pic_ctrl :
|
|
module pic_ctrl :
|
|
input clock : Clock
|
|
input reset : AsyncReset
|
|
output io : {flip scan_mode : UInt<1>, flip free_clk : Clock, flip clk_override : UInt<1>, flip io_clk_override : UInt<1>, flip extintsrc_req : UInt<32>, flip lsu_pic : {picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>}, flip dec_pic : {flip pic_claimid : UInt<8>, flip pic_pl : UInt<4>, flip mhwakeup : UInt<1>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meipt : UInt<4>, flip mexintpend : UInt<1>}}
|
|
|
|
wire GW_CONFIG : UInt<32>
|
|
GW_CONFIG <= UInt<1>("h00")
|
|
wire intpend_rd_out : UInt<32>
|
|
intpend_rd_out <= UInt<32>("h00")
|
|
wire intpriority_reg_inv : UInt<4>[32] @[pic_ctrl.scala 67:42]
|
|
wire intpend_reg_extended : UInt<64>
|
|
intpend_reg_extended <= UInt<64>("h00")
|
|
wire selected_int_priority : UInt<4>
|
|
selected_int_priority <= UInt<4>("h00")
|
|
wire intpend_w_prior_en : UInt<4>[32] @[pic_ctrl.scala 70:42]
|
|
wire intpend_id : UInt<8>[32] @[pic_ctrl.scala 71:42]
|
|
wire levelx_intpend_w_prior_en : UInt<4>[10][4] @[pic_ctrl.scala 72:42]
|
|
levelx_intpend_w_prior_en[0][0] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[0][1] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[0][2] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[0][3] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[0][4] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[0][5] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[0][6] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[0][7] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[0][8] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[0][9] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][0] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][1] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][2] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][3] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][4] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][5] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][6] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][7] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][8] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[1][9] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][0] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][1] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][2] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][3] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][4] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][5] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][6] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][7] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][8] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[2][9] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][0] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][1] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][2] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][3] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][4] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][5] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][6] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][7] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][8] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
levelx_intpend_w_prior_en[3][9] <= UInt<1>("h00") @[pic_ctrl.scala 73:158]
|
|
wire levelx_intpend_id : UInt<8>[10][4] @[pic_ctrl.scala 74:42]
|
|
levelx_intpend_id[0][0] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[0][1] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[0][2] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[0][3] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[0][4] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[0][5] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[0][6] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[0][7] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[0][8] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[0][9] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][0] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][1] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][2] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][3] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][4] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][5] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][6] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][7] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][8] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[1][9] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][0] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][1] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][2] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][3] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][4] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][5] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][6] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][7] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][8] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[2][9] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][0] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][1] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][2] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][3] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][4] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][5] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][6] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][7] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][8] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
levelx_intpend_id[3][9] <= UInt<1>("h00") @[pic_ctrl.scala 75:150]
|
|
wire l2_intpend_w_prior_en_ff : UInt<4>[8] @[pic_ctrl.scala 76:42]
|
|
l2_intpend_w_prior_en_ff[0] <= UInt<1>("h00") @[pic_ctrl.scala 77:109]
|
|
l2_intpend_w_prior_en_ff[1] <= UInt<1>("h00") @[pic_ctrl.scala 77:109]
|
|
l2_intpend_w_prior_en_ff[2] <= UInt<1>("h00") @[pic_ctrl.scala 77:109]
|
|
l2_intpend_w_prior_en_ff[3] <= UInt<1>("h00") @[pic_ctrl.scala 77:109]
|
|
l2_intpend_w_prior_en_ff[4] <= UInt<1>("h00") @[pic_ctrl.scala 77:109]
|
|
l2_intpend_w_prior_en_ff[5] <= UInt<1>("h00") @[pic_ctrl.scala 77:109]
|
|
l2_intpend_w_prior_en_ff[6] <= UInt<1>("h00") @[pic_ctrl.scala 77:109]
|
|
l2_intpend_w_prior_en_ff[7] <= UInt<1>("h00") @[pic_ctrl.scala 77:109]
|
|
wire l2_intpend_id_ff : UInt<8>[8] @[pic_ctrl.scala 78:42]
|
|
l2_intpend_id_ff[0] <= UInt<1>("h00") @[pic_ctrl.scala 79:101]
|
|
l2_intpend_id_ff[1] <= UInt<1>("h00") @[pic_ctrl.scala 79:101]
|
|
l2_intpend_id_ff[2] <= UInt<1>("h00") @[pic_ctrl.scala 79:101]
|
|
l2_intpend_id_ff[3] <= UInt<1>("h00") @[pic_ctrl.scala 79:101]
|
|
l2_intpend_id_ff[4] <= UInt<1>("h00") @[pic_ctrl.scala 79:101]
|
|
l2_intpend_id_ff[5] <= UInt<1>("h00") @[pic_ctrl.scala 79:101]
|
|
l2_intpend_id_ff[6] <= UInt<1>("h00") @[pic_ctrl.scala 79:101]
|
|
l2_intpend_id_ff[7] <= UInt<1>("h00") @[pic_ctrl.scala 79:101]
|
|
wire config_reg : UInt<1>
|
|
config_reg <= UInt<1>("h00")
|
|
wire intpriord : UInt<1>
|
|
intpriord <= UInt<1>("h00")
|
|
wire prithresh_reg_write : UInt<1>
|
|
prithresh_reg_write <= UInt<1>("h00")
|
|
wire prithresh_reg_read : UInt<1>
|
|
prithresh_reg_read <= UInt<1>("h00")
|
|
wire picm_wren_ff : UInt<1>
|
|
picm_wren_ff <= UInt<1>("h00")
|
|
wire picm_rden_ff : UInt<1>
|
|
picm_rden_ff <= UInt<1>("h00")
|
|
wire picm_raddr_ff : UInt<32>
|
|
picm_raddr_ff <= UInt<32>("h00")
|
|
wire picm_waddr_ff : UInt<32>
|
|
picm_waddr_ff <= UInt<32>("h00")
|
|
wire picm_wr_data_ff : UInt<32>
|
|
picm_wr_data_ff <= UInt<32>("h00")
|
|
wire mask : UInt<4>
|
|
mask <= UInt<4>("h00")
|
|
wire picm_mken_ff : UInt<1>
|
|
picm_mken_ff <= UInt<1>("h00")
|
|
wire claimid_in : UInt<8>
|
|
claimid_in <= UInt<8>("h00")
|
|
wire pic_raddr_c1_clk : Clock @[pic_ctrl.scala 95:42]
|
|
wire pic_data_c1_clk : Clock @[pic_ctrl.scala 96:42]
|
|
wire pic_pri_c1_clk : Clock @[pic_ctrl.scala 97:42]
|
|
wire pic_int_c1_clk : Clock @[pic_ctrl.scala 98:42]
|
|
wire gw_config_c1_clk : Clock @[pic_ctrl.scala 99:42]
|
|
reg _T : UInt, pic_raddr_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 101:56]
|
|
_T <= io.lsu_pic.picm_rdaddr @[pic_ctrl.scala 101:56]
|
|
picm_raddr_ff <= _T @[pic_ctrl.scala 101:46]
|
|
reg _T_1 : UInt, pic_data_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 102:57]
|
|
_T_1 <= io.lsu_pic.picm_wraddr @[pic_ctrl.scala 102:57]
|
|
picm_waddr_ff <= _T_1 @[pic_ctrl.scala 102:46]
|
|
reg _T_2 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 103:53]
|
|
_T_2 <= io.lsu_pic.picm_wren @[pic_ctrl.scala 103:53]
|
|
picm_wren_ff <= _T_2 @[pic_ctrl.scala 103:43]
|
|
reg _T_3 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 104:53]
|
|
_T_3 <= io.lsu_pic.picm_rden @[pic_ctrl.scala 104:53]
|
|
picm_rden_ff <= _T_3 @[pic_ctrl.scala 104:43]
|
|
reg _T_4 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 105:53]
|
|
_T_4 <= io.lsu_pic.picm_mken @[pic_ctrl.scala 105:53]
|
|
picm_mken_ff <= _T_4 @[pic_ctrl.scala 105:43]
|
|
reg _T_5 : UInt, pic_data_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 106:58]
|
|
_T_5 <= io.lsu_pic.picm_wr_data @[pic_ctrl.scala 106:58]
|
|
picm_wr_data_ff <= _T_5 @[pic_ctrl.scala 106:48]
|
|
wire intenable_clk_enable_grp : UInt<1>[8] @[pic_ctrl.scala 108:38]
|
|
wire intenable_clk_enable : UInt<32>
|
|
intenable_clk_enable <= UInt<1>("h00")
|
|
wire gw_clk : Clock[8] @[pic_ctrl.scala 110:20]
|
|
node _T_6 = bits(intenable_clk_enable, 3, 0) @[pic_ctrl.scala 116:58]
|
|
node _T_7 = orr(_T_6) @[pic_ctrl.scala 116:72]
|
|
node _T_8 = or(_T_7, io.io_clk_override) @[pic_ctrl.scala 116:76]
|
|
intenable_clk_enable_grp[0] <= _T_8 @[pic_ctrl.scala 116:35]
|
|
node _T_9 = bits(intenable_clk_enable_grp[0], 0, 0) @[lib.scala 8:44]
|
|
gw_clk[0] <= clock @[pic_ctrl.scala 117:17]
|
|
node _T_10 = bits(intenable_clk_enable, 7, 4) @[pic_ctrl.scala 116:58]
|
|
node _T_11 = orr(_T_10) @[pic_ctrl.scala 116:72]
|
|
node _T_12 = or(_T_11, io.io_clk_override) @[pic_ctrl.scala 116:76]
|
|
intenable_clk_enable_grp[1] <= _T_12 @[pic_ctrl.scala 116:35]
|
|
node _T_13 = bits(intenable_clk_enable_grp[1], 0, 0) @[lib.scala 8:44]
|
|
gw_clk[1] <= clock @[pic_ctrl.scala 117:17]
|
|
node _T_14 = bits(intenable_clk_enable, 11, 8) @[pic_ctrl.scala 116:58]
|
|
node _T_15 = orr(_T_14) @[pic_ctrl.scala 116:72]
|
|
node _T_16 = or(_T_15, io.io_clk_override) @[pic_ctrl.scala 116:76]
|
|
intenable_clk_enable_grp[2] <= _T_16 @[pic_ctrl.scala 116:35]
|
|
node _T_17 = bits(intenable_clk_enable_grp[2], 0, 0) @[lib.scala 8:44]
|
|
gw_clk[2] <= clock @[pic_ctrl.scala 117:17]
|
|
node _T_18 = bits(intenable_clk_enable, 15, 12) @[pic_ctrl.scala 116:58]
|
|
node _T_19 = orr(_T_18) @[pic_ctrl.scala 116:72]
|
|
node _T_20 = or(_T_19, io.io_clk_override) @[pic_ctrl.scala 116:76]
|
|
intenable_clk_enable_grp[3] <= _T_20 @[pic_ctrl.scala 116:35]
|
|
node _T_21 = bits(intenable_clk_enable_grp[3], 0, 0) @[lib.scala 8:44]
|
|
gw_clk[3] <= clock @[pic_ctrl.scala 117:17]
|
|
node _T_22 = bits(intenable_clk_enable, 19, 16) @[pic_ctrl.scala 116:58]
|
|
node _T_23 = orr(_T_22) @[pic_ctrl.scala 116:72]
|
|
node _T_24 = or(_T_23, io.io_clk_override) @[pic_ctrl.scala 116:76]
|
|
intenable_clk_enable_grp[4] <= _T_24 @[pic_ctrl.scala 116:35]
|
|
node _T_25 = bits(intenable_clk_enable_grp[4], 0, 0) @[lib.scala 8:44]
|
|
gw_clk[4] <= clock @[pic_ctrl.scala 117:17]
|
|
node _T_26 = bits(intenable_clk_enable, 23, 20) @[pic_ctrl.scala 116:58]
|
|
node _T_27 = orr(_T_26) @[pic_ctrl.scala 116:72]
|
|
node _T_28 = or(_T_27, io.io_clk_override) @[pic_ctrl.scala 116:76]
|
|
intenable_clk_enable_grp[5] <= _T_28 @[pic_ctrl.scala 116:35]
|
|
node _T_29 = bits(intenable_clk_enable_grp[5], 0, 0) @[lib.scala 8:44]
|
|
gw_clk[5] <= clock @[pic_ctrl.scala 117:17]
|
|
node _T_30 = bits(intenable_clk_enable, 27, 24) @[pic_ctrl.scala 116:58]
|
|
node _T_31 = orr(_T_30) @[pic_ctrl.scala 116:72]
|
|
node _T_32 = or(_T_31, io.io_clk_override) @[pic_ctrl.scala 116:76]
|
|
intenable_clk_enable_grp[6] <= _T_32 @[pic_ctrl.scala 116:35]
|
|
node _T_33 = bits(intenable_clk_enable_grp[6], 0, 0) @[lib.scala 8:44]
|
|
gw_clk[6] <= clock @[pic_ctrl.scala 117:17]
|
|
node _T_34 = bits(intenable_clk_enable, 31, 28) @[pic_ctrl.scala 113:58]
|
|
node _T_35 = orr(_T_34) @[pic_ctrl.scala 113:87]
|
|
node _T_36 = or(_T_35, io.io_clk_override) @[pic_ctrl.scala 113:91]
|
|
intenable_clk_enable_grp[7] <= _T_36 @[pic_ctrl.scala 113:35]
|
|
node _T_37 = bits(intenable_clk_enable_grp[7], 0, 0) @[lib.scala 8:44]
|
|
gw_clk[7] <= clock @[pic_ctrl.scala 114:17]
|
|
node _T_38 = xor(picm_raddr_ff, UInt<32>("h0f00c2000")) @[pic_ctrl.scala 122:59]
|
|
node temp_raddr_intenable_base_match = not(_T_38) @[pic_ctrl.scala 122:43]
|
|
node _T_39 = bits(temp_raddr_intenable_base_match, 31, 7) @[pic_ctrl.scala 123:71]
|
|
node raddr_intenable_base_match = andr(_T_39) @[pic_ctrl.scala 123:89]
|
|
node _T_40 = bits(picm_raddr_ff, 31, 7) @[pic_ctrl.scala 125:53]
|
|
node raddr_intpriority_base_match = eq(_T_40, UInt<25>("h01e01800")) @[pic_ctrl.scala 125:71]
|
|
node _T_41 = bits(picm_raddr_ff, 31, 7) @[pic_ctrl.scala 126:53]
|
|
node raddr_config_gw_base_match = eq(_T_41, UInt<25>("h01e01880")) @[pic_ctrl.scala 126:71]
|
|
node _T_42 = bits(picm_raddr_ff, 31, 0) @[pic_ctrl.scala 127:53]
|
|
node raddr_config_pic_match = eq(_T_42, UInt<32>("h0f00c3000")) @[pic_ctrl.scala 127:71]
|
|
node _T_43 = bits(picm_raddr_ff, 31, 6) @[pic_ctrl.scala 128:53]
|
|
node addr_intpend_base_match = eq(_T_43, UInt<26>("h03c03040")) @[pic_ctrl.scala 128:71]
|
|
node _T_44 = bits(picm_waddr_ff, 31, 0) @[pic_ctrl.scala 130:53]
|
|
node waddr_config_pic_match = eq(_T_44, UInt<32>("h0f00c3000")) @[pic_ctrl.scala 130:71]
|
|
node _T_45 = bits(picm_waddr_ff, 31, 7) @[pic_ctrl.scala 131:53]
|
|
node addr_clear_gw_base_match = eq(_T_45, UInt<25>("h01e018a0")) @[pic_ctrl.scala 131:71]
|
|
node _T_46 = bits(picm_waddr_ff, 31, 7) @[pic_ctrl.scala 132:53]
|
|
node waddr_intpriority_base_match = eq(_T_46, UInt<25>("h01e01800")) @[pic_ctrl.scala 132:71]
|
|
node _T_47 = bits(picm_waddr_ff, 31, 7) @[pic_ctrl.scala 133:53]
|
|
node waddr_intenable_base_match = eq(_T_47, UInt<25>("h01e01840")) @[pic_ctrl.scala 133:71]
|
|
node _T_48 = bits(picm_waddr_ff, 31, 7) @[pic_ctrl.scala 134:53]
|
|
node waddr_config_gw_base_match = eq(_T_48, UInt<25>("h01e01880")) @[pic_ctrl.scala 134:71]
|
|
node _T_49 = and(picm_rden_ff, picm_wren_ff) @[pic_ctrl.scala 135:53]
|
|
node _T_50 = eq(picm_raddr_ff, picm_waddr_ff) @[pic_ctrl.scala 135:86]
|
|
node picm_bypass_ff = and(_T_49, _T_50) @[pic_ctrl.scala 135:68]
|
|
node _T_51 = or(io.lsu_pic.picm_mken, io.lsu_pic.picm_rden) @[pic_ctrl.scala 139:50]
|
|
node pic_raddr_c1_clken = or(_T_51, io.clk_override) @[pic_ctrl.scala 139:73]
|
|
node pic_data_c1_clken = or(io.lsu_pic.picm_wren, io.clk_override) @[pic_ctrl.scala 140:50]
|
|
node _T_52 = and(waddr_intpriority_base_match, picm_wren_ff) @[pic_ctrl.scala 141:59]
|
|
node _T_53 = and(raddr_intpriority_base_match, picm_rden_ff) @[pic_ctrl.scala 141:108]
|
|
node _T_54 = or(_T_52, _T_53) @[pic_ctrl.scala 141:76]
|
|
node pic_pri_c1_clken = or(_T_54, io.clk_override) @[pic_ctrl.scala 141:124]
|
|
node _T_55 = and(waddr_intenable_base_match, picm_wren_ff) @[pic_ctrl.scala 142:57]
|
|
node _T_56 = and(raddr_intenable_base_match, picm_rden_ff) @[pic_ctrl.scala 142:104]
|
|
node _T_57 = or(_T_55, _T_56) @[pic_ctrl.scala 142:74]
|
|
node pic_int_c1_clken = or(_T_57, io.clk_override) @[pic_ctrl.scala 142:120]
|
|
node _T_58 = and(waddr_config_gw_base_match, picm_wren_ff) @[pic_ctrl.scala 143:59]
|
|
node _T_59 = and(raddr_config_gw_base_match, picm_rden_ff) @[pic_ctrl.scala 143:108]
|
|
node _T_60 = or(_T_58, _T_59) @[pic_ctrl.scala 143:76]
|
|
node gw_config_c1_clken = or(_T_60, io.clk_override) @[pic_ctrl.scala 143:124]
|
|
pic_raddr_c1_clk <= clock @[pic_ctrl.scala 146:21]
|
|
pic_data_c1_clk <= clock @[pic_ctrl.scala 147:21]
|
|
node _T_61 = bits(pic_pri_c1_clken, 0, 0) @[pic_ctrl.scala 148:57]
|
|
pic_pri_c1_clk <= clock @[pic_ctrl.scala 148:21]
|
|
node _T_62 = bits(pic_int_c1_clken, 0, 0) @[pic_ctrl.scala 149:57]
|
|
pic_int_c1_clk <= clock @[pic_ctrl.scala 149:21]
|
|
node _T_63 = bits(gw_config_c1_clken, 0, 0) @[pic_ctrl.scala 150:59]
|
|
gw_config_c1_clk <= clock @[pic_ctrl.scala 150:21]
|
|
wire extintsrc_req_sync : UInt<1>[32] @[pic_ctrl.scala 153:33]
|
|
extintsrc_req_sync[0] <= UInt<1>("h00") @[pic_ctrl.scala 154:189]
|
|
node _T_64 = bits(io.extintsrc_req, 1, 1) @[pic_ctrl.scala 154:107]
|
|
node _T_65 = bits(intenable_clk_enable_grp[0], 0, 0) @[lib.scala 8:44]
|
|
reg _T_66 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_65 : @[Reg.scala 28:19]
|
|
_T_66 <= _T_64 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_67 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_65 : @[Reg.scala 28:19]
|
|
_T_67 <= _T_66 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[1] <= _T_67 @[pic_ctrl.scala 154:74]
|
|
node _T_68 = bits(io.extintsrc_req, 2, 2) @[pic_ctrl.scala 154:107]
|
|
node _T_69 = bits(intenable_clk_enable_grp[0], 0, 0) @[lib.scala 8:44]
|
|
reg _T_70 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_69 : @[Reg.scala 28:19]
|
|
_T_70 <= _T_68 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_71 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_69 : @[Reg.scala 28:19]
|
|
_T_71 <= _T_70 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[2] <= _T_71 @[pic_ctrl.scala 154:74]
|
|
node _T_72 = bits(io.extintsrc_req, 3, 3) @[pic_ctrl.scala 154:107]
|
|
node _T_73 = bits(intenable_clk_enable_grp[0], 0, 0) @[lib.scala 8:44]
|
|
reg _T_74 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_73 : @[Reg.scala 28:19]
|
|
_T_74 <= _T_72 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_75 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_73 : @[Reg.scala 28:19]
|
|
_T_75 <= _T_74 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[3] <= _T_75 @[pic_ctrl.scala 154:74]
|
|
node _T_76 = bits(io.extintsrc_req, 4, 4) @[pic_ctrl.scala 154:107]
|
|
node _T_77 = bits(intenable_clk_enable_grp[1], 0, 0) @[lib.scala 8:44]
|
|
reg _T_78 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_77 : @[Reg.scala 28:19]
|
|
_T_78 <= _T_76 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_79 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_77 : @[Reg.scala 28:19]
|
|
_T_79 <= _T_78 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[4] <= _T_79 @[pic_ctrl.scala 154:74]
|
|
node _T_80 = bits(io.extintsrc_req, 5, 5) @[pic_ctrl.scala 154:107]
|
|
node _T_81 = bits(intenable_clk_enable_grp[1], 0, 0) @[lib.scala 8:44]
|
|
reg _T_82 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_81 : @[Reg.scala 28:19]
|
|
_T_82 <= _T_80 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_83 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_81 : @[Reg.scala 28:19]
|
|
_T_83 <= _T_82 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[5] <= _T_83 @[pic_ctrl.scala 154:74]
|
|
node _T_84 = bits(io.extintsrc_req, 6, 6) @[pic_ctrl.scala 154:107]
|
|
node _T_85 = bits(intenable_clk_enable_grp[1], 0, 0) @[lib.scala 8:44]
|
|
reg _T_86 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_85 : @[Reg.scala 28:19]
|
|
_T_86 <= _T_84 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_87 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_85 : @[Reg.scala 28:19]
|
|
_T_87 <= _T_86 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[6] <= _T_87 @[pic_ctrl.scala 154:74]
|
|
node _T_88 = bits(io.extintsrc_req, 7, 7) @[pic_ctrl.scala 154:107]
|
|
node _T_89 = bits(intenable_clk_enable_grp[1], 0, 0) @[lib.scala 8:44]
|
|
reg _T_90 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_89 : @[Reg.scala 28:19]
|
|
_T_90 <= _T_88 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_91 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_89 : @[Reg.scala 28:19]
|
|
_T_91 <= _T_90 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[7] <= _T_91 @[pic_ctrl.scala 154:74]
|
|
node _T_92 = bits(io.extintsrc_req, 8, 8) @[pic_ctrl.scala 154:107]
|
|
node _T_93 = bits(intenable_clk_enable_grp[2], 0, 0) @[lib.scala 8:44]
|
|
reg _T_94 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_93 : @[Reg.scala 28:19]
|
|
_T_94 <= _T_92 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_95 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_93 : @[Reg.scala 28:19]
|
|
_T_95 <= _T_94 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[8] <= _T_95 @[pic_ctrl.scala 154:74]
|
|
node _T_96 = bits(io.extintsrc_req, 9, 9) @[pic_ctrl.scala 154:107]
|
|
node _T_97 = bits(intenable_clk_enable_grp[2], 0, 0) @[lib.scala 8:44]
|
|
reg _T_98 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_97 : @[Reg.scala 28:19]
|
|
_T_98 <= _T_96 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_99 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_97 : @[Reg.scala 28:19]
|
|
_T_99 <= _T_98 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[9] <= _T_99 @[pic_ctrl.scala 154:74]
|
|
node _T_100 = bits(io.extintsrc_req, 10, 10) @[pic_ctrl.scala 154:107]
|
|
node _T_101 = bits(intenable_clk_enable_grp[2], 0, 0) @[lib.scala 8:44]
|
|
reg _T_102 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_101 : @[Reg.scala 28:19]
|
|
_T_102 <= _T_100 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_103 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_101 : @[Reg.scala 28:19]
|
|
_T_103 <= _T_102 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[10] <= _T_103 @[pic_ctrl.scala 154:74]
|
|
node _T_104 = bits(io.extintsrc_req, 11, 11) @[pic_ctrl.scala 154:107]
|
|
node _T_105 = bits(intenable_clk_enable_grp[2], 0, 0) @[lib.scala 8:44]
|
|
reg _T_106 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_105 : @[Reg.scala 28:19]
|
|
_T_106 <= _T_104 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_107 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_105 : @[Reg.scala 28:19]
|
|
_T_107 <= _T_106 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[11] <= _T_107 @[pic_ctrl.scala 154:74]
|
|
node _T_108 = bits(io.extintsrc_req, 12, 12) @[pic_ctrl.scala 154:107]
|
|
node _T_109 = bits(intenable_clk_enable_grp[3], 0, 0) @[lib.scala 8:44]
|
|
reg _T_110 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_109 : @[Reg.scala 28:19]
|
|
_T_110 <= _T_108 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_111 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_109 : @[Reg.scala 28:19]
|
|
_T_111 <= _T_110 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[12] <= _T_111 @[pic_ctrl.scala 154:74]
|
|
node _T_112 = bits(io.extintsrc_req, 13, 13) @[pic_ctrl.scala 154:107]
|
|
node _T_113 = bits(intenable_clk_enable_grp[3], 0, 0) @[lib.scala 8:44]
|
|
reg _T_114 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_113 : @[Reg.scala 28:19]
|
|
_T_114 <= _T_112 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_115 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_113 : @[Reg.scala 28:19]
|
|
_T_115 <= _T_114 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[13] <= _T_115 @[pic_ctrl.scala 154:74]
|
|
node _T_116 = bits(io.extintsrc_req, 14, 14) @[pic_ctrl.scala 154:107]
|
|
node _T_117 = bits(intenable_clk_enable_grp[3], 0, 0) @[lib.scala 8:44]
|
|
reg _T_118 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_117 : @[Reg.scala 28:19]
|
|
_T_118 <= _T_116 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_119 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_117 : @[Reg.scala 28:19]
|
|
_T_119 <= _T_118 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[14] <= _T_119 @[pic_ctrl.scala 154:74]
|
|
node _T_120 = bits(io.extintsrc_req, 15, 15) @[pic_ctrl.scala 154:107]
|
|
node _T_121 = bits(intenable_clk_enable_grp[3], 0, 0) @[lib.scala 8:44]
|
|
reg _T_122 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_121 : @[Reg.scala 28:19]
|
|
_T_122 <= _T_120 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_123 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_121 : @[Reg.scala 28:19]
|
|
_T_123 <= _T_122 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[15] <= _T_123 @[pic_ctrl.scala 154:74]
|
|
node _T_124 = bits(io.extintsrc_req, 16, 16) @[pic_ctrl.scala 154:107]
|
|
node _T_125 = bits(intenable_clk_enable_grp[4], 0, 0) @[lib.scala 8:44]
|
|
reg _T_126 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_125 : @[Reg.scala 28:19]
|
|
_T_126 <= _T_124 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_127 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_125 : @[Reg.scala 28:19]
|
|
_T_127 <= _T_126 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[16] <= _T_127 @[pic_ctrl.scala 154:74]
|
|
node _T_128 = bits(io.extintsrc_req, 17, 17) @[pic_ctrl.scala 154:107]
|
|
node _T_129 = bits(intenable_clk_enable_grp[4], 0, 0) @[lib.scala 8:44]
|
|
reg _T_130 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_129 : @[Reg.scala 28:19]
|
|
_T_130 <= _T_128 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_131 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_129 : @[Reg.scala 28:19]
|
|
_T_131 <= _T_130 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[17] <= _T_131 @[pic_ctrl.scala 154:74]
|
|
node _T_132 = bits(io.extintsrc_req, 18, 18) @[pic_ctrl.scala 154:107]
|
|
node _T_133 = bits(intenable_clk_enable_grp[4], 0, 0) @[lib.scala 8:44]
|
|
reg _T_134 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_133 : @[Reg.scala 28:19]
|
|
_T_134 <= _T_132 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_135 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_133 : @[Reg.scala 28:19]
|
|
_T_135 <= _T_134 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[18] <= _T_135 @[pic_ctrl.scala 154:74]
|
|
node _T_136 = bits(io.extintsrc_req, 19, 19) @[pic_ctrl.scala 154:107]
|
|
node _T_137 = bits(intenable_clk_enable_grp[4], 0, 0) @[lib.scala 8:44]
|
|
reg _T_138 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_137 : @[Reg.scala 28:19]
|
|
_T_138 <= _T_136 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_139 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_137 : @[Reg.scala 28:19]
|
|
_T_139 <= _T_138 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[19] <= _T_139 @[pic_ctrl.scala 154:74]
|
|
node _T_140 = bits(io.extintsrc_req, 20, 20) @[pic_ctrl.scala 154:107]
|
|
node _T_141 = bits(intenable_clk_enable_grp[5], 0, 0) @[lib.scala 8:44]
|
|
reg _T_142 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_141 : @[Reg.scala 28:19]
|
|
_T_142 <= _T_140 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_143 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_141 : @[Reg.scala 28:19]
|
|
_T_143 <= _T_142 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[20] <= _T_143 @[pic_ctrl.scala 154:74]
|
|
node _T_144 = bits(io.extintsrc_req, 21, 21) @[pic_ctrl.scala 154:107]
|
|
node _T_145 = bits(intenable_clk_enable_grp[5], 0, 0) @[lib.scala 8:44]
|
|
reg _T_146 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_145 : @[Reg.scala 28:19]
|
|
_T_146 <= _T_144 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_147 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_145 : @[Reg.scala 28:19]
|
|
_T_147 <= _T_146 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[21] <= _T_147 @[pic_ctrl.scala 154:74]
|
|
node _T_148 = bits(io.extintsrc_req, 22, 22) @[pic_ctrl.scala 154:107]
|
|
node _T_149 = bits(intenable_clk_enable_grp[5], 0, 0) @[lib.scala 8:44]
|
|
reg _T_150 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_149 : @[Reg.scala 28:19]
|
|
_T_150 <= _T_148 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_151 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_149 : @[Reg.scala 28:19]
|
|
_T_151 <= _T_150 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[22] <= _T_151 @[pic_ctrl.scala 154:74]
|
|
node _T_152 = bits(io.extintsrc_req, 23, 23) @[pic_ctrl.scala 154:107]
|
|
node _T_153 = bits(intenable_clk_enable_grp[5], 0, 0) @[lib.scala 8:44]
|
|
reg _T_154 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_153 : @[Reg.scala 28:19]
|
|
_T_154 <= _T_152 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_155 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_153 : @[Reg.scala 28:19]
|
|
_T_155 <= _T_154 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[23] <= _T_155 @[pic_ctrl.scala 154:74]
|
|
node _T_156 = bits(io.extintsrc_req, 24, 24) @[pic_ctrl.scala 154:107]
|
|
node _T_157 = bits(intenable_clk_enable_grp[6], 0, 0) @[lib.scala 8:44]
|
|
reg _T_158 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_157 : @[Reg.scala 28:19]
|
|
_T_158 <= _T_156 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_159 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_157 : @[Reg.scala 28:19]
|
|
_T_159 <= _T_158 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[24] <= _T_159 @[pic_ctrl.scala 154:74]
|
|
node _T_160 = bits(io.extintsrc_req, 25, 25) @[pic_ctrl.scala 154:107]
|
|
node _T_161 = bits(intenable_clk_enable_grp[6], 0, 0) @[lib.scala 8:44]
|
|
reg _T_162 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_161 : @[Reg.scala 28:19]
|
|
_T_162 <= _T_160 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_163 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_161 : @[Reg.scala 28:19]
|
|
_T_163 <= _T_162 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[25] <= _T_163 @[pic_ctrl.scala 154:74]
|
|
node _T_164 = bits(io.extintsrc_req, 26, 26) @[pic_ctrl.scala 154:107]
|
|
node _T_165 = bits(intenable_clk_enable_grp[6], 0, 0) @[lib.scala 8:44]
|
|
reg _T_166 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_165 : @[Reg.scala 28:19]
|
|
_T_166 <= _T_164 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_167 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_165 : @[Reg.scala 28:19]
|
|
_T_167 <= _T_166 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[26] <= _T_167 @[pic_ctrl.scala 154:74]
|
|
node _T_168 = bits(io.extintsrc_req, 27, 27) @[pic_ctrl.scala 154:107]
|
|
node _T_169 = bits(intenable_clk_enable_grp[6], 0, 0) @[lib.scala 8:44]
|
|
reg _T_170 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_169 : @[Reg.scala 28:19]
|
|
_T_170 <= _T_168 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_171 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_169 : @[Reg.scala 28:19]
|
|
_T_171 <= _T_170 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[27] <= _T_171 @[pic_ctrl.scala 154:74]
|
|
node _T_172 = bits(io.extintsrc_req, 28, 28) @[pic_ctrl.scala 154:107]
|
|
node _T_173 = bits(intenable_clk_enable_grp[7], 0, 0) @[lib.scala 8:44]
|
|
reg _T_174 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_173 : @[Reg.scala 28:19]
|
|
_T_174 <= _T_172 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_175 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_173 : @[Reg.scala 28:19]
|
|
_T_175 <= _T_174 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[28] <= _T_175 @[pic_ctrl.scala 154:74]
|
|
node _T_176 = bits(io.extintsrc_req, 29, 29) @[pic_ctrl.scala 154:107]
|
|
node _T_177 = bits(intenable_clk_enable_grp[7], 0, 0) @[lib.scala 8:44]
|
|
reg _T_178 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_177 : @[Reg.scala 28:19]
|
|
_T_178 <= _T_176 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_179 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_177 : @[Reg.scala 28:19]
|
|
_T_179 <= _T_178 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[29] <= _T_179 @[pic_ctrl.scala 154:74]
|
|
node _T_180 = bits(io.extintsrc_req, 30, 30) @[pic_ctrl.scala 154:107]
|
|
node _T_181 = bits(intenable_clk_enable_grp[7], 0, 0) @[lib.scala 8:44]
|
|
reg _T_182 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_181 : @[Reg.scala 28:19]
|
|
_T_182 <= _T_180 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_183 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_181 : @[Reg.scala 28:19]
|
|
_T_183 <= _T_182 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[30] <= _T_183 @[pic_ctrl.scala 154:74]
|
|
node _T_184 = bits(io.extintsrc_req, 31, 31) @[pic_ctrl.scala 154:107]
|
|
node _T_185 = bits(intenable_clk_enable_grp[7], 0, 0) @[lib.scala 8:44]
|
|
reg _T_186 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_185 : @[Reg.scala 28:19]
|
|
_T_186 <= _T_184 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
reg _T_187 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_185 : @[Reg.scala 28:19]
|
|
_T_187 <= _T_186 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
extintsrc_req_sync[31] <= _T_187 @[pic_ctrl.scala 154:74]
|
|
node _T_188 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_189 = eq(_T_188, UInt<1>("h01")) @[pic_ctrl.scala 156:139]
|
|
node _T_190 = and(waddr_intpriority_base_match, _T_189) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_1 = and(_T_190, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_191 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_192 = eq(_T_191, UInt<2>("h02")) @[pic_ctrl.scala 156:139]
|
|
node _T_193 = and(waddr_intpriority_base_match, _T_192) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_2 = and(_T_193, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_194 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_195 = eq(_T_194, UInt<2>("h03")) @[pic_ctrl.scala 156:139]
|
|
node _T_196 = and(waddr_intpriority_base_match, _T_195) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_3 = and(_T_196, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_197 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_198 = eq(_T_197, UInt<3>("h04")) @[pic_ctrl.scala 156:139]
|
|
node _T_199 = and(waddr_intpriority_base_match, _T_198) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_4 = and(_T_199, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_200 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_201 = eq(_T_200, UInt<3>("h05")) @[pic_ctrl.scala 156:139]
|
|
node _T_202 = and(waddr_intpriority_base_match, _T_201) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_5 = and(_T_202, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_203 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_204 = eq(_T_203, UInt<3>("h06")) @[pic_ctrl.scala 156:139]
|
|
node _T_205 = and(waddr_intpriority_base_match, _T_204) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_6 = and(_T_205, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_206 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_207 = eq(_T_206, UInt<3>("h07")) @[pic_ctrl.scala 156:139]
|
|
node _T_208 = and(waddr_intpriority_base_match, _T_207) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_7 = and(_T_208, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_209 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_210 = eq(_T_209, UInt<4>("h08")) @[pic_ctrl.scala 156:139]
|
|
node _T_211 = and(waddr_intpriority_base_match, _T_210) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_8 = and(_T_211, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_212 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_213 = eq(_T_212, UInt<4>("h09")) @[pic_ctrl.scala 156:139]
|
|
node _T_214 = and(waddr_intpriority_base_match, _T_213) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_9 = and(_T_214, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_215 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_216 = eq(_T_215, UInt<4>("h0a")) @[pic_ctrl.scala 156:139]
|
|
node _T_217 = and(waddr_intpriority_base_match, _T_216) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_10 = and(_T_217, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_218 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_219 = eq(_T_218, UInt<4>("h0b")) @[pic_ctrl.scala 156:139]
|
|
node _T_220 = and(waddr_intpriority_base_match, _T_219) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_11 = and(_T_220, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_221 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_222 = eq(_T_221, UInt<4>("h0c")) @[pic_ctrl.scala 156:139]
|
|
node _T_223 = and(waddr_intpriority_base_match, _T_222) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_12 = and(_T_223, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_224 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_225 = eq(_T_224, UInt<4>("h0d")) @[pic_ctrl.scala 156:139]
|
|
node _T_226 = and(waddr_intpriority_base_match, _T_225) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_13 = and(_T_226, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_227 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_228 = eq(_T_227, UInt<4>("h0e")) @[pic_ctrl.scala 156:139]
|
|
node _T_229 = and(waddr_intpriority_base_match, _T_228) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_14 = and(_T_229, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_230 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_231 = eq(_T_230, UInt<4>("h0f")) @[pic_ctrl.scala 156:139]
|
|
node _T_232 = and(waddr_intpriority_base_match, _T_231) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_15 = and(_T_232, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_233 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_234 = eq(_T_233, UInt<5>("h010")) @[pic_ctrl.scala 156:139]
|
|
node _T_235 = and(waddr_intpriority_base_match, _T_234) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_16 = and(_T_235, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_236 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_237 = eq(_T_236, UInt<5>("h011")) @[pic_ctrl.scala 156:139]
|
|
node _T_238 = and(waddr_intpriority_base_match, _T_237) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_17 = and(_T_238, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_239 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_240 = eq(_T_239, UInt<5>("h012")) @[pic_ctrl.scala 156:139]
|
|
node _T_241 = and(waddr_intpriority_base_match, _T_240) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_18 = and(_T_241, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_242 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_243 = eq(_T_242, UInt<5>("h013")) @[pic_ctrl.scala 156:139]
|
|
node _T_244 = and(waddr_intpriority_base_match, _T_243) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_19 = and(_T_244, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_245 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_246 = eq(_T_245, UInt<5>("h014")) @[pic_ctrl.scala 156:139]
|
|
node _T_247 = and(waddr_intpriority_base_match, _T_246) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_20 = and(_T_247, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_248 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_249 = eq(_T_248, UInt<5>("h015")) @[pic_ctrl.scala 156:139]
|
|
node _T_250 = and(waddr_intpriority_base_match, _T_249) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_21 = and(_T_250, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_251 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_252 = eq(_T_251, UInt<5>("h016")) @[pic_ctrl.scala 156:139]
|
|
node _T_253 = and(waddr_intpriority_base_match, _T_252) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_22 = and(_T_253, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_254 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_255 = eq(_T_254, UInt<5>("h017")) @[pic_ctrl.scala 156:139]
|
|
node _T_256 = and(waddr_intpriority_base_match, _T_255) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_23 = and(_T_256, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_257 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_258 = eq(_T_257, UInt<5>("h018")) @[pic_ctrl.scala 156:139]
|
|
node _T_259 = and(waddr_intpriority_base_match, _T_258) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_24 = and(_T_259, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_260 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_261 = eq(_T_260, UInt<5>("h019")) @[pic_ctrl.scala 156:139]
|
|
node _T_262 = and(waddr_intpriority_base_match, _T_261) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_25 = and(_T_262, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_263 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_264 = eq(_T_263, UInt<5>("h01a")) @[pic_ctrl.scala 156:139]
|
|
node _T_265 = and(waddr_intpriority_base_match, _T_264) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_26 = and(_T_265, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_266 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_267 = eq(_T_266, UInt<5>("h01b")) @[pic_ctrl.scala 156:139]
|
|
node _T_268 = and(waddr_intpriority_base_match, _T_267) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_27 = and(_T_268, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_269 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_270 = eq(_T_269, UInt<5>("h01c")) @[pic_ctrl.scala 156:139]
|
|
node _T_271 = and(waddr_intpriority_base_match, _T_270) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_28 = and(_T_271, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_272 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_273 = eq(_T_272, UInt<5>("h01d")) @[pic_ctrl.scala 156:139]
|
|
node _T_274 = and(waddr_intpriority_base_match, _T_273) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_29 = and(_T_274, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_275 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_276 = eq(_T_275, UInt<5>("h01e")) @[pic_ctrl.scala 156:139]
|
|
node _T_277 = and(waddr_intpriority_base_match, _T_276) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_30 = and(_T_277, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_278 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 156:122]
|
|
node _T_279 = eq(_T_278, UInt<5>("h01f")) @[pic_ctrl.scala 156:139]
|
|
node _T_280 = and(waddr_intpriority_base_match, _T_279) @[pic_ctrl.scala 156:106]
|
|
node intpriority_reg_we_31 = and(_T_280, picm_wren_ff) @[pic_ctrl.scala 156:153]
|
|
node _T_281 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_282 = eq(_T_281, UInt<1>("h01")) @[pic_ctrl.scala 157:139]
|
|
node _T_283 = and(raddr_intpriority_base_match, _T_282) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_1 = and(_T_283, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_284 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_285 = eq(_T_284, UInt<2>("h02")) @[pic_ctrl.scala 157:139]
|
|
node _T_286 = and(raddr_intpriority_base_match, _T_285) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_2 = and(_T_286, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_287 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_288 = eq(_T_287, UInt<2>("h03")) @[pic_ctrl.scala 157:139]
|
|
node _T_289 = and(raddr_intpriority_base_match, _T_288) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_3 = and(_T_289, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_290 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_291 = eq(_T_290, UInt<3>("h04")) @[pic_ctrl.scala 157:139]
|
|
node _T_292 = and(raddr_intpriority_base_match, _T_291) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_4 = and(_T_292, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_293 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_294 = eq(_T_293, UInt<3>("h05")) @[pic_ctrl.scala 157:139]
|
|
node _T_295 = and(raddr_intpriority_base_match, _T_294) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_5 = and(_T_295, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_296 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_297 = eq(_T_296, UInt<3>("h06")) @[pic_ctrl.scala 157:139]
|
|
node _T_298 = and(raddr_intpriority_base_match, _T_297) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_6 = and(_T_298, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_299 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_300 = eq(_T_299, UInt<3>("h07")) @[pic_ctrl.scala 157:139]
|
|
node _T_301 = and(raddr_intpriority_base_match, _T_300) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_7 = and(_T_301, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_302 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_303 = eq(_T_302, UInt<4>("h08")) @[pic_ctrl.scala 157:139]
|
|
node _T_304 = and(raddr_intpriority_base_match, _T_303) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_8 = and(_T_304, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_305 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_306 = eq(_T_305, UInt<4>("h09")) @[pic_ctrl.scala 157:139]
|
|
node _T_307 = and(raddr_intpriority_base_match, _T_306) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_9 = and(_T_307, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_308 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_309 = eq(_T_308, UInt<4>("h0a")) @[pic_ctrl.scala 157:139]
|
|
node _T_310 = and(raddr_intpriority_base_match, _T_309) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_10 = and(_T_310, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_311 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_312 = eq(_T_311, UInt<4>("h0b")) @[pic_ctrl.scala 157:139]
|
|
node _T_313 = and(raddr_intpriority_base_match, _T_312) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_11 = and(_T_313, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_314 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_315 = eq(_T_314, UInt<4>("h0c")) @[pic_ctrl.scala 157:139]
|
|
node _T_316 = and(raddr_intpriority_base_match, _T_315) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_12 = and(_T_316, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_317 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_318 = eq(_T_317, UInt<4>("h0d")) @[pic_ctrl.scala 157:139]
|
|
node _T_319 = and(raddr_intpriority_base_match, _T_318) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_13 = and(_T_319, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_320 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_321 = eq(_T_320, UInt<4>("h0e")) @[pic_ctrl.scala 157:139]
|
|
node _T_322 = and(raddr_intpriority_base_match, _T_321) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_14 = and(_T_322, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_323 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_324 = eq(_T_323, UInt<4>("h0f")) @[pic_ctrl.scala 157:139]
|
|
node _T_325 = and(raddr_intpriority_base_match, _T_324) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_15 = and(_T_325, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_326 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_327 = eq(_T_326, UInt<5>("h010")) @[pic_ctrl.scala 157:139]
|
|
node _T_328 = and(raddr_intpriority_base_match, _T_327) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_16 = and(_T_328, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_329 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_330 = eq(_T_329, UInt<5>("h011")) @[pic_ctrl.scala 157:139]
|
|
node _T_331 = and(raddr_intpriority_base_match, _T_330) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_17 = and(_T_331, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_332 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_333 = eq(_T_332, UInt<5>("h012")) @[pic_ctrl.scala 157:139]
|
|
node _T_334 = and(raddr_intpriority_base_match, _T_333) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_18 = and(_T_334, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_335 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_336 = eq(_T_335, UInt<5>("h013")) @[pic_ctrl.scala 157:139]
|
|
node _T_337 = and(raddr_intpriority_base_match, _T_336) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_19 = and(_T_337, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_338 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_339 = eq(_T_338, UInt<5>("h014")) @[pic_ctrl.scala 157:139]
|
|
node _T_340 = and(raddr_intpriority_base_match, _T_339) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_20 = and(_T_340, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_341 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_342 = eq(_T_341, UInt<5>("h015")) @[pic_ctrl.scala 157:139]
|
|
node _T_343 = and(raddr_intpriority_base_match, _T_342) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_21 = and(_T_343, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_344 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_345 = eq(_T_344, UInt<5>("h016")) @[pic_ctrl.scala 157:139]
|
|
node _T_346 = and(raddr_intpriority_base_match, _T_345) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_22 = and(_T_346, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_347 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_348 = eq(_T_347, UInt<5>("h017")) @[pic_ctrl.scala 157:139]
|
|
node _T_349 = and(raddr_intpriority_base_match, _T_348) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_23 = and(_T_349, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_350 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_351 = eq(_T_350, UInt<5>("h018")) @[pic_ctrl.scala 157:139]
|
|
node _T_352 = and(raddr_intpriority_base_match, _T_351) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_24 = and(_T_352, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_353 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_354 = eq(_T_353, UInt<5>("h019")) @[pic_ctrl.scala 157:139]
|
|
node _T_355 = and(raddr_intpriority_base_match, _T_354) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_25 = and(_T_355, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_356 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_357 = eq(_T_356, UInt<5>("h01a")) @[pic_ctrl.scala 157:139]
|
|
node _T_358 = and(raddr_intpriority_base_match, _T_357) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_26 = and(_T_358, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_359 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_360 = eq(_T_359, UInt<5>("h01b")) @[pic_ctrl.scala 157:139]
|
|
node _T_361 = and(raddr_intpriority_base_match, _T_360) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_27 = and(_T_361, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_362 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_363 = eq(_T_362, UInt<5>("h01c")) @[pic_ctrl.scala 157:139]
|
|
node _T_364 = and(raddr_intpriority_base_match, _T_363) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_28 = and(_T_364, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_365 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_366 = eq(_T_365, UInt<5>("h01d")) @[pic_ctrl.scala 157:139]
|
|
node _T_367 = and(raddr_intpriority_base_match, _T_366) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_29 = and(_T_367, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_368 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_369 = eq(_T_368, UInt<5>("h01e")) @[pic_ctrl.scala 157:139]
|
|
node _T_370 = and(raddr_intpriority_base_match, _T_369) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_30 = and(_T_370, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_371 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 157:122]
|
|
node _T_372 = eq(_T_371, UInt<5>("h01f")) @[pic_ctrl.scala 157:139]
|
|
node _T_373 = and(raddr_intpriority_base_match, _T_372) @[pic_ctrl.scala 157:106]
|
|
node intpriority_reg_re_31 = and(_T_373, picm_rden_ff) @[pic_ctrl.scala 157:153]
|
|
node _T_374 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_375 = eq(_T_374, UInt<1>("h01")) @[pic_ctrl.scala 158:139]
|
|
node _T_376 = and(waddr_intenable_base_match, _T_375) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_1 = and(_T_376, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_377 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_378 = eq(_T_377, UInt<2>("h02")) @[pic_ctrl.scala 158:139]
|
|
node _T_379 = and(waddr_intenable_base_match, _T_378) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_2 = and(_T_379, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_380 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_381 = eq(_T_380, UInt<2>("h03")) @[pic_ctrl.scala 158:139]
|
|
node _T_382 = and(waddr_intenable_base_match, _T_381) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_3 = and(_T_382, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_383 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_384 = eq(_T_383, UInt<3>("h04")) @[pic_ctrl.scala 158:139]
|
|
node _T_385 = and(waddr_intenable_base_match, _T_384) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_4 = and(_T_385, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_386 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_387 = eq(_T_386, UInt<3>("h05")) @[pic_ctrl.scala 158:139]
|
|
node _T_388 = and(waddr_intenable_base_match, _T_387) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_5 = and(_T_388, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_389 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_390 = eq(_T_389, UInt<3>("h06")) @[pic_ctrl.scala 158:139]
|
|
node _T_391 = and(waddr_intenable_base_match, _T_390) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_6 = and(_T_391, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_392 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_393 = eq(_T_392, UInt<3>("h07")) @[pic_ctrl.scala 158:139]
|
|
node _T_394 = and(waddr_intenable_base_match, _T_393) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_7 = and(_T_394, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_395 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_396 = eq(_T_395, UInt<4>("h08")) @[pic_ctrl.scala 158:139]
|
|
node _T_397 = and(waddr_intenable_base_match, _T_396) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_8 = and(_T_397, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_398 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_399 = eq(_T_398, UInt<4>("h09")) @[pic_ctrl.scala 158:139]
|
|
node _T_400 = and(waddr_intenable_base_match, _T_399) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_9 = and(_T_400, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_401 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_402 = eq(_T_401, UInt<4>("h0a")) @[pic_ctrl.scala 158:139]
|
|
node _T_403 = and(waddr_intenable_base_match, _T_402) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_10 = and(_T_403, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_404 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_405 = eq(_T_404, UInt<4>("h0b")) @[pic_ctrl.scala 158:139]
|
|
node _T_406 = and(waddr_intenable_base_match, _T_405) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_11 = and(_T_406, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_407 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_408 = eq(_T_407, UInt<4>("h0c")) @[pic_ctrl.scala 158:139]
|
|
node _T_409 = and(waddr_intenable_base_match, _T_408) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_12 = and(_T_409, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_410 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_411 = eq(_T_410, UInt<4>("h0d")) @[pic_ctrl.scala 158:139]
|
|
node _T_412 = and(waddr_intenable_base_match, _T_411) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_13 = and(_T_412, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_413 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_414 = eq(_T_413, UInt<4>("h0e")) @[pic_ctrl.scala 158:139]
|
|
node _T_415 = and(waddr_intenable_base_match, _T_414) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_14 = and(_T_415, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_416 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_417 = eq(_T_416, UInt<4>("h0f")) @[pic_ctrl.scala 158:139]
|
|
node _T_418 = and(waddr_intenable_base_match, _T_417) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_15 = and(_T_418, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_419 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_420 = eq(_T_419, UInt<5>("h010")) @[pic_ctrl.scala 158:139]
|
|
node _T_421 = and(waddr_intenable_base_match, _T_420) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_16 = and(_T_421, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_422 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_423 = eq(_T_422, UInt<5>("h011")) @[pic_ctrl.scala 158:139]
|
|
node _T_424 = and(waddr_intenable_base_match, _T_423) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_17 = and(_T_424, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_425 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_426 = eq(_T_425, UInt<5>("h012")) @[pic_ctrl.scala 158:139]
|
|
node _T_427 = and(waddr_intenable_base_match, _T_426) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_18 = and(_T_427, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_428 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_429 = eq(_T_428, UInt<5>("h013")) @[pic_ctrl.scala 158:139]
|
|
node _T_430 = and(waddr_intenable_base_match, _T_429) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_19 = and(_T_430, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_431 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_432 = eq(_T_431, UInt<5>("h014")) @[pic_ctrl.scala 158:139]
|
|
node _T_433 = and(waddr_intenable_base_match, _T_432) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_20 = and(_T_433, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_434 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_435 = eq(_T_434, UInt<5>("h015")) @[pic_ctrl.scala 158:139]
|
|
node _T_436 = and(waddr_intenable_base_match, _T_435) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_21 = and(_T_436, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_437 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_438 = eq(_T_437, UInt<5>("h016")) @[pic_ctrl.scala 158:139]
|
|
node _T_439 = and(waddr_intenable_base_match, _T_438) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_22 = and(_T_439, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_440 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_441 = eq(_T_440, UInt<5>("h017")) @[pic_ctrl.scala 158:139]
|
|
node _T_442 = and(waddr_intenable_base_match, _T_441) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_23 = and(_T_442, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_443 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_444 = eq(_T_443, UInt<5>("h018")) @[pic_ctrl.scala 158:139]
|
|
node _T_445 = and(waddr_intenable_base_match, _T_444) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_24 = and(_T_445, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_446 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_447 = eq(_T_446, UInt<5>("h019")) @[pic_ctrl.scala 158:139]
|
|
node _T_448 = and(waddr_intenable_base_match, _T_447) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_25 = and(_T_448, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_449 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_450 = eq(_T_449, UInt<5>("h01a")) @[pic_ctrl.scala 158:139]
|
|
node _T_451 = and(waddr_intenable_base_match, _T_450) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_26 = and(_T_451, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_452 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_453 = eq(_T_452, UInt<5>("h01b")) @[pic_ctrl.scala 158:139]
|
|
node _T_454 = and(waddr_intenable_base_match, _T_453) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_27 = and(_T_454, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_455 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_456 = eq(_T_455, UInt<5>("h01c")) @[pic_ctrl.scala 158:139]
|
|
node _T_457 = and(waddr_intenable_base_match, _T_456) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_28 = and(_T_457, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_458 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_459 = eq(_T_458, UInt<5>("h01d")) @[pic_ctrl.scala 158:139]
|
|
node _T_460 = and(waddr_intenable_base_match, _T_459) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_29 = and(_T_460, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_461 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_462 = eq(_T_461, UInt<5>("h01e")) @[pic_ctrl.scala 158:139]
|
|
node _T_463 = and(waddr_intenable_base_match, _T_462) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_30 = and(_T_463, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_464 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 158:122]
|
|
node _T_465 = eq(_T_464, UInt<5>("h01f")) @[pic_ctrl.scala 158:139]
|
|
node _T_466 = and(waddr_intenable_base_match, _T_465) @[pic_ctrl.scala 158:106]
|
|
node intenable_reg_we_31 = and(_T_466, picm_wren_ff) @[pic_ctrl.scala 158:153]
|
|
node _T_467 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_468 = eq(_T_467, UInt<1>("h01")) @[pic_ctrl.scala 159:139]
|
|
node _T_469 = and(raddr_intenable_base_match, _T_468) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_1 = and(_T_469, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_470 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_471 = eq(_T_470, UInt<2>("h02")) @[pic_ctrl.scala 159:139]
|
|
node _T_472 = and(raddr_intenable_base_match, _T_471) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_2 = and(_T_472, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_473 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_474 = eq(_T_473, UInt<2>("h03")) @[pic_ctrl.scala 159:139]
|
|
node _T_475 = and(raddr_intenable_base_match, _T_474) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_3 = and(_T_475, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_476 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_477 = eq(_T_476, UInt<3>("h04")) @[pic_ctrl.scala 159:139]
|
|
node _T_478 = and(raddr_intenable_base_match, _T_477) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_4 = and(_T_478, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_479 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_480 = eq(_T_479, UInt<3>("h05")) @[pic_ctrl.scala 159:139]
|
|
node _T_481 = and(raddr_intenable_base_match, _T_480) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_5 = and(_T_481, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_482 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_483 = eq(_T_482, UInt<3>("h06")) @[pic_ctrl.scala 159:139]
|
|
node _T_484 = and(raddr_intenable_base_match, _T_483) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_6 = and(_T_484, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_485 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_486 = eq(_T_485, UInt<3>("h07")) @[pic_ctrl.scala 159:139]
|
|
node _T_487 = and(raddr_intenable_base_match, _T_486) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_7 = and(_T_487, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_488 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_489 = eq(_T_488, UInt<4>("h08")) @[pic_ctrl.scala 159:139]
|
|
node _T_490 = and(raddr_intenable_base_match, _T_489) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_8 = and(_T_490, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_491 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_492 = eq(_T_491, UInt<4>("h09")) @[pic_ctrl.scala 159:139]
|
|
node _T_493 = and(raddr_intenable_base_match, _T_492) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_9 = and(_T_493, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_494 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_495 = eq(_T_494, UInt<4>("h0a")) @[pic_ctrl.scala 159:139]
|
|
node _T_496 = and(raddr_intenable_base_match, _T_495) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_10 = and(_T_496, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_497 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_498 = eq(_T_497, UInt<4>("h0b")) @[pic_ctrl.scala 159:139]
|
|
node _T_499 = and(raddr_intenable_base_match, _T_498) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_11 = and(_T_499, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_500 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_501 = eq(_T_500, UInt<4>("h0c")) @[pic_ctrl.scala 159:139]
|
|
node _T_502 = and(raddr_intenable_base_match, _T_501) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_12 = and(_T_502, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_503 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_504 = eq(_T_503, UInt<4>("h0d")) @[pic_ctrl.scala 159:139]
|
|
node _T_505 = and(raddr_intenable_base_match, _T_504) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_13 = and(_T_505, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_506 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_507 = eq(_T_506, UInt<4>("h0e")) @[pic_ctrl.scala 159:139]
|
|
node _T_508 = and(raddr_intenable_base_match, _T_507) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_14 = and(_T_508, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_509 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_510 = eq(_T_509, UInt<4>("h0f")) @[pic_ctrl.scala 159:139]
|
|
node _T_511 = and(raddr_intenable_base_match, _T_510) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_15 = and(_T_511, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_512 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_513 = eq(_T_512, UInt<5>("h010")) @[pic_ctrl.scala 159:139]
|
|
node _T_514 = and(raddr_intenable_base_match, _T_513) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_16 = and(_T_514, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_515 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_516 = eq(_T_515, UInt<5>("h011")) @[pic_ctrl.scala 159:139]
|
|
node _T_517 = and(raddr_intenable_base_match, _T_516) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_17 = and(_T_517, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_518 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_519 = eq(_T_518, UInt<5>("h012")) @[pic_ctrl.scala 159:139]
|
|
node _T_520 = and(raddr_intenable_base_match, _T_519) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_18 = and(_T_520, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_521 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_522 = eq(_T_521, UInt<5>("h013")) @[pic_ctrl.scala 159:139]
|
|
node _T_523 = and(raddr_intenable_base_match, _T_522) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_19 = and(_T_523, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_524 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_525 = eq(_T_524, UInt<5>("h014")) @[pic_ctrl.scala 159:139]
|
|
node _T_526 = and(raddr_intenable_base_match, _T_525) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_20 = and(_T_526, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_527 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_528 = eq(_T_527, UInt<5>("h015")) @[pic_ctrl.scala 159:139]
|
|
node _T_529 = and(raddr_intenable_base_match, _T_528) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_21 = and(_T_529, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_530 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_531 = eq(_T_530, UInt<5>("h016")) @[pic_ctrl.scala 159:139]
|
|
node _T_532 = and(raddr_intenable_base_match, _T_531) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_22 = and(_T_532, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_533 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_534 = eq(_T_533, UInt<5>("h017")) @[pic_ctrl.scala 159:139]
|
|
node _T_535 = and(raddr_intenable_base_match, _T_534) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_23 = and(_T_535, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_536 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_537 = eq(_T_536, UInt<5>("h018")) @[pic_ctrl.scala 159:139]
|
|
node _T_538 = and(raddr_intenable_base_match, _T_537) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_24 = and(_T_538, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_539 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_540 = eq(_T_539, UInt<5>("h019")) @[pic_ctrl.scala 159:139]
|
|
node _T_541 = and(raddr_intenable_base_match, _T_540) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_25 = and(_T_541, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_542 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_543 = eq(_T_542, UInt<5>("h01a")) @[pic_ctrl.scala 159:139]
|
|
node _T_544 = and(raddr_intenable_base_match, _T_543) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_26 = and(_T_544, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_545 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_546 = eq(_T_545, UInt<5>("h01b")) @[pic_ctrl.scala 159:139]
|
|
node _T_547 = and(raddr_intenable_base_match, _T_546) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_27 = and(_T_547, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_548 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_549 = eq(_T_548, UInt<5>("h01c")) @[pic_ctrl.scala 159:139]
|
|
node _T_550 = and(raddr_intenable_base_match, _T_549) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_28 = and(_T_550, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_551 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_552 = eq(_T_551, UInt<5>("h01d")) @[pic_ctrl.scala 159:139]
|
|
node _T_553 = and(raddr_intenable_base_match, _T_552) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_29 = and(_T_553, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_554 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_555 = eq(_T_554, UInt<5>("h01e")) @[pic_ctrl.scala 159:139]
|
|
node _T_556 = and(raddr_intenable_base_match, _T_555) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_30 = and(_T_556, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_557 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 159:122]
|
|
node _T_558 = eq(_T_557, UInt<5>("h01f")) @[pic_ctrl.scala 159:139]
|
|
node _T_559 = and(raddr_intenable_base_match, _T_558) @[pic_ctrl.scala 159:106]
|
|
node intenable_reg_re_31 = and(_T_559, picm_rden_ff) @[pic_ctrl.scala 159:153]
|
|
node _T_560 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_561 = eq(_T_560, UInt<1>("h01")) @[pic_ctrl.scala 160:139]
|
|
node _T_562 = and(waddr_config_gw_base_match, _T_561) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_1 = and(_T_562, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_563 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_564 = eq(_T_563, UInt<2>("h02")) @[pic_ctrl.scala 160:139]
|
|
node _T_565 = and(waddr_config_gw_base_match, _T_564) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_2 = and(_T_565, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_566 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_567 = eq(_T_566, UInt<2>("h03")) @[pic_ctrl.scala 160:139]
|
|
node _T_568 = and(waddr_config_gw_base_match, _T_567) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_3 = and(_T_568, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_569 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_570 = eq(_T_569, UInt<3>("h04")) @[pic_ctrl.scala 160:139]
|
|
node _T_571 = and(waddr_config_gw_base_match, _T_570) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_4 = and(_T_571, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_572 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_573 = eq(_T_572, UInt<3>("h05")) @[pic_ctrl.scala 160:139]
|
|
node _T_574 = and(waddr_config_gw_base_match, _T_573) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_5 = and(_T_574, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_575 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_576 = eq(_T_575, UInt<3>("h06")) @[pic_ctrl.scala 160:139]
|
|
node _T_577 = and(waddr_config_gw_base_match, _T_576) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_6 = and(_T_577, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_578 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_579 = eq(_T_578, UInt<3>("h07")) @[pic_ctrl.scala 160:139]
|
|
node _T_580 = and(waddr_config_gw_base_match, _T_579) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_7 = and(_T_580, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_581 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_582 = eq(_T_581, UInt<4>("h08")) @[pic_ctrl.scala 160:139]
|
|
node _T_583 = and(waddr_config_gw_base_match, _T_582) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_8 = and(_T_583, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_584 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_585 = eq(_T_584, UInt<4>("h09")) @[pic_ctrl.scala 160:139]
|
|
node _T_586 = and(waddr_config_gw_base_match, _T_585) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_9 = and(_T_586, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_587 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_588 = eq(_T_587, UInt<4>("h0a")) @[pic_ctrl.scala 160:139]
|
|
node _T_589 = and(waddr_config_gw_base_match, _T_588) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_10 = and(_T_589, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_590 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_591 = eq(_T_590, UInt<4>("h0b")) @[pic_ctrl.scala 160:139]
|
|
node _T_592 = and(waddr_config_gw_base_match, _T_591) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_11 = and(_T_592, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_593 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_594 = eq(_T_593, UInt<4>("h0c")) @[pic_ctrl.scala 160:139]
|
|
node _T_595 = and(waddr_config_gw_base_match, _T_594) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_12 = and(_T_595, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_596 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_597 = eq(_T_596, UInt<4>("h0d")) @[pic_ctrl.scala 160:139]
|
|
node _T_598 = and(waddr_config_gw_base_match, _T_597) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_13 = and(_T_598, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_599 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_600 = eq(_T_599, UInt<4>("h0e")) @[pic_ctrl.scala 160:139]
|
|
node _T_601 = and(waddr_config_gw_base_match, _T_600) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_14 = and(_T_601, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_602 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_603 = eq(_T_602, UInt<4>("h0f")) @[pic_ctrl.scala 160:139]
|
|
node _T_604 = and(waddr_config_gw_base_match, _T_603) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_15 = and(_T_604, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_605 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_606 = eq(_T_605, UInt<5>("h010")) @[pic_ctrl.scala 160:139]
|
|
node _T_607 = and(waddr_config_gw_base_match, _T_606) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_16 = and(_T_607, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_608 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_609 = eq(_T_608, UInt<5>("h011")) @[pic_ctrl.scala 160:139]
|
|
node _T_610 = and(waddr_config_gw_base_match, _T_609) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_17 = and(_T_610, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_611 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_612 = eq(_T_611, UInt<5>("h012")) @[pic_ctrl.scala 160:139]
|
|
node _T_613 = and(waddr_config_gw_base_match, _T_612) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_18 = and(_T_613, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_614 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_615 = eq(_T_614, UInt<5>("h013")) @[pic_ctrl.scala 160:139]
|
|
node _T_616 = and(waddr_config_gw_base_match, _T_615) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_19 = and(_T_616, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_617 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_618 = eq(_T_617, UInt<5>("h014")) @[pic_ctrl.scala 160:139]
|
|
node _T_619 = and(waddr_config_gw_base_match, _T_618) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_20 = and(_T_619, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_620 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_621 = eq(_T_620, UInt<5>("h015")) @[pic_ctrl.scala 160:139]
|
|
node _T_622 = and(waddr_config_gw_base_match, _T_621) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_21 = and(_T_622, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_623 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_624 = eq(_T_623, UInt<5>("h016")) @[pic_ctrl.scala 160:139]
|
|
node _T_625 = and(waddr_config_gw_base_match, _T_624) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_22 = and(_T_625, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_626 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_627 = eq(_T_626, UInt<5>("h017")) @[pic_ctrl.scala 160:139]
|
|
node _T_628 = and(waddr_config_gw_base_match, _T_627) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_23 = and(_T_628, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_629 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_630 = eq(_T_629, UInt<5>("h018")) @[pic_ctrl.scala 160:139]
|
|
node _T_631 = and(waddr_config_gw_base_match, _T_630) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_24 = and(_T_631, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_632 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_633 = eq(_T_632, UInt<5>("h019")) @[pic_ctrl.scala 160:139]
|
|
node _T_634 = and(waddr_config_gw_base_match, _T_633) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_25 = and(_T_634, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_635 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_636 = eq(_T_635, UInt<5>("h01a")) @[pic_ctrl.scala 160:139]
|
|
node _T_637 = and(waddr_config_gw_base_match, _T_636) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_26 = and(_T_637, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_638 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_639 = eq(_T_638, UInt<5>("h01b")) @[pic_ctrl.scala 160:139]
|
|
node _T_640 = and(waddr_config_gw_base_match, _T_639) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_27 = and(_T_640, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_641 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_642 = eq(_T_641, UInt<5>("h01c")) @[pic_ctrl.scala 160:139]
|
|
node _T_643 = and(waddr_config_gw_base_match, _T_642) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_28 = and(_T_643, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_644 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_645 = eq(_T_644, UInt<5>("h01d")) @[pic_ctrl.scala 160:139]
|
|
node _T_646 = and(waddr_config_gw_base_match, _T_645) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_29 = and(_T_646, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_647 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_648 = eq(_T_647, UInt<5>("h01e")) @[pic_ctrl.scala 160:139]
|
|
node _T_649 = and(waddr_config_gw_base_match, _T_648) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_30 = and(_T_649, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_650 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 160:122]
|
|
node _T_651 = eq(_T_650, UInt<5>("h01f")) @[pic_ctrl.scala 160:139]
|
|
node _T_652 = and(waddr_config_gw_base_match, _T_651) @[pic_ctrl.scala 160:106]
|
|
node gw_config_reg_we_31 = and(_T_652, picm_wren_ff) @[pic_ctrl.scala 160:153]
|
|
node _T_653 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_654 = eq(_T_653, UInt<1>("h01")) @[pic_ctrl.scala 161:139]
|
|
node _T_655 = and(raddr_config_gw_base_match, _T_654) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_1 = and(_T_655, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_656 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_657 = eq(_T_656, UInt<2>("h02")) @[pic_ctrl.scala 161:139]
|
|
node _T_658 = and(raddr_config_gw_base_match, _T_657) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_2 = and(_T_658, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_659 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_660 = eq(_T_659, UInt<2>("h03")) @[pic_ctrl.scala 161:139]
|
|
node _T_661 = and(raddr_config_gw_base_match, _T_660) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_3 = and(_T_661, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_662 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_663 = eq(_T_662, UInt<3>("h04")) @[pic_ctrl.scala 161:139]
|
|
node _T_664 = and(raddr_config_gw_base_match, _T_663) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_4 = and(_T_664, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_665 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_666 = eq(_T_665, UInt<3>("h05")) @[pic_ctrl.scala 161:139]
|
|
node _T_667 = and(raddr_config_gw_base_match, _T_666) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_5 = and(_T_667, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_668 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_669 = eq(_T_668, UInt<3>("h06")) @[pic_ctrl.scala 161:139]
|
|
node _T_670 = and(raddr_config_gw_base_match, _T_669) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_6 = and(_T_670, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_671 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_672 = eq(_T_671, UInt<3>("h07")) @[pic_ctrl.scala 161:139]
|
|
node _T_673 = and(raddr_config_gw_base_match, _T_672) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_7 = and(_T_673, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_674 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_675 = eq(_T_674, UInt<4>("h08")) @[pic_ctrl.scala 161:139]
|
|
node _T_676 = and(raddr_config_gw_base_match, _T_675) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_8 = and(_T_676, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_677 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_678 = eq(_T_677, UInt<4>("h09")) @[pic_ctrl.scala 161:139]
|
|
node _T_679 = and(raddr_config_gw_base_match, _T_678) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_9 = and(_T_679, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_680 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_681 = eq(_T_680, UInt<4>("h0a")) @[pic_ctrl.scala 161:139]
|
|
node _T_682 = and(raddr_config_gw_base_match, _T_681) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_10 = and(_T_682, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_683 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_684 = eq(_T_683, UInt<4>("h0b")) @[pic_ctrl.scala 161:139]
|
|
node _T_685 = and(raddr_config_gw_base_match, _T_684) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_11 = and(_T_685, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_686 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_687 = eq(_T_686, UInt<4>("h0c")) @[pic_ctrl.scala 161:139]
|
|
node _T_688 = and(raddr_config_gw_base_match, _T_687) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_12 = and(_T_688, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_689 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_690 = eq(_T_689, UInt<4>("h0d")) @[pic_ctrl.scala 161:139]
|
|
node _T_691 = and(raddr_config_gw_base_match, _T_690) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_13 = and(_T_691, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_692 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_693 = eq(_T_692, UInt<4>("h0e")) @[pic_ctrl.scala 161:139]
|
|
node _T_694 = and(raddr_config_gw_base_match, _T_693) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_14 = and(_T_694, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_695 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_696 = eq(_T_695, UInt<4>("h0f")) @[pic_ctrl.scala 161:139]
|
|
node _T_697 = and(raddr_config_gw_base_match, _T_696) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_15 = and(_T_697, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_698 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_699 = eq(_T_698, UInt<5>("h010")) @[pic_ctrl.scala 161:139]
|
|
node _T_700 = and(raddr_config_gw_base_match, _T_699) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_16 = and(_T_700, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_701 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_702 = eq(_T_701, UInt<5>("h011")) @[pic_ctrl.scala 161:139]
|
|
node _T_703 = and(raddr_config_gw_base_match, _T_702) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_17 = and(_T_703, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_704 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_705 = eq(_T_704, UInt<5>("h012")) @[pic_ctrl.scala 161:139]
|
|
node _T_706 = and(raddr_config_gw_base_match, _T_705) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_18 = and(_T_706, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_707 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_708 = eq(_T_707, UInt<5>("h013")) @[pic_ctrl.scala 161:139]
|
|
node _T_709 = and(raddr_config_gw_base_match, _T_708) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_19 = and(_T_709, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_710 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_711 = eq(_T_710, UInt<5>("h014")) @[pic_ctrl.scala 161:139]
|
|
node _T_712 = and(raddr_config_gw_base_match, _T_711) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_20 = and(_T_712, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_713 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_714 = eq(_T_713, UInt<5>("h015")) @[pic_ctrl.scala 161:139]
|
|
node _T_715 = and(raddr_config_gw_base_match, _T_714) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_21 = and(_T_715, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_716 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_717 = eq(_T_716, UInt<5>("h016")) @[pic_ctrl.scala 161:139]
|
|
node _T_718 = and(raddr_config_gw_base_match, _T_717) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_22 = and(_T_718, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_719 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_720 = eq(_T_719, UInt<5>("h017")) @[pic_ctrl.scala 161:139]
|
|
node _T_721 = and(raddr_config_gw_base_match, _T_720) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_23 = and(_T_721, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_722 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_723 = eq(_T_722, UInt<5>("h018")) @[pic_ctrl.scala 161:139]
|
|
node _T_724 = and(raddr_config_gw_base_match, _T_723) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_24 = and(_T_724, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_725 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_726 = eq(_T_725, UInt<5>("h019")) @[pic_ctrl.scala 161:139]
|
|
node _T_727 = and(raddr_config_gw_base_match, _T_726) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_25 = and(_T_727, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_728 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_729 = eq(_T_728, UInt<5>("h01a")) @[pic_ctrl.scala 161:139]
|
|
node _T_730 = and(raddr_config_gw_base_match, _T_729) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_26 = and(_T_730, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_731 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_732 = eq(_T_731, UInt<5>("h01b")) @[pic_ctrl.scala 161:139]
|
|
node _T_733 = and(raddr_config_gw_base_match, _T_732) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_27 = and(_T_733, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_734 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_735 = eq(_T_734, UInt<5>("h01c")) @[pic_ctrl.scala 161:139]
|
|
node _T_736 = and(raddr_config_gw_base_match, _T_735) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_28 = and(_T_736, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_737 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_738 = eq(_T_737, UInt<5>("h01d")) @[pic_ctrl.scala 161:139]
|
|
node _T_739 = and(raddr_config_gw_base_match, _T_738) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_29 = and(_T_739, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_740 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_741 = eq(_T_740, UInt<5>("h01e")) @[pic_ctrl.scala 161:139]
|
|
node _T_742 = and(raddr_config_gw_base_match, _T_741) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_30 = and(_T_742, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_743 = bits(picm_raddr_ff, 6, 2) @[pic_ctrl.scala 161:122]
|
|
node _T_744 = eq(_T_743, UInt<5>("h01f")) @[pic_ctrl.scala 161:139]
|
|
node _T_745 = and(raddr_config_gw_base_match, _T_744) @[pic_ctrl.scala 161:106]
|
|
node gw_config_reg_re_31 = and(_T_745, picm_rden_ff) @[pic_ctrl.scala 161:153]
|
|
node _T_746 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_747 = eq(_T_746, UInt<1>("h01")) @[pic_ctrl.scala 162:139]
|
|
node _T_748 = and(addr_clear_gw_base_match, _T_747) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_1 = and(_T_748, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_749 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_750 = eq(_T_749, UInt<2>("h02")) @[pic_ctrl.scala 162:139]
|
|
node _T_751 = and(addr_clear_gw_base_match, _T_750) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_2 = and(_T_751, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_752 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_753 = eq(_T_752, UInt<2>("h03")) @[pic_ctrl.scala 162:139]
|
|
node _T_754 = and(addr_clear_gw_base_match, _T_753) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_3 = and(_T_754, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_755 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_756 = eq(_T_755, UInt<3>("h04")) @[pic_ctrl.scala 162:139]
|
|
node _T_757 = and(addr_clear_gw_base_match, _T_756) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_4 = and(_T_757, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_758 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_759 = eq(_T_758, UInt<3>("h05")) @[pic_ctrl.scala 162:139]
|
|
node _T_760 = and(addr_clear_gw_base_match, _T_759) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_5 = and(_T_760, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_761 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_762 = eq(_T_761, UInt<3>("h06")) @[pic_ctrl.scala 162:139]
|
|
node _T_763 = and(addr_clear_gw_base_match, _T_762) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_6 = and(_T_763, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_764 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_765 = eq(_T_764, UInt<3>("h07")) @[pic_ctrl.scala 162:139]
|
|
node _T_766 = and(addr_clear_gw_base_match, _T_765) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_7 = and(_T_766, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_767 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_768 = eq(_T_767, UInt<4>("h08")) @[pic_ctrl.scala 162:139]
|
|
node _T_769 = and(addr_clear_gw_base_match, _T_768) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_8 = and(_T_769, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_770 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_771 = eq(_T_770, UInt<4>("h09")) @[pic_ctrl.scala 162:139]
|
|
node _T_772 = and(addr_clear_gw_base_match, _T_771) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_9 = and(_T_772, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_773 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_774 = eq(_T_773, UInt<4>("h0a")) @[pic_ctrl.scala 162:139]
|
|
node _T_775 = and(addr_clear_gw_base_match, _T_774) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_10 = and(_T_775, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_776 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_777 = eq(_T_776, UInt<4>("h0b")) @[pic_ctrl.scala 162:139]
|
|
node _T_778 = and(addr_clear_gw_base_match, _T_777) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_11 = and(_T_778, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_779 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_780 = eq(_T_779, UInt<4>("h0c")) @[pic_ctrl.scala 162:139]
|
|
node _T_781 = and(addr_clear_gw_base_match, _T_780) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_12 = and(_T_781, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_782 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_783 = eq(_T_782, UInt<4>("h0d")) @[pic_ctrl.scala 162:139]
|
|
node _T_784 = and(addr_clear_gw_base_match, _T_783) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_13 = and(_T_784, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_785 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_786 = eq(_T_785, UInt<4>("h0e")) @[pic_ctrl.scala 162:139]
|
|
node _T_787 = and(addr_clear_gw_base_match, _T_786) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_14 = and(_T_787, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_788 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_789 = eq(_T_788, UInt<4>("h0f")) @[pic_ctrl.scala 162:139]
|
|
node _T_790 = and(addr_clear_gw_base_match, _T_789) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_15 = and(_T_790, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_791 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_792 = eq(_T_791, UInt<5>("h010")) @[pic_ctrl.scala 162:139]
|
|
node _T_793 = and(addr_clear_gw_base_match, _T_792) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_16 = and(_T_793, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_794 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_795 = eq(_T_794, UInt<5>("h011")) @[pic_ctrl.scala 162:139]
|
|
node _T_796 = and(addr_clear_gw_base_match, _T_795) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_17 = and(_T_796, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_797 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_798 = eq(_T_797, UInt<5>("h012")) @[pic_ctrl.scala 162:139]
|
|
node _T_799 = and(addr_clear_gw_base_match, _T_798) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_18 = and(_T_799, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_800 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_801 = eq(_T_800, UInt<5>("h013")) @[pic_ctrl.scala 162:139]
|
|
node _T_802 = and(addr_clear_gw_base_match, _T_801) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_19 = and(_T_802, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_803 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_804 = eq(_T_803, UInt<5>("h014")) @[pic_ctrl.scala 162:139]
|
|
node _T_805 = and(addr_clear_gw_base_match, _T_804) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_20 = and(_T_805, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_806 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_807 = eq(_T_806, UInt<5>("h015")) @[pic_ctrl.scala 162:139]
|
|
node _T_808 = and(addr_clear_gw_base_match, _T_807) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_21 = and(_T_808, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_809 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_810 = eq(_T_809, UInt<5>("h016")) @[pic_ctrl.scala 162:139]
|
|
node _T_811 = and(addr_clear_gw_base_match, _T_810) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_22 = and(_T_811, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_812 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_813 = eq(_T_812, UInt<5>("h017")) @[pic_ctrl.scala 162:139]
|
|
node _T_814 = and(addr_clear_gw_base_match, _T_813) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_23 = and(_T_814, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_815 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_816 = eq(_T_815, UInt<5>("h018")) @[pic_ctrl.scala 162:139]
|
|
node _T_817 = and(addr_clear_gw_base_match, _T_816) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_24 = and(_T_817, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_818 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_819 = eq(_T_818, UInt<5>("h019")) @[pic_ctrl.scala 162:139]
|
|
node _T_820 = and(addr_clear_gw_base_match, _T_819) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_25 = and(_T_820, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_821 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_822 = eq(_T_821, UInt<5>("h01a")) @[pic_ctrl.scala 162:139]
|
|
node _T_823 = and(addr_clear_gw_base_match, _T_822) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_26 = and(_T_823, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_824 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_825 = eq(_T_824, UInt<5>("h01b")) @[pic_ctrl.scala 162:139]
|
|
node _T_826 = and(addr_clear_gw_base_match, _T_825) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_27 = and(_T_826, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_827 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_828 = eq(_T_827, UInt<5>("h01c")) @[pic_ctrl.scala 162:139]
|
|
node _T_829 = and(addr_clear_gw_base_match, _T_828) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_28 = and(_T_829, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_830 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_831 = eq(_T_830, UInt<5>("h01d")) @[pic_ctrl.scala 162:139]
|
|
node _T_832 = and(addr_clear_gw_base_match, _T_831) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_29 = and(_T_832, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_833 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_834 = eq(_T_833, UInt<5>("h01e")) @[pic_ctrl.scala 162:139]
|
|
node _T_835 = and(addr_clear_gw_base_match, _T_834) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_30 = and(_T_835, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
node _T_836 = bits(picm_waddr_ff, 6, 2) @[pic_ctrl.scala 162:122]
|
|
node _T_837 = eq(_T_836, UInt<5>("h01f")) @[pic_ctrl.scala 162:139]
|
|
node _T_838 = and(addr_clear_gw_base_match, _T_837) @[pic_ctrl.scala 162:106]
|
|
node gw_clear_reg_we_31 = and(_T_838, picm_wren_ff) @[pic_ctrl.scala 162:153]
|
|
wire intpriority_reg : UInt<4>[32] @[pic_ctrl.scala 163:32]
|
|
intpriority_reg[0] <= UInt<4>("h00") @[pic_ctrl.scala 164:208]
|
|
node _T_839 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_840 = bits(intpriority_reg_we_1, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_841 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_840 : @[Reg.scala 28:19]
|
|
_T_841 <= _T_839 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[1] <= _T_841 @[pic_ctrl.scala 164:71]
|
|
node _T_842 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_843 = bits(intpriority_reg_we_2, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_844 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_843 : @[Reg.scala 28:19]
|
|
_T_844 <= _T_842 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[2] <= _T_844 @[pic_ctrl.scala 164:71]
|
|
node _T_845 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_846 = bits(intpriority_reg_we_3, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_847 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_846 : @[Reg.scala 28:19]
|
|
_T_847 <= _T_845 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[3] <= _T_847 @[pic_ctrl.scala 164:71]
|
|
node _T_848 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_849 = bits(intpriority_reg_we_4, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_850 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_849 : @[Reg.scala 28:19]
|
|
_T_850 <= _T_848 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[4] <= _T_850 @[pic_ctrl.scala 164:71]
|
|
node _T_851 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_852 = bits(intpriority_reg_we_5, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_853 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_852 : @[Reg.scala 28:19]
|
|
_T_853 <= _T_851 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[5] <= _T_853 @[pic_ctrl.scala 164:71]
|
|
node _T_854 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_855 = bits(intpriority_reg_we_6, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_856 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_855 : @[Reg.scala 28:19]
|
|
_T_856 <= _T_854 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[6] <= _T_856 @[pic_ctrl.scala 164:71]
|
|
node _T_857 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_858 = bits(intpriority_reg_we_7, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_859 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_858 : @[Reg.scala 28:19]
|
|
_T_859 <= _T_857 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[7] <= _T_859 @[pic_ctrl.scala 164:71]
|
|
node _T_860 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_861 = bits(intpriority_reg_we_8, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_862 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_861 : @[Reg.scala 28:19]
|
|
_T_862 <= _T_860 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[8] <= _T_862 @[pic_ctrl.scala 164:71]
|
|
node _T_863 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_864 = bits(intpriority_reg_we_9, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_865 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_864 : @[Reg.scala 28:19]
|
|
_T_865 <= _T_863 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[9] <= _T_865 @[pic_ctrl.scala 164:71]
|
|
node _T_866 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_867 = bits(intpriority_reg_we_10, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_868 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_867 : @[Reg.scala 28:19]
|
|
_T_868 <= _T_866 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[10] <= _T_868 @[pic_ctrl.scala 164:71]
|
|
node _T_869 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_870 = bits(intpriority_reg_we_11, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_871 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_870 : @[Reg.scala 28:19]
|
|
_T_871 <= _T_869 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[11] <= _T_871 @[pic_ctrl.scala 164:71]
|
|
node _T_872 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_873 = bits(intpriority_reg_we_12, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_874 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_873 : @[Reg.scala 28:19]
|
|
_T_874 <= _T_872 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[12] <= _T_874 @[pic_ctrl.scala 164:71]
|
|
node _T_875 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_876 = bits(intpriority_reg_we_13, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_877 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_876 : @[Reg.scala 28:19]
|
|
_T_877 <= _T_875 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[13] <= _T_877 @[pic_ctrl.scala 164:71]
|
|
node _T_878 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_879 = bits(intpriority_reg_we_14, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_880 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_879 : @[Reg.scala 28:19]
|
|
_T_880 <= _T_878 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[14] <= _T_880 @[pic_ctrl.scala 164:71]
|
|
node _T_881 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_882 = bits(intpriority_reg_we_15, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_883 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_882 : @[Reg.scala 28:19]
|
|
_T_883 <= _T_881 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[15] <= _T_883 @[pic_ctrl.scala 164:71]
|
|
node _T_884 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_885 = bits(intpriority_reg_we_16, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_886 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_885 : @[Reg.scala 28:19]
|
|
_T_886 <= _T_884 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[16] <= _T_886 @[pic_ctrl.scala 164:71]
|
|
node _T_887 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_888 = bits(intpriority_reg_we_17, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_889 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_888 : @[Reg.scala 28:19]
|
|
_T_889 <= _T_887 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[17] <= _T_889 @[pic_ctrl.scala 164:71]
|
|
node _T_890 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_891 = bits(intpriority_reg_we_18, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_892 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_891 : @[Reg.scala 28:19]
|
|
_T_892 <= _T_890 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[18] <= _T_892 @[pic_ctrl.scala 164:71]
|
|
node _T_893 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_894 = bits(intpriority_reg_we_19, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_895 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_894 : @[Reg.scala 28:19]
|
|
_T_895 <= _T_893 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[19] <= _T_895 @[pic_ctrl.scala 164:71]
|
|
node _T_896 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_897 = bits(intpriority_reg_we_20, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_898 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_897 : @[Reg.scala 28:19]
|
|
_T_898 <= _T_896 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[20] <= _T_898 @[pic_ctrl.scala 164:71]
|
|
node _T_899 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_900 = bits(intpriority_reg_we_21, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_901 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_900 : @[Reg.scala 28:19]
|
|
_T_901 <= _T_899 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[21] <= _T_901 @[pic_ctrl.scala 164:71]
|
|
node _T_902 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_903 = bits(intpriority_reg_we_22, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_904 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_903 : @[Reg.scala 28:19]
|
|
_T_904 <= _T_902 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[22] <= _T_904 @[pic_ctrl.scala 164:71]
|
|
node _T_905 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_906 = bits(intpriority_reg_we_23, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_907 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_906 : @[Reg.scala 28:19]
|
|
_T_907 <= _T_905 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[23] <= _T_907 @[pic_ctrl.scala 164:71]
|
|
node _T_908 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_909 = bits(intpriority_reg_we_24, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_910 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_909 : @[Reg.scala 28:19]
|
|
_T_910 <= _T_908 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[24] <= _T_910 @[pic_ctrl.scala 164:71]
|
|
node _T_911 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_912 = bits(intpriority_reg_we_25, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_913 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_912 : @[Reg.scala 28:19]
|
|
_T_913 <= _T_911 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[25] <= _T_913 @[pic_ctrl.scala 164:71]
|
|
node _T_914 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_915 = bits(intpriority_reg_we_26, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_916 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_915 : @[Reg.scala 28:19]
|
|
_T_916 <= _T_914 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[26] <= _T_916 @[pic_ctrl.scala 164:71]
|
|
node _T_917 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_918 = bits(intpriority_reg_we_27, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_919 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_918 : @[Reg.scala 28:19]
|
|
_T_919 <= _T_917 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[27] <= _T_919 @[pic_ctrl.scala 164:71]
|
|
node _T_920 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_921 = bits(intpriority_reg_we_28, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_922 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_921 : @[Reg.scala 28:19]
|
|
_T_922 <= _T_920 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[28] <= _T_922 @[pic_ctrl.scala 164:71]
|
|
node _T_923 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_924 = bits(intpriority_reg_we_29, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_925 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_924 : @[Reg.scala 28:19]
|
|
_T_925 <= _T_923 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[29] <= _T_925 @[pic_ctrl.scala 164:71]
|
|
node _T_926 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_927 = bits(intpriority_reg_we_30, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_928 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_927 : @[Reg.scala 28:19]
|
|
_T_928 <= _T_926 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[30] <= _T_928 @[pic_ctrl.scala 164:71]
|
|
node _T_929 = bits(picm_wr_data_ff, 3, 0) @[pic_ctrl.scala 164:125]
|
|
node _T_930 = bits(intpriority_reg_we_31, 0, 0) @[pic_ctrl.scala 164:174]
|
|
reg _T_931 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_930 : @[Reg.scala 28:19]
|
|
_T_931 <= _T_929 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intpriority_reg[31] <= _T_931 @[pic_ctrl.scala 164:71]
|
|
wire intenable_reg : UInt<1>[32] @[pic_ctrl.scala 165:32]
|
|
intenable_reg[0] <= UInt<1>("h00") @[pic_ctrl.scala 166:182]
|
|
node _T_932 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_933 = bits(intenable_reg_we_1, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_934 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_933 : @[Reg.scala 28:19]
|
|
_T_934 <= _T_932 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[1] <= _T_934 @[pic_ctrl.scala 166:68]
|
|
node _T_935 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_936 = bits(intenable_reg_we_2, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_937 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_936 : @[Reg.scala 28:19]
|
|
_T_937 <= _T_935 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[2] <= _T_937 @[pic_ctrl.scala 166:68]
|
|
node _T_938 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_939 = bits(intenable_reg_we_3, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_940 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_939 : @[Reg.scala 28:19]
|
|
_T_940 <= _T_938 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[3] <= _T_940 @[pic_ctrl.scala 166:68]
|
|
node _T_941 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_942 = bits(intenable_reg_we_4, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_943 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_942 : @[Reg.scala 28:19]
|
|
_T_943 <= _T_941 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[4] <= _T_943 @[pic_ctrl.scala 166:68]
|
|
node _T_944 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_945 = bits(intenable_reg_we_5, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_946 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_945 : @[Reg.scala 28:19]
|
|
_T_946 <= _T_944 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[5] <= _T_946 @[pic_ctrl.scala 166:68]
|
|
node _T_947 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_948 = bits(intenable_reg_we_6, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_949 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_948 : @[Reg.scala 28:19]
|
|
_T_949 <= _T_947 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[6] <= _T_949 @[pic_ctrl.scala 166:68]
|
|
node _T_950 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_951 = bits(intenable_reg_we_7, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_952 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_951 : @[Reg.scala 28:19]
|
|
_T_952 <= _T_950 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[7] <= _T_952 @[pic_ctrl.scala 166:68]
|
|
node _T_953 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_954 = bits(intenable_reg_we_8, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_955 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_954 : @[Reg.scala 28:19]
|
|
_T_955 <= _T_953 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[8] <= _T_955 @[pic_ctrl.scala 166:68]
|
|
node _T_956 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_957 = bits(intenable_reg_we_9, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_958 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_957 : @[Reg.scala 28:19]
|
|
_T_958 <= _T_956 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[9] <= _T_958 @[pic_ctrl.scala 166:68]
|
|
node _T_959 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_960 = bits(intenable_reg_we_10, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_961 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_960 : @[Reg.scala 28:19]
|
|
_T_961 <= _T_959 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[10] <= _T_961 @[pic_ctrl.scala 166:68]
|
|
node _T_962 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_963 = bits(intenable_reg_we_11, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_964 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_963 : @[Reg.scala 28:19]
|
|
_T_964 <= _T_962 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[11] <= _T_964 @[pic_ctrl.scala 166:68]
|
|
node _T_965 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_966 = bits(intenable_reg_we_12, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_967 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_966 : @[Reg.scala 28:19]
|
|
_T_967 <= _T_965 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[12] <= _T_967 @[pic_ctrl.scala 166:68]
|
|
node _T_968 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_969 = bits(intenable_reg_we_13, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_970 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_969 : @[Reg.scala 28:19]
|
|
_T_970 <= _T_968 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[13] <= _T_970 @[pic_ctrl.scala 166:68]
|
|
node _T_971 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_972 = bits(intenable_reg_we_14, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_973 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_972 : @[Reg.scala 28:19]
|
|
_T_973 <= _T_971 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[14] <= _T_973 @[pic_ctrl.scala 166:68]
|
|
node _T_974 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_975 = bits(intenable_reg_we_15, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_976 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_975 : @[Reg.scala 28:19]
|
|
_T_976 <= _T_974 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[15] <= _T_976 @[pic_ctrl.scala 166:68]
|
|
node _T_977 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_978 = bits(intenable_reg_we_16, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_979 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_978 : @[Reg.scala 28:19]
|
|
_T_979 <= _T_977 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[16] <= _T_979 @[pic_ctrl.scala 166:68]
|
|
node _T_980 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_981 = bits(intenable_reg_we_17, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_982 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_981 : @[Reg.scala 28:19]
|
|
_T_982 <= _T_980 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[17] <= _T_982 @[pic_ctrl.scala 166:68]
|
|
node _T_983 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_984 = bits(intenable_reg_we_18, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_985 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_984 : @[Reg.scala 28:19]
|
|
_T_985 <= _T_983 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[18] <= _T_985 @[pic_ctrl.scala 166:68]
|
|
node _T_986 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_987 = bits(intenable_reg_we_19, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_988 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_987 : @[Reg.scala 28:19]
|
|
_T_988 <= _T_986 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[19] <= _T_988 @[pic_ctrl.scala 166:68]
|
|
node _T_989 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_990 = bits(intenable_reg_we_20, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_991 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_990 : @[Reg.scala 28:19]
|
|
_T_991 <= _T_989 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[20] <= _T_991 @[pic_ctrl.scala 166:68]
|
|
node _T_992 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_993 = bits(intenable_reg_we_21, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_994 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_993 : @[Reg.scala 28:19]
|
|
_T_994 <= _T_992 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[21] <= _T_994 @[pic_ctrl.scala 166:68]
|
|
node _T_995 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_996 = bits(intenable_reg_we_22, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_997 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_996 : @[Reg.scala 28:19]
|
|
_T_997 <= _T_995 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[22] <= _T_997 @[pic_ctrl.scala 166:68]
|
|
node _T_998 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_999 = bits(intenable_reg_we_23, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_1000 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_999 : @[Reg.scala 28:19]
|
|
_T_1000 <= _T_998 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[23] <= _T_1000 @[pic_ctrl.scala 166:68]
|
|
node _T_1001 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_1002 = bits(intenable_reg_we_24, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_1003 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1002 : @[Reg.scala 28:19]
|
|
_T_1003 <= _T_1001 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[24] <= _T_1003 @[pic_ctrl.scala 166:68]
|
|
node _T_1004 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_1005 = bits(intenable_reg_we_25, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_1006 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1005 : @[Reg.scala 28:19]
|
|
_T_1006 <= _T_1004 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[25] <= _T_1006 @[pic_ctrl.scala 166:68]
|
|
node _T_1007 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_1008 = bits(intenable_reg_we_26, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_1009 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1008 : @[Reg.scala 28:19]
|
|
_T_1009 <= _T_1007 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[26] <= _T_1009 @[pic_ctrl.scala 166:68]
|
|
node _T_1010 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_1011 = bits(intenable_reg_we_27, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_1012 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1011 : @[Reg.scala 28:19]
|
|
_T_1012 <= _T_1010 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[27] <= _T_1012 @[pic_ctrl.scala 166:68]
|
|
node _T_1013 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_1014 = bits(intenable_reg_we_28, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_1015 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1014 : @[Reg.scala 28:19]
|
|
_T_1015 <= _T_1013 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[28] <= _T_1015 @[pic_ctrl.scala 166:68]
|
|
node _T_1016 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_1017 = bits(intenable_reg_we_29, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_1018 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1017 : @[Reg.scala 28:19]
|
|
_T_1018 <= _T_1016 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[29] <= _T_1018 @[pic_ctrl.scala 166:68]
|
|
node _T_1019 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_1020 = bits(intenable_reg_we_30, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_1021 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1020 : @[Reg.scala 28:19]
|
|
_T_1021 <= _T_1019 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[30] <= _T_1021 @[pic_ctrl.scala 166:68]
|
|
node _T_1022 = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 166:122]
|
|
node _T_1023 = bits(intenable_reg_we_31, 0, 0) @[pic_ctrl.scala 166:150]
|
|
reg _T_1024 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1023 : @[Reg.scala 28:19]
|
|
_T_1024 <= _T_1022 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
intenable_reg[31] <= _T_1024 @[pic_ctrl.scala 166:68]
|
|
wire gw_config_reg : UInt<2>[32] @[pic_ctrl.scala 167:32]
|
|
gw_config_reg[0] <= UInt<2>("h00") @[pic_ctrl.scala 168:190]
|
|
node _T_1025 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1026 = bits(gw_config_reg_we_1, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1027 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1026 : @[Reg.scala 28:19]
|
|
_T_1027 <= _T_1025 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[1] <= _T_1027 @[pic_ctrl.scala 168:70]
|
|
node _T_1028 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1029 = bits(gw_config_reg_we_2, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1030 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1029 : @[Reg.scala 28:19]
|
|
_T_1030 <= _T_1028 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[2] <= _T_1030 @[pic_ctrl.scala 168:70]
|
|
node _T_1031 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1032 = bits(gw_config_reg_we_3, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1033 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1032 : @[Reg.scala 28:19]
|
|
_T_1033 <= _T_1031 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[3] <= _T_1033 @[pic_ctrl.scala 168:70]
|
|
node _T_1034 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1035 = bits(gw_config_reg_we_4, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1036 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1035 : @[Reg.scala 28:19]
|
|
_T_1036 <= _T_1034 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[4] <= _T_1036 @[pic_ctrl.scala 168:70]
|
|
node _T_1037 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1038 = bits(gw_config_reg_we_5, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1039 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1038 : @[Reg.scala 28:19]
|
|
_T_1039 <= _T_1037 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[5] <= _T_1039 @[pic_ctrl.scala 168:70]
|
|
node _T_1040 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1041 = bits(gw_config_reg_we_6, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1042 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1041 : @[Reg.scala 28:19]
|
|
_T_1042 <= _T_1040 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[6] <= _T_1042 @[pic_ctrl.scala 168:70]
|
|
node _T_1043 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1044 = bits(gw_config_reg_we_7, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1045 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1044 : @[Reg.scala 28:19]
|
|
_T_1045 <= _T_1043 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[7] <= _T_1045 @[pic_ctrl.scala 168:70]
|
|
node _T_1046 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1047 = bits(gw_config_reg_we_8, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1048 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1047 : @[Reg.scala 28:19]
|
|
_T_1048 <= _T_1046 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[8] <= _T_1048 @[pic_ctrl.scala 168:70]
|
|
node _T_1049 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1050 = bits(gw_config_reg_we_9, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1051 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1050 : @[Reg.scala 28:19]
|
|
_T_1051 <= _T_1049 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[9] <= _T_1051 @[pic_ctrl.scala 168:70]
|
|
node _T_1052 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1053 = bits(gw_config_reg_we_10, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1054 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1053 : @[Reg.scala 28:19]
|
|
_T_1054 <= _T_1052 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[10] <= _T_1054 @[pic_ctrl.scala 168:70]
|
|
node _T_1055 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1056 = bits(gw_config_reg_we_11, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1057 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1056 : @[Reg.scala 28:19]
|
|
_T_1057 <= _T_1055 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[11] <= _T_1057 @[pic_ctrl.scala 168:70]
|
|
node _T_1058 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1059 = bits(gw_config_reg_we_12, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1060 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1059 : @[Reg.scala 28:19]
|
|
_T_1060 <= _T_1058 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[12] <= _T_1060 @[pic_ctrl.scala 168:70]
|
|
node _T_1061 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1062 = bits(gw_config_reg_we_13, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1063 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1062 : @[Reg.scala 28:19]
|
|
_T_1063 <= _T_1061 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[13] <= _T_1063 @[pic_ctrl.scala 168:70]
|
|
node _T_1064 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1065 = bits(gw_config_reg_we_14, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1066 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1065 : @[Reg.scala 28:19]
|
|
_T_1066 <= _T_1064 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[14] <= _T_1066 @[pic_ctrl.scala 168:70]
|
|
node _T_1067 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1068 = bits(gw_config_reg_we_15, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1069 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1068 : @[Reg.scala 28:19]
|
|
_T_1069 <= _T_1067 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[15] <= _T_1069 @[pic_ctrl.scala 168:70]
|
|
node _T_1070 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1071 = bits(gw_config_reg_we_16, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1072 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1071 : @[Reg.scala 28:19]
|
|
_T_1072 <= _T_1070 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[16] <= _T_1072 @[pic_ctrl.scala 168:70]
|
|
node _T_1073 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1074 = bits(gw_config_reg_we_17, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1075 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1074 : @[Reg.scala 28:19]
|
|
_T_1075 <= _T_1073 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[17] <= _T_1075 @[pic_ctrl.scala 168:70]
|
|
node _T_1076 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1077 = bits(gw_config_reg_we_18, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1078 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1077 : @[Reg.scala 28:19]
|
|
_T_1078 <= _T_1076 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[18] <= _T_1078 @[pic_ctrl.scala 168:70]
|
|
node _T_1079 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1080 = bits(gw_config_reg_we_19, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1081 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1080 : @[Reg.scala 28:19]
|
|
_T_1081 <= _T_1079 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[19] <= _T_1081 @[pic_ctrl.scala 168:70]
|
|
node _T_1082 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1083 = bits(gw_config_reg_we_20, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1084 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1083 : @[Reg.scala 28:19]
|
|
_T_1084 <= _T_1082 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[20] <= _T_1084 @[pic_ctrl.scala 168:70]
|
|
node _T_1085 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1086 = bits(gw_config_reg_we_21, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1087 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1086 : @[Reg.scala 28:19]
|
|
_T_1087 <= _T_1085 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[21] <= _T_1087 @[pic_ctrl.scala 168:70]
|
|
node _T_1088 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1089 = bits(gw_config_reg_we_22, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1090 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1089 : @[Reg.scala 28:19]
|
|
_T_1090 <= _T_1088 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[22] <= _T_1090 @[pic_ctrl.scala 168:70]
|
|
node _T_1091 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1092 = bits(gw_config_reg_we_23, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1093 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1092 : @[Reg.scala 28:19]
|
|
_T_1093 <= _T_1091 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[23] <= _T_1093 @[pic_ctrl.scala 168:70]
|
|
node _T_1094 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1095 = bits(gw_config_reg_we_24, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1096 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1095 : @[Reg.scala 28:19]
|
|
_T_1096 <= _T_1094 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[24] <= _T_1096 @[pic_ctrl.scala 168:70]
|
|
node _T_1097 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1098 = bits(gw_config_reg_we_25, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1099 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1098 : @[Reg.scala 28:19]
|
|
_T_1099 <= _T_1097 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[25] <= _T_1099 @[pic_ctrl.scala 168:70]
|
|
node _T_1100 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1101 = bits(gw_config_reg_we_26, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1102 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1101 : @[Reg.scala 28:19]
|
|
_T_1102 <= _T_1100 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[26] <= _T_1102 @[pic_ctrl.scala 168:70]
|
|
node _T_1103 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1104 = bits(gw_config_reg_we_27, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1105 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1104 : @[Reg.scala 28:19]
|
|
_T_1105 <= _T_1103 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[27] <= _T_1105 @[pic_ctrl.scala 168:70]
|
|
node _T_1106 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1107 = bits(gw_config_reg_we_28, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1108 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1107 : @[Reg.scala 28:19]
|
|
_T_1108 <= _T_1106 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[28] <= _T_1108 @[pic_ctrl.scala 168:70]
|
|
node _T_1109 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1110 = bits(gw_config_reg_we_29, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1111 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1110 : @[Reg.scala 28:19]
|
|
_T_1111 <= _T_1109 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[29] <= _T_1111 @[pic_ctrl.scala 168:70]
|
|
node _T_1112 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1113 = bits(gw_config_reg_we_30, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1114 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1113 : @[Reg.scala 28:19]
|
|
_T_1114 <= _T_1112 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[30] <= _T_1114 @[pic_ctrl.scala 168:70]
|
|
node _T_1115 = bits(picm_wr_data_ff, 1, 0) @[pic_ctrl.scala 168:126]
|
|
node _T_1116 = bits(gw_config_reg_we_31, 0, 0) @[pic_ctrl.scala 168:156]
|
|
reg _T_1117 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1116 : @[Reg.scala 28:19]
|
|
_T_1117 <= _T_1115 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
gw_config_reg[31] <= _T_1117 @[pic_ctrl.scala 168:70]
|
|
node _T_1118 = bits(gw_config_reg[1], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1119 = or(_T_1118, intenable_reg_we_1) @[pic_ctrl.scala 170:95]
|
|
node _T_1120 = or(_T_1119, intenable_reg[1]) @[pic_ctrl.scala 170:117]
|
|
node _T_1121 = or(_T_1120, gw_clear_reg_we_1) @[pic_ctrl.scala 170:136]
|
|
node _T_1122 = bits(gw_config_reg[2], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1123 = or(_T_1122, intenable_reg_we_2) @[pic_ctrl.scala 170:95]
|
|
node _T_1124 = or(_T_1123, intenable_reg[2]) @[pic_ctrl.scala 170:117]
|
|
node _T_1125 = or(_T_1124, gw_clear_reg_we_2) @[pic_ctrl.scala 170:136]
|
|
node _T_1126 = bits(gw_config_reg[3], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1127 = or(_T_1126, intenable_reg_we_3) @[pic_ctrl.scala 170:95]
|
|
node _T_1128 = or(_T_1127, intenable_reg[3]) @[pic_ctrl.scala 170:117]
|
|
node _T_1129 = or(_T_1128, gw_clear_reg_we_3) @[pic_ctrl.scala 170:136]
|
|
node _T_1130 = bits(gw_config_reg[4], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1131 = or(_T_1130, intenable_reg_we_4) @[pic_ctrl.scala 170:95]
|
|
node _T_1132 = or(_T_1131, intenable_reg[4]) @[pic_ctrl.scala 170:117]
|
|
node _T_1133 = or(_T_1132, gw_clear_reg_we_4) @[pic_ctrl.scala 170:136]
|
|
node _T_1134 = bits(gw_config_reg[5], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1135 = or(_T_1134, intenable_reg_we_5) @[pic_ctrl.scala 170:95]
|
|
node _T_1136 = or(_T_1135, intenable_reg[5]) @[pic_ctrl.scala 170:117]
|
|
node _T_1137 = or(_T_1136, gw_clear_reg_we_5) @[pic_ctrl.scala 170:136]
|
|
node _T_1138 = bits(gw_config_reg[6], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1139 = or(_T_1138, intenable_reg_we_6) @[pic_ctrl.scala 170:95]
|
|
node _T_1140 = or(_T_1139, intenable_reg[6]) @[pic_ctrl.scala 170:117]
|
|
node _T_1141 = or(_T_1140, gw_clear_reg_we_6) @[pic_ctrl.scala 170:136]
|
|
node _T_1142 = bits(gw_config_reg[7], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1143 = or(_T_1142, intenable_reg_we_7) @[pic_ctrl.scala 170:95]
|
|
node _T_1144 = or(_T_1143, intenable_reg[7]) @[pic_ctrl.scala 170:117]
|
|
node _T_1145 = or(_T_1144, gw_clear_reg_we_7) @[pic_ctrl.scala 170:136]
|
|
node _T_1146 = bits(gw_config_reg[8], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1147 = or(_T_1146, intenable_reg_we_8) @[pic_ctrl.scala 170:95]
|
|
node _T_1148 = or(_T_1147, intenable_reg[8]) @[pic_ctrl.scala 170:117]
|
|
node _T_1149 = or(_T_1148, gw_clear_reg_we_8) @[pic_ctrl.scala 170:136]
|
|
node _T_1150 = bits(gw_config_reg[9], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1151 = or(_T_1150, intenable_reg_we_9) @[pic_ctrl.scala 170:95]
|
|
node _T_1152 = or(_T_1151, intenable_reg[9]) @[pic_ctrl.scala 170:117]
|
|
node _T_1153 = or(_T_1152, gw_clear_reg_we_9) @[pic_ctrl.scala 170:136]
|
|
node _T_1154 = bits(gw_config_reg[10], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1155 = or(_T_1154, intenable_reg_we_10) @[pic_ctrl.scala 170:95]
|
|
node _T_1156 = or(_T_1155, intenable_reg[10]) @[pic_ctrl.scala 170:117]
|
|
node _T_1157 = or(_T_1156, gw_clear_reg_we_10) @[pic_ctrl.scala 170:136]
|
|
node _T_1158 = bits(gw_config_reg[11], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1159 = or(_T_1158, intenable_reg_we_11) @[pic_ctrl.scala 170:95]
|
|
node _T_1160 = or(_T_1159, intenable_reg[11]) @[pic_ctrl.scala 170:117]
|
|
node _T_1161 = or(_T_1160, gw_clear_reg_we_11) @[pic_ctrl.scala 170:136]
|
|
node _T_1162 = bits(gw_config_reg[12], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1163 = or(_T_1162, intenable_reg_we_12) @[pic_ctrl.scala 170:95]
|
|
node _T_1164 = or(_T_1163, intenable_reg[12]) @[pic_ctrl.scala 170:117]
|
|
node _T_1165 = or(_T_1164, gw_clear_reg_we_12) @[pic_ctrl.scala 170:136]
|
|
node _T_1166 = bits(gw_config_reg[13], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1167 = or(_T_1166, intenable_reg_we_13) @[pic_ctrl.scala 170:95]
|
|
node _T_1168 = or(_T_1167, intenable_reg[13]) @[pic_ctrl.scala 170:117]
|
|
node _T_1169 = or(_T_1168, gw_clear_reg_we_13) @[pic_ctrl.scala 170:136]
|
|
node _T_1170 = bits(gw_config_reg[14], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1171 = or(_T_1170, intenable_reg_we_14) @[pic_ctrl.scala 170:95]
|
|
node _T_1172 = or(_T_1171, intenable_reg[14]) @[pic_ctrl.scala 170:117]
|
|
node _T_1173 = or(_T_1172, gw_clear_reg_we_14) @[pic_ctrl.scala 170:136]
|
|
node _T_1174 = bits(gw_config_reg[15], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1175 = or(_T_1174, intenable_reg_we_15) @[pic_ctrl.scala 170:95]
|
|
node _T_1176 = or(_T_1175, intenable_reg[15]) @[pic_ctrl.scala 170:117]
|
|
node _T_1177 = or(_T_1176, gw_clear_reg_we_15) @[pic_ctrl.scala 170:136]
|
|
node _T_1178 = bits(gw_config_reg[16], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1179 = or(_T_1178, intenable_reg_we_16) @[pic_ctrl.scala 170:95]
|
|
node _T_1180 = or(_T_1179, intenable_reg[16]) @[pic_ctrl.scala 170:117]
|
|
node _T_1181 = or(_T_1180, gw_clear_reg_we_16) @[pic_ctrl.scala 170:136]
|
|
node _T_1182 = bits(gw_config_reg[17], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1183 = or(_T_1182, intenable_reg_we_17) @[pic_ctrl.scala 170:95]
|
|
node _T_1184 = or(_T_1183, intenable_reg[17]) @[pic_ctrl.scala 170:117]
|
|
node _T_1185 = or(_T_1184, gw_clear_reg_we_17) @[pic_ctrl.scala 170:136]
|
|
node _T_1186 = bits(gw_config_reg[18], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1187 = or(_T_1186, intenable_reg_we_18) @[pic_ctrl.scala 170:95]
|
|
node _T_1188 = or(_T_1187, intenable_reg[18]) @[pic_ctrl.scala 170:117]
|
|
node _T_1189 = or(_T_1188, gw_clear_reg_we_18) @[pic_ctrl.scala 170:136]
|
|
node _T_1190 = bits(gw_config_reg[19], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1191 = or(_T_1190, intenable_reg_we_19) @[pic_ctrl.scala 170:95]
|
|
node _T_1192 = or(_T_1191, intenable_reg[19]) @[pic_ctrl.scala 170:117]
|
|
node _T_1193 = or(_T_1192, gw_clear_reg_we_19) @[pic_ctrl.scala 170:136]
|
|
node _T_1194 = bits(gw_config_reg[20], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1195 = or(_T_1194, intenable_reg_we_20) @[pic_ctrl.scala 170:95]
|
|
node _T_1196 = or(_T_1195, intenable_reg[20]) @[pic_ctrl.scala 170:117]
|
|
node _T_1197 = or(_T_1196, gw_clear_reg_we_20) @[pic_ctrl.scala 170:136]
|
|
node _T_1198 = bits(gw_config_reg[21], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1199 = or(_T_1198, intenable_reg_we_21) @[pic_ctrl.scala 170:95]
|
|
node _T_1200 = or(_T_1199, intenable_reg[21]) @[pic_ctrl.scala 170:117]
|
|
node _T_1201 = or(_T_1200, gw_clear_reg_we_21) @[pic_ctrl.scala 170:136]
|
|
node _T_1202 = bits(gw_config_reg[22], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1203 = or(_T_1202, intenable_reg_we_22) @[pic_ctrl.scala 170:95]
|
|
node _T_1204 = or(_T_1203, intenable_reg[22]) @[pic_ctrl.scala 170:117]
|
|
node _T_1205 = or(_T_1204, gw_clear_reg_we_22) @[pic_ctrl.scala 170:136]
|
|
node _T_1206 = bits(gw_config_reg[23], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1207 = or(_T_1206, intenable_reg_we_23) @[pic_ctrl.scala 170:95]
|
|
node _T_1208 = or(_T_1207, intenable_reg[23]) @[pic_ctrl.scala 170:117]
|
|
node _T_1209 = or(_T_1208, gw_clear_reg_we_23) @[pic_ctrl.scala 170:136]
|
|
node _T_1210 = bits(gw_config_reg[24], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1211 = or(_T_1210, intenable_reg_we_24) @[pic_ctrl.scala 170:95]
|
|
node _T_1212 = or(_T_1211, intenable_reg[24]) @[pic_ctrl.scala 170:117]
|
|
node _T_1213 = or(_T_1212, gw_clear_reg_we_24) @[pic_ctrl.scala 170:136]
|
|
node _T_1214 = bits(gw_config_reg[25], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1215 = or(_T_1214, intenable_reg_we_25) @[pic_ctrl.scala 170:95]
|
|
node _T_1216 = or(_T_1215, intenable_reg[25]) @[pic_ctrl.scala 170:117]
|
|
node _T_1217 = or(_T_1216, gw_clear_reg_we_25) @[pic_ctrl.scala 170:136]
|
|
node _T_1218 = bits(gw_config_reg[26], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1219 = or(_T_1218, intenable_reg_we_26) @[pic_ctrl.scala 170:95]
|
|
node _T_1220 = or(_T_1219, intenable_reg[26]) @[pic_ctrl.scala 170:117]
|
|
node _T_1221 = or(_T_1220, gw_clear_reg_we_26) @[pic_ctrl.scala 170:136]
|
|
node _T_1222 = bits(gw_config_reg[27], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1223 = or(_T_1222, intenable_reg_we_27) @[pic_ctrl.scala 170:95]
|
|
node _T_1224 = or(_T_1223, intenable_reg[27]) @[pic_ctrl.scala 170:117]
|
|
node _T_1225 = or(_T_1224, gw_clear_reg_we_27) @[pic_ctrl.scala 170:136]
|
|
node _T_1226 = bits(gw_config_reg[28], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1227 = or(_T_1226, intenable_reg_we_28) @[pic_ctrl.scala 170:95]
|
|
node _T_1228 = or(_T_1227, intenable_reg[28]) @[pic_ctrl.scala 170:117]
|
|
node _T_1229 = or(_T_1228, gw_clear_reg_we_28) @[pic_ctrl.scala 170:136]
|
|
node _T_1230 = bits(gw_config_reg[29], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1231 = or(_T_1230, intenable_reg_we_29) @[pic_ctrl.scala 170:95]
|
|
node _T_1232 = or(_T_1231, intenable_reg[29]) @[pic_ctrl.scala 170:117]
|
|
node _T_1233 = or(_T_1232, gw_clear_reg_we_29) @[pic_ctrl.scala 170:136]
|
|
node _T_1234 = bits(gw_config_reg[30], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1235 = or(_T_1234, intenable_reg_we_30) @[pic_ctrl.scala 170:95]
|
|
node _T_1236 = or(_T_1235, intenable_reg[30]) @[pic_ctrl.scala 170:117]
|
|
node _T_1237 = or(_T_1236, gw_clear_reg_we_30) @[pic_ctrl.scala 170:136]
|
|
node _T_1238 = bits(gw_config_reg[31], 1, 1) @[pic_ctrl.scala 170:91]
|
|
node _T_1239 = or(_T_1238, intenable_reg_we_31) @[pic_ctrl.scala 170:95]
|
|
node _T_1240 = or(_T_1239, intenable_reg[31]) @[pic_ctrl.scala 170:117]
|
|
node _T_1241 = or(_T_1240, gw_clear_reg_we_31) @[pic_ctrl.scala 170:136]
|
|
node _T_1242 = cat(_T_1241, _T_1237) @[Cat.scala 29:58]
|
|
node _T_1243 = cat(_T_1242, _T_1233) @[Cat.scala 29:58]
|
|
node _T_1244 = cat(_T_1243, _T_1229) @[Cat.scala 29:58]
|
|
node _T_1245 = cat(_T_1244, _T_1225) @[Cat.scala 29:58]
|
|
node _T_1246 = cat(_T_1245, _T_1221) @[Cat.scala 29:58]
|
|
node _T_1247 = cat(_T_1246, _T_1217) @[Cat.scala 29:58]
|
|
node _T_1248 = cat(_T_1247, _T_1213) @[Cat.scala 29:58]
|
|
node _T_1249 = cat(_T_1248, _T_1209) @[Cat.scala 29:58]
|
|
node _T_1250 = cat(_T_1249, _T_1205) @[Cat.scala 29:58]
|
|
node _T_1251 = cat(_T_1250, _T_1201) @[Cat.scala 29:58]
|
|
node _T_1252 = cat(_T_1251, _T_1197) @[Cat.scala 29:58]
|
|
node _T_1253 = cat(_T_1252, _T_1193) @[Cat.scala 29:58]
|
|
node _T_1254 = cat(_T_1253, _T_1189) @[Cat.scala 29:58]
|
|
node _T_1255 = cat(_T_1254, _T_1185) @[Cat.scala 29:58]
|
|
node _T_1256 = cat(_T_1255, _T_1181) @[Cat.scala 29:58]
|
|
node _T_1257 = cat(_T_1256, _T_1177) @[Cat.scala 29:58]
|
|
node _T_1258 = cat(_T_1257, _T_1173) @[Cat.scala 29:58]
|
|
node _T_1259 = cat(_T_1258, _T_1169) @[Cat.scala 29:58]
|
|
node _T_1260 = cat(_T_1259, _T_1165) @[Cat.scala 29:58]
|
|
node _T_1261 = cat(_T_1260, _T_1161) @[Cat.scala 29:58]
|
|
node _T_1262 = cat(_T_1261, _T_1157) @[Cat.scala 29:58]
|
|
node _T_1263 = cat(_T_1262, _T_1153) @[Cat.scala 29:58]
|
|
node _T_1264 = cat(_T_1263, _T_1149) @[Cat.scala 29:58]
|
|
node _T_1265 = cat(_T_1264, _T_1145) @[Cat.scala 29:58]
|
|
node _T_1266 = cat(_T_1265, _T_1141) @[Cat.scala 29:58]
|
|
node _T_1267 = cat(_T_1266, _T_1137) @[Cat.scala 29:58]
|
|
node _T_1268 = cat(_T_1267, _T_1133) @[Cat.scala 29:58]
|
|
node _T_1269 = cat(_T_1268, _T_1129) @[Cat.scala 29:58]
|
|
node _T_1270 = cat(_T_1269, _T_1125) @[Cat.scala 29:58]
|
|
node _T_1271 = cat(_T_1270, _T_1121) @[Cat.scala 29:58]
|
|
node _T_1272 = cat(_T_1271, UInt<1>("h00")) @[Cat.scala 29:58]
|
|
intenable_clk_enable <= _T_1272 @[pic_ctrl.scala 170:24]
|
|
node _T_1273 = bits(intenable_clk_enable_grp[0], 0, 0) @[lib.scala 8:44]
|
|
node _T_1274 = bits(extintsrc_req_sync[1], 0, 0) @[lib.scala 8:44]
|
|
node _T_1275 = bits(gw_config_reg[1], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1276 = bits(gw_config_reg[1], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1277 = bits(gw_clear_reg_we_1, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1278 : UInt<1>
|
|
_T_1278 <= UInt<1>("h00")
|
|
node _T_1279 = xor(_T_1274, _T_1275) @[lib.scala 117:50]
|
|
node _T_1280 = eq(_T_1277, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1281 = and(_T_1278, _T_1280) @[lib.scala 117:90]
|
|
node _T_1282 = or(_T_1279, _T_1281) @[lib.scala 117:72]
|
|
reg _T_1283 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1273 : @[Reg.scala 28:19]
|
|
_T_1283 <= _T_1282 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1278 <= _T_1283 @[lib.scala 118:20]
|
|
node _T_1284 = bits(_T_1276, 0, 0) @[lib.scala 119:30]
|
|
node _T_1285 = xor(_T_1274, _T_1275) @[lib.scala 119:55]
|
|
node _T_1286 = or(_T_1285, _T_1278) @[lib.scala 119:78]
|
|
node _T_1287 = xor(_T_1274, _T_1275) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_1 = mux(_T_1284, _T_1286, _T_1287) @[lib.scala 119:8]
|
|
node _T_1288 = bits(intenable_clk_enable_grp[0], 0, 0) @[lib.scala 8:44]
|
|
node _T_1289 = bits(extintsrc_req_sync[2], 0, 0) @[lib.scala 8:44]
|
|
node _T_1290 = bits(gw_config_reg[2], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1291 = bits(gw_config_reg[2], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1292 = bits(gw_clear_reg_we_2, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1293 : UInt<1>
|
|
_T_1293 <= UInt<1>("h00")
|
|
node _T_1294 = xor(_T_1289, _T_1290) @[lib.scala 117:50]
|
|
node _T_1295 = eq(_T_1292, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1296 = and(_T_1293, _T_1295) @[lib.scala 117:90]
|
|
node _T_1297 = or(_T_1294, _T_1296) @[lib.scala 117:72]
|
|
reg _T_1298 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1288 : @[Reg.scala 28:19]
|
|
_T_1298 <= _T_1297 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1293 <= _T_1298 @[lib.scala 118:20]
|
|
node _T_1299 = bits(_T_1291, 0, 0) @[lib.scala 119:30]
|
|
node _T_1300 = xor(_T_1289, _T_1290) @[lib.scala 119:55]
|
|
node _T_1301 = or(_T_1300, _T_1293) @[lib.scala 119:78]
|
|
node _T_1302 = xor(_T_1289, _T_1290) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_2 = mux(_T_1299, _T_1301, _T_1302) @[lib.scala 119:8]
|
|
node _T_1303 = bits(intenable_clk_enable_grp[0], 0, 0) @[lib.scala 8:44]
|
|
node _T_1304 = bits(extintsrc_req_sync[3], 0, 0) @[lib.scala 8:44]
|
|
node _T_1305 = bits(gw_config_reg[3], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1306 = bits(gw_config_reg[3], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1307 = bits(gw_clear_reg_we_3, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1308 : UInt<1>
|
|
_T_1308 <= UInt<1>("h00")
|
|
node _T_1309 = xor(_T_1304, _T_1305) @[lib.scala 117:50]
|
|
node _T_1310 = eq(_T_1307, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1311 = and(_T_1308, _T_1310) @[lib.scala 117:90]
|
|
node _T_1312 = or(_T_1309, _T_1311) @[lib.scala 117:72]
|
|
reg _T_1313 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1303 : @[Reg.scala 28:19]
|
|
_T_1313 <= _T_1312 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1308 <= _T_1313 @[lib.scala 118:20]
|
|
node _T_1314 = bits(_T_1306, 0, 0) @[lib.scala 119:30]
|
|
node _T_1315 = xor(_T_1304, _T_1305) @[lib.scala 119:55]
|
|
node _T_1316 = or(_T_1315, _T_1308) @[lib.scala 119:78]
|
|
node _T_1317 = xor(_T_1304, _T_1305) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_3 = mux(_T_1314, _T_1316, _T_1317) @[lib.scala 119:8]
|
|
node _T_1318 = bits(intenable_clk_enable_grp[1], 0, 0) @[lib.scala 8:44]
|
|
node _T_1319 = bits(extintsrc_req_sync[4], 0, 0) @[lib.scala 8:44]
|
|
node _T_1320 = bits(gw_config_reg[4], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1321 = bits(gw_config_reg[4], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1322 = bits(gw_clear_reg_we_4, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1323 : UInt<1>
|
|
_T_1323 <= UInt<1>("h00")
|
|
node _T_1324 = xor(_T_1319, _T_1320) @[lib.scala 117:50]
|
|
node _T_1325 = eq(_T_1322, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1326 = and(_T_1323, _T_1325) @[lib.scala 117:90]
|
|
node _T_1327 = or(_T_1324, _T_1326) @[lib.scala 117:72]
|
|
reg _T_1328 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1318 : @[Reg.scala 28:19]
|
|
_T_1328 <= _T_1327 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1323 <= _T_1328 @[lib.scala 118:20]
|
|
node _T_1329 = bits(_T_1321, 0, 0) @[lib.scala 119:30]
|
|
node _T_1330 = xor(_T_1319, _T_1320) @[lib.scala 119:55]
|
|
node _T_1331 = or(_T_1330, _T_1323) @[lib.scala 119:78]
|
|
node _T_1332 = xor(_T_1319, _T_1320) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_4 = mux(_T_1329, _T_1331, _T_1332) @[lib.scala 119:8]
|
|
node _T_1333 = bits(intenable_clk_enable_grp[1], 0, 0) @[lib.scala 8:44]
|
|
node _T_1334 = bits(extintsrc_req_sync[5], 0, 0) @[lib.scala 8:44]
|
|
node _T_1335 = bits(gw_config_reg[5], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1336 = bits(gw_config_reg[5], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1337 = bits(gw_clear_reg_we_5, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1338 : UInt<1>
|
|
_T_1338 <= UInt<1>("h00")
|
|
node _T_1339 = xor(_T_1334, _T_1335) @[lib.scala 117:50]
|
|
node _T_1340 = eq(_T_1337, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1341 = and(_T_1338, _T_1340) @[lib.scala 117:90]
|
|
node _T_1342 = or(_T_1339, _T_1341) @[lib.scala 117:72]
|
|
reg _T_1343 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1333 : @[Reg.scala 28:19]
|
|
_T_1343 <= _T_1342 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1338 <= _T_1343 @[lib.scala 118:20]
|
|
node _T_1344 = bits(_T_1336, 0, 0) @[lib.scala 119:30]
|
|
node _T_1345 = xor(_T_1334, _T_1335) @[lib.scala 119:55]
|
|
node _T_1346 = or(_T_1345, _T_1338) @[lib.scala 119:78]
|
|
node _T_1347 = xor(_T_1334, _T_1335) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_5 = mux(_T_1344, _T_1346, _T_1347) @[lib.scala 119:8]
|
|
node _T_1348 = bits(intenable_clk_enable_grp[1], 0, 0) @[lib.scala 8:44]
|
|
node _T_1349 = bits(extintsrc_req_sync[6], 0, 0) @[lib.scala 8:44]
|
|
node _T_1350 = bits(gw_config_reg[6], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1351 = bits(gw_config_reg[6], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1352 = bits(gw_clear_reg_we_6, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1353 : UInt<1>
|
|
_T_1353 <= UInt<1>("h00")
|
|
node _T_1354 = xor(_T_1349, _T_1350) @[lib.scala 117:50]
|
|
node _T_1355 = eq(_T_1352, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1356 = and(_T_1353, _T_1355) @[lib.scala 117:90]
|
|
node _T_1357 = or(_T_1354, _T_1356) @[lib.scala 117:72]
|
|
reg _T_1358 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1348 : @[Reg.scala 28:19]
|
|
_T_1358 <= _T_1357 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1353 <= _T_1358 @[lib.scala 118:20]
|
|
node _T_1359 = bits(_T_1351, 0, 0) @[lib.scala 119:30]
|
|
node _T_1360 = xor(_T_1349, _T_1350) @[lib.scala 119:55]
|
|
node _T_1361 = or(_T_1360, _T_1353) @[lib.scala 119:78]
|
|
node _T_1362 = xor(_T_1349, _T_1350) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_6 = mux(_T_1359, _T_1361, _T_1362) @[lib.scala 119:8]
|
|
node _T_1363 = bits(intenable_clk_enable_grp[1], 0, 0) @[lib.scala 8:44]
|
|
node _T_1364 = bits(extintsrc_req_sync[7], 0, 0) @[lib.scala 8:44]
|
|
node _T_1365 = bits(gw_config_reg[7], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1366 = bits(gw_config_reg[7], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1367 = bits(gw_clear_reg_we_7, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1368 : UInt<1>
|
|
_T_1368 <= UInt<1>("h00")
|
|
node _T_1369 = xor(_T_1364, _T_1365) @[lib.scala 117:50]
|
|
node _T_1370 = eq(_T_1367, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1371 = and(_T_1368, _T_1370) @[lib.scala 117:90]
|
|
node _T_1372 = or(_T_1369, _T_1371) @[lib.scala 117:72]
|
|
reg _T_1373 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1363 : @[Reg.scala 28:19]
|
|
_T_1373 <= _T_1372 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1368 <= _T_1373 @[lib.scala 118:20]
|
|
node _T_1374 = bits(_T_1366, 0, 0) @[lib.scala 119:30]
|
|
node _T_1375 = xor(_T_1364, _T_1365) @[lib.scala 119:55]
|
|
node _T_1376 = or(_T_1375, _T_1368) @[lib.scala 119:78]
|
|
node _T_1377 = xor(_T_1364, _T_1365) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_7 = mux(_T_1374, _T_1376, _T_1377) @[lib.scala 119:8]
|
|
node _T_1378 = bits(intenable_clk_enable_grp[2], 0, 0) @[lib.scala 8:44]
|
|
node _T_1379 = bits(extintsrc_req_sync[8], 0, 0) @[lib.scala 8:44]
|
|
node _T_1380 = bits(gw_config_reg[8], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1381 = bits(gw_config_reg[8], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1382 = bits(gw_clear_reg_we_8, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1383 : UInt<1>
|
|
_T_1383 <= UInt<1>("h00")
|
|
node _T_1384 = xor(_T_1379, _T_1380) @[lib.scala 117:50]
|
|
node _T_1385 = eq(_T_1382, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1386 = and(_T_1383, _T_1385) @[lib.scala 117:90]
|
|
node _T_1387 = or(_T_1384, _T_1386) @[lib.scala 117:72]
|
|
reg _T_1388 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1378 : @[Reg.scala 28:19]
|
|
_T_1388 <= _T_1387 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1383 <= _T_1388 @[lib.scala 118:20]
|
|
node _T_1389 = bits(_T_1381, 0, 0) @[lib.scala 119:30]
|
|
node _T_1390 = xor(_T_1379, _T_1380) @[lib.scala 119:55]
|
|
node _T_1391 = or(_T_1390, _T_1383) @[lib.scala 119:78]
|
|
node _T_1392 = xor(_T_1379, _T_1380) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_8 = mux(_T_1389, _T_1391, _T_1392) @[lib.scala 119:8]
|
|
node _T_1393 = bits(intenable_clk_enable_grp[2], 0, 0) @[lib.scala 8:44]
|
|
node _T_1394 = bits(extintsrc_req_sync[9], 0, 0) @[lib.scala 8:44]
|
|
node _T_1395 = bits(gw_config_reg[9], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1396 = bits(gw_config_reg[9], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1397 = bits(gw_clear_reg_we_9, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1398 : UInt<1>
|
|
_T_1398 <= UInt<1>("h00")
|
|
node _T_1399 = xor(_T_1394, _T_1395) @[lib.scala 117:50]
|
|
node _T_1400 = eq(_T_1397, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1401 = and(_T_1398, _T_1400) @[lib.scala 117:90]
|
|
node _T_1402 = or(_T_1399, _T_1401) @[lib.scala 117:72]
|
|
reg _T_1403 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1393 : @[Reg.scala 28:19]
|
|
_T_1403 <= _T_1402 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1398 <= _T_1403 @[lib.scala 118:20]
|
|
node _T_1404 = bits(_T_1396, 0, 0) @[lib.scala 119:30]
|
|
node _T_1405 = xor(_T_1394, _T_1395) @[lib.scala 119:55]
|
|
node _T_1406 = or(_T_1405, _T_1398) @[lib.scala 119:78]
|
|
node _T_1407 = xor(_T_1394, _T_1395) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_9 = mux(_T_1404, _T_1406, _T_1407) @[lib.scala 119:8]
|
|
node _T_1408 = bits(intenable_clk_enable_grp[2], 0, 0) @[lib.scala 8:44]
|
|
node _T_1409 = bits(extintsrc_req_sync[10], 0, 0) @[lib.scala 8:44]
|
|
node _T_1410 = bits(gw_config_reg[10], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1411 = bits(gw_config_reg[10], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1412 = bits(gw_clear_reg_we_10, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1413 : UInt<1>
|
|
_T_1413 <= UInt<1>("h00")
|
|
node _T_1414 = xor(_T_1409, _T_1410) @[lib.scala 117:50]
|
|
node _T_1415 = eq(_T_1412, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1416 = and(_T_1413, _T_1415) @[lib.scala 117:90]
|
|
node _T_1417 = or(_T_1414, _T_1416) @[lib.scala 117:72]
|
|
reg _T_1418 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1408 : @[Reg.scala 28:19]
|
|
_T_1418 <= _T_1417 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1413 <= _T_1418 @[lib.scala 118:20]
|
|
node _T_1419 = bits(_T_1411, 0, 0) @[lib.scala 119:30]
|
|
node _T_1420 = xor(_T_1409, _T_1410) @[lib.scala 119:55]
|
|
node _T_1421 = or(_T_1420, _T_1413) @[lib.scala 119:78]
|
|
node _T_1422 = xor(_T_1409, _T_1410) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_10 = mux(_T_1419, _T_1421, _T_1422) @[lib.scala 119:8]
|
|
node _T_1423 = bits(intenable_clk_enable_grp[2], 0, 0) @[lib.scala 8:44]
|
|
node _T_1424 = bits(extintsrc_req_sync[11], 0, 0) @[lib.scala 8:44]
|
|
node _T_1425 = bits(gw_config_reg[11], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1426 = bits(gw_config_reg[11], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1427 = bits(gw_clear_reg_we_11, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1428 : UInt<1>
|
|
_T_1428 <= UInt<1>("h00")
|
|
node _T_1429 = xor(_T_1424, _T_1425) @[lib.scala 117:50]
|
|
node _T_1430 = eq(_T_1427, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1431 = and(_T_1428, _T_1430) @[lib.scala 117:90]
|
|
node _T_1432 = or(_T_1429, _T_1431) @[lib.scala 117:72]
|
|
reg _T_1433 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1423 : @[Reg.scala 28:19]
|
|
_T_1433 <= _T_1432 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1428 <= _T_1433 @[lib.scala 118:20]
|
|
node _T_1434 = bits(_T_1426, 0, 0) @[lib.scala 119:30]
|
|
node _T_1435 = xor(_T_1424, _T_1425) @[lib.scala 119:55]
|
|
node _T_1436 = or(_T_1435, _T_1428) @[lib.scala 119:78]
|
|
node _T_1437 = xor(_T_1424, _T_1425) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_11 = mux(_T_1434, _T_1436, _T_1437) @[lib.scala 119:8]
|
|
node _T_1438 = bits(intenable_clk_enable_grp[3], 0, 0) @[lib.scala 8:44]
|
|
node _T_1439 = bits(extintsrc_req_sync[12], 0, 0) @[lib.scala 8:44]
|
|
node _T_1440 = bits(gw_config_reg[12], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1441 = bits(gw_config_reg[12], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1442 = bits(gw_clear_reg_we_12, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1443 : UInt<1>
|
|
_T_1443 <= UInt<1>("h00")
|
|
node _T_1444 = xor(_T_1439, _T_1440) @[lib.scala 117:50]
|
|
node _T_1445 = eq(_T_1442, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1446 = and(_T_1443, _T_1445) @[lib.scala 117:90]
|
|
node _T_1447 = or(_T_1444, _T_1446) @[lib.scala 117:72]
|
|
reg _T_1448 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1438 : @[Reg.scala 28:19]
|
|
_T_1448 <= _T_1447 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1443 <= _T_1448 @[lib.scala 118:20]
|
|
node _T_1449 = bits(_T_1441, 0, 0) @[lib.scala 119:30]
|
|
node _T_1450 = xor(_T_1439, _T_1440) @[lib.scala 119:55]
|
|
node _T_1451 = or(_T_1450, _T_1443) @[lib.scala 119:78]
|
|
node _T_1452 = xor(_T_1439, _T_1440) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_12 = mux(_T_1449, _T_1451, _T_1452) @[lib.scala 119:8]
|
|
node _T_1453 = bits(intenable_clk_enable_grp[3], 0, 0) @[lib.scala 8:44]
|
|
node _T_1454 = bits(extintsrc_req_sync[13], 0, 0) @[lib.scala 8:44]
|
|
node _T_1455 = bits(gw_config_reg[13], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1456 = bits(gw_config_reg[13], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1457 = bits(gw_clear_reg_we_13, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1458 : UInt<1>
|
|
_T_1458 <= UInt<1>("h00")
|
|
node _T_1459 = xor(_T_1454, _T_1455) @[lib.scala 117:50]
|
|
node _T_1460 = eq(_T_1457, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1461 = and(_T_1458, _T_1460) @[lib.scala 117:90]
|
|
node _T_1462 = or(_T_1459, _T_1461) @[lib.scala 117:72]
|
|
reg _T_1463 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1453 : @[Reg.scala 28:19]
|
|
_T_1463 <= _T_1462 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1458 <= _T_1463 @[lib.scala 118:20]
|
|
node _T_1464 = bits(_T_1456, 0, 0) @[lib.scala 119:30]
|
|
node _T_1465 = xor(_T_1454, _T_1455) @[lib.scala 119:55]
|
|
node _T_1466 = or(_T_1465, _T_1458) @[lib.scala 119:78]
|
|
node _T_1467 = xor(_T_1454, _T_1455) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_13 = mux(_T_1464, _T_1466, _T_1467) @[lib.scala 119:8]
|
|
node _T_1468 = bits(intenable_clk_enable_grp[3], 0, 0) @[lib.scala 8:44]
|
|
node _T_1469 = bits(extintsrc_req_sync[14], 0, 0) @[lib.scala 8:44]
|
|
node _T_1470 = bits(gw_config_reg[14], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1471 = bits(gw_config_reg[14], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1472 = bits(gw_clear_reg_we_14, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1473 : UInt<1>
|
|
_T_1473 <= UInt<1>("h00")
|
|
node _T_1474 = xor(_T_1469, _T_1470) @[lib.scala 117:50]
|
|
node _T_1475 = eq(_T_1472, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1476 = and(_T_1473, _T_1475) @[lib.scala 117:90]
|
|
node _T_1477 = or(_T_1474, _T_1476) @[lib.scala 117:72]
|
|
reg _T_1478 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1468 : @[Reg.scala 28:19]
|
|
_T_1478 <= _T_1477 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1473 <= _T_1478 @[lib.scala 118:20]
|
|
node _T_1479 = bits(_T_1471, 0, 0) @[lib.scala 119:30]
|
|
node _T_1480 = xor(_T_1469, _T_1470) @[lib.scala 119:55]
|
|
node _T_1481 = or(_T_1480, _T_1473) @[lib.scala 119:78]
|
|
node _T_1482 = xor(_T_1469, _T_1470) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_14 = mux(_T_1479, _T_1481, _T_1482) @[lib.scala 119:8]
|
|
node _T_1483 = bits(intenable_clk_enable_grp[3], 0, 0) @[lib.scala 8:44]
|
|
node _T_1484 = bits(extintsrc_req_sync[15], 0, 0) @[lib.scala 8:44]
|
|
node _T_1485 = bits(gw_config_reg[15], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1486 = bits(gw_config_reg[15], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1487 = bits(gw_clear_reg_we_15, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1488 : UInt<1>
|
|
_T_1488 <= UInt<1>("h00")
|
|
node _T_1489 = xor(_T_1484, _T_1485) @[lib.scala 117:50]
|
|
node _T_1490 = eq(_T_1487, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1491 = and(_T_1488, _T_1490) @[lib.scala 117:90]
|
|
node _T_1492 = or(_T_1489, _T_1491) @[lib.scala 117:72]
|
|
reg _T_1493 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1483 : @[Reg.scala 28:19]
|
|
_T_1493 <= _T_1492 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1488 <= _T_1493 @[lib.scala 118:20]
|
|
node _T_1494 = bits(_T_1486, 0, 0) @[lib.scala 119:30]
|
|
node _T_1495 = xor(_T_1484, _T_1485) @[lib.scala 119:55]
|
|
node _T_1496 = or(_T_1495, _T_1488) @[lib.scala 119:78]
|
|
node _T_1497 = xor(_T_1484, _T_1485) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_15 = mux(_T_1494, _T_1496, _T_1497) @[lib.scala 119:8]
|
|
node _T_1498 = bits(intenable_clk_enable_grp[4], 0, 0) @[lib.scala 8:44]
|
|
node _T_1499 = bits(extintsrc_req_sync[16], 0, 0) @[lib.scala 8:44]
|
|
node _T_1500 = bits(gw_config_reg[16], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1501 = bits(gw_config_reg[16], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1502 = bits(gw_clear_reg_we_16, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1503 : UInt<1>
|
|
_T_1503 <= UInt<1>("h00")
|
|
node _T_1504 = xor(_T_1499, _T_1500) @[lib.scala 117:50]
|
|
node _T_1505 = eq(_T_1502, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1506 = and(_T_1503, _T_1505) @[lib.scala 117:90]
|
|
node _T_1507 = or(_T_1504, _T_1506) @[lib.scala 117:72]
|
|
reg _T_1508 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1498 : @[Reg.scala 28:19]
|
|
_T_1508 <= _T_1507 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1503 <= _T_1508 @[lib.scala 118:20]
|
|
node _T_1509 = bits(_T_1501, 0, 0) @[lib.scala 119:30]
|
|
node _T_1510 = xor(_T_1499, _T_1500) @[lib.scala 119:55]
|
|
node _T_1511 = or(_T_1510, _T_1503) @[lib.scala 119:78]
|
|
node _T_1512 = xor(_T_1499, _T_1500) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_16 = mux(_T_1509, _T_1511, _T_1512) @[lib.scala 119:8]
|
|
node _T_1513 = bits(intenable_clk_enable_grp[4], 0, 0) @[lib.scala 8:44]
|
|
node _T_1514 = bits(extintsrc_req_sync[17], 0, 0) @[lib.scala 8:44]
|
|
node _T_1515 = bits(gw_config_reg[17], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1516 = bits(gw_config_reg[17], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1517 = bits(gw_clear_reg_we_17, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1518 : UInt<1>
|
|
_T_1518 <= UInt<1>("h00")
|
|
node _T_1519 = xor(_T_1514, _T_1515) @[lib.scala 117:50]
|
|
node _T_1520 = eq(_T_1517, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1521 = and(_T_1518, _T_1520) @[lib.scala 117:90]
|
|
node _T_1522 = or(_T_1519, _T_1521) @[lib.scala 117:72]
|
|
reg _T_1523 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1513 : @[Reg.scala 28:19]
|
|
_T_1523 <= _T_1522 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1518 <= _T_1523 @[lib.scala 118:20]
|
|
node _T_1524 = bits(_T_1516, 0, 0) @[lib.scala 119:30]
|
|
node _T_1525 = xor(_T_1514, _T_1515) @[lib.scala 119:55]
|
|
node _T_1526 = or(_T_1525, _T_1518) @[lib.scala 119:78]
|
|
node _T_1527 = xor(_T_1514, _T_1515) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_17 = mux(_T_1524, _T_1526, _T_1527) @[lib.scala 119:8]
|
|
node _T_1528 = bits(intenable_clk_enable_grp[4], 0, 0) @[lib.scala 8:44]
|
|
node _T_1529 = bits(extintsrc_req_sync[18], 0, 0) @[lib.scala 8:44]
|
|
node _T_1530 = bits(gw_config_reg[18], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1531 = bits(gw_config_reg[18], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1532 = bits(gw_clear_reg_we_18, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1533 : UInt<1>
|
|
_T_1533 <= UInt<1>("h00")
|
|
node _T_1534 = xor(_T_1529, _T_1530) @[lib.scala 117:50]
|
|
node _T_1535 = eq(_T_1532, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1536 = and(_T_1533, _T_1535) @[lib.scala 117:90]
|
|
node _T_1537 = or(_T_1534, _T_1536) @[lib.scala 117:72]
|
|
reg _T_1538 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1528 : @[Reg.scala 28:19]
|
|
_T_1538 <= _T_1537 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1533 <= _T_1538 @[lib.scala 118:20]
|
|
node _T_1539 = bits(_T_1531, 0, 0) @[lib.scala 119:30]
|
|
node _T_1540 = xor(_T_1529, _T_1530) @[lib.scala 119:55]
|
|
node _T_1541 = or(_T_1540, _T_1533) @[lib.scala 119:78]
|
|
node _T_1542 = xor(_T_1529, _T_1530) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_18 = mux(_T_1539, _T_1541, _T_1542) @[lib.scala 119:8]
|
|
node _T_1543 = bits(intenable_clk_enable_grp[4], 0, 0) @[lib.scala 8:44]
|
|
node _T_1544 = bits(extintsrc_req_sync[19], 0, 0) @[lib.scala 8:44]
|
|
node _T_1545 = bits(gw_config_reg[19], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1546 = bits(gw_config_reg[19], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1547 = bits(gw_clear_reg_we_19, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1548 : UInt<1>
|
|
_T_1548 <= UInt<1>("h00")
|
|
node _T_1549 = xor(_T_1544, _T_1545) @[lib.scala 117:50]
|
|
node _T_1550 = eq(_T_1547, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1551 = and(_T_1548, _T_1550) @[lib.scala 117:90]
|
|
node _T_1552 = or(_T_1549, _T_1551) @[lib.scala 117:72]
|
|
reg _T_1553 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1543 : @[Reg.scala 28:19]
|
|
_T_1553 <= _T_1552 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1548 <= _T_1553 @[lib.scala 118:20]
|
|
node _T_1554 = bits(_T_1546, 0, 0) @[lib.scala 119:30]
|
|
node _T_1555 = xor(_T_1544, _T_1545) @[lib.scala 119:55]
|
|
node _T_1556 = or(_T_1555, _T_1548) @[lib.scala 119:78]
|
|
node _T_1557 = xor(_T_1544, _T_1545) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_19 = mux(_T_1554, _T_1556, _T_1557) @[lib.scala 119:8]
|
|
node _T_1558 = bits(intenable_clk_enable_grp[5], 0, 0) @[lib.scala 8:44]
|
|
node _T_1559 = bits(extintsrc_req_sync[20], 0, 0) @[lib.scala 8:44]
|
|
node _T_1560 = bits(gw_config_reg[20], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1561 = bits(gw_config_reg[20], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1562 = bits(gw_clear_reg_we_20, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1563 : UInt<1>
|
|
_T_1563 <= UInt<1>("h00")
|
|
node _T_1564 = xor(_T_1559, _T_1560) @[lib.scala 117:50]
|
|
node _T_1565 = eq(_T_1562, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1566 = and(_T_1563, _T_1565) @[lib.scala 117:90]
|
|
node _T_1567 = or(_T_1564, _T_1566) @[lib.scala 117:72]
|
|
reg _T_1568 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1558 : @[Reg.scala 28:19]
|
|
_T_1568 <= _T_1567 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1563 <= _T_1568 @[lib.scala 118:20]
|
|
node _T_1569 = bits(_T_1561, 0, 0) @[lib.scala 119:30]
|
|
node _T_1570 = xor(_T_1559, _T_1560) @[lib.scala 119:55]
|
|
node _T_1571 = or(_T_1570, _T_1563) @[lib.scala 119:78]
|
|
node _T_1572 = xor(_T_1559, _T_1560) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_20 = mux(_T_1569, _T_1571, _T_1572) @[lib.scala 119:8]
|
|
node _T_1573 = bits(intenable_clk_enable_grp[5], 0, 0) @[lib.scala 8:44]
|
|
node _T_1574 = bits(extintsrc_req_sync[21], 0, 0) @[lib.scala 8:44]
|
|
node _T_1575 = bits(gw_config_reg[21], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1576 = bits(gw_config_reg[21], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1577 = bits(gw_clear_reg_we_21, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1578 : UInt<1>
|
|
_T_1578 <= UInt<1>("h00")
|
|
node _T_1579 = xor(_T_1574, _T_1575) @[lib.scala 117:50]
|
|
node _T_1580 = eq(_T_1577, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1581 = and(_T_1578, _T_1580) @[lib.scala 117:90]
|
|
node _T_1582 = or(_T_1579, _T_1581) @[lib.scala 117:72]
|
|
reg _T_1583 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1573 : @[Reg.scala 28:19]
|
|
_T_1583 <= _T_1582 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1578 <= _T_1583 @[lib.scala 118:20]
|
|
node _T_1584 = bits(_T_1576, 0, 0) @[lib.scala 119:30]
|
|
node _T_1585 = xor(_T_1574, _T_1575) @[lib.scala 119:55]
|
|
node _T_1586 = or(_T_1585, _T_1578) @[lib.scala 119:78]
|
|
node _T_1587 = xor(_T_1574, _T_1575) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_21 = mux(_T_1584, _T_1586, _T_1587) @[lib.scala 119:8]
|
|
node _T_1588 = bits(intenable_clk_enable_grp[5], 0, 0) @[lib.scala 8:44]
|
|
node _T_1589 = bits(extintsrc_req_sync[22], 0, 0) @[lib.scala 8:44]
|
|
node _T_1590 = bits(gw_config_reg[22], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1591 = bits(gw_config_reg[22], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1592 = bits(gw_clear_reg_we_22, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1593 : UInt<1>
|
|
_T_1593 <= UInt<1>("h00")
|
|
node _T_1594 = xor(_T_1589, _T_1590) @[lib.scala 117:50]
|
|
node _T_1595 = eq(_T_1592, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1596 = and(_T_1593, _T_1595) @[lib.scala 117:90]
|
|
node _T_1597 = or(_T_1594, _T_1596) @[lib.scala 117:72]
|
|
reg _T_1598 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1588 : @[Reg.scala 28:19]
|
|
_T_1598 <= _T_1597 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1593 <= _T_1598 @[lib.scala 118:20]
|
|
node _T_1599 = bits(_T_1591, 0, 0) @[lib.scala 119:30]
|
|
node _T_1600 = xor(_T_1589, _T_1590) @[lib.scala 119:55]
|
|
node _T_1601 = or(_T_1600, _T_1593) @[lib.scala 119:78]
|
|
node _T_1602 = xor(_T_1589, _T_1590) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_22 = mux(_T_1599, _T_1601, _T_1602) @[lib.scala 119:8]
|
|
node _T_1603 = bits(intenable_clk_enable_grp[5], 0, 0) @[lib.scala 8:44]
|
|
node _T_1604 = bits(extintsrc_req_sync[23], 0, 0) @[lib.scala 8:44]
|
|
node _T_1605 = bits(gw_config_reg[23], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1606 = bits(gw_config_reg[23], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1607 = bits(gw_clear_reg_we_23, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1608 : UInt<1>
|
|
_T_1608 <= UInt<1>("h00")
|
|
node _T_1609 = xor(_T_1604, _T_1605) @[lib.scala 117:50]
|
|
node _T_1610 = eq(_T_1607, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1611 = and(_T_1608, _T_1610) @[lib.scala 117:90]
|
|
node _T_1612 = or(_T_1609, _T_1611) @[lib.scala 117:72]
|
|
reg _T_1613 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1603 : @[Reg.scala 28:19]
|
|
_T_1613 <= _T_1612 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1608 <= _T_1613 @[lib.scala 118:20]
|
|
node _T_1614 = bits(_T_1606, 0, 0) @[lib.scala 119:30]
|
|
node _T_1615 = xor(_T_1604, _T_1605) @[lib.scala 119:55]
|
|
node _T_1616 = or(_T_1615, _T_1608) @[lib.scala 119:78]
|
|
node _T_1617 = xor(_T_1604, _T_1605) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_23 = mux(_T_1614, _T_1616, _T_1617) @[lib.scala 119:8]
|
|
node _T_1618 = bits(intenable_clk_enable_grp[6], 0, 0) @[lib.scala 8:44]
|
|
node _T_1619 = bits(extintsrc_req_sync[24], 0, 0) @[lib.scala 8:44]
|
|
node _T_1620 = bits(gw_config_reg[24], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1621 = bits(gw_config_reg[24], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1622 = bits(gw_clear_reg_we_24, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1623 : UInt<1>
|
|
_T_1623 <= UInt<1>("h00")
|
|
node _T_1624 = xor(_T_1619, _T_1620) @[lib.scala 117:50]
|
|
node _T_1625 = eq(_T_1622, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1626 = and(_T_1623, _T_1625) @[lib.scala 117:90]
|
|
node _T_1627 = or(_T_1624, _T_1626) @[lib.scala 117:72]
|
|
reg _T_1628 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1618 : @[Reg.scala 28:19]
|
|
_T_1628 <= _T_1627 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1623 <= _T_1628 @[lib.scala 118:20]
|
|
node _T_1629 = bits(_T_1621, 0, 0) @[lib.scala 119:30]
|
|
node _T_1630 = xor(_T_1619, _T_1620) @[lib.scala 119:55]
|
|
node _T_1631 = or(_T_1630, _T_1623) @[lib.scala 119:78]
|
|
node _T_1632 = xor(_T_1619, _T_1620) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_24 = mux(_T_1629, _T_1631, _T_1632) @[lib.scala 119:8]
|
|
node _T_1633 = bits(intenable_clk_enable_grp[6], 0, 0) @[lib.scala 8:44]
|
|
node _T_1634 = bits(extintsrc_req_sync[25], 0, 0) @[lib.scala 8:44]
|
|
node _T_1635 = bits(gw_config_reg[25], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1636 = bits(gw_config_reg[25], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1637 = bits(gw_clear_reg_we_25, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1638 : UInt<1>
|
|
_T_1638 <= UInt<1>("h00")
|
|
node _T_1639 = xor(_T_1634, _T_1635) @[lib.scala 117:50]
|
|
node _T_1640 = eq(_T_1637, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1641 = and(_T_1638, _T_1640) @[lib.scala 117:90]
|
|
node _T_1642 = or(_T_1639, _T_1641) @[lib.scala 117:72]
|
|
reg _T_1643 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1633 : @[Reg.scala 28:19]
|
|
_T_1643 <= _T_1642 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1638 <= _T_1643 @[lib.scala 118:20]
|
|
node _T_1644 = bits(_T_1636, 0, 0) @[lib.scala 119:30]
|
|
node _T_1645 = xor(_T_1634, _T_1635) @[lib.scala 119:55]
|
|
node _T_1646 = or(_T_1645, _T_1638) @[lib.scala 119:78]
|
|
node _T_1647 = xor(_T_1634, _T_1635) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_25 = mux(_T_1644, _T_1646, _T_1647) @[lib.scala 119:8]
|
|
node _T_1648 = bits(intenable_clk_enable_grp[6], 0, 0) @[lib.scala 8:44]
|
|
node _T_1649 = bits(extintsrc_req_sync[26], 0, 0) @[lib.scala 8:44]
|
|
node _T_1650 = bits(gw_config_reg[26], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1651 = bits(gw_config_reg[26], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1652 = bits(gw_clear_reg_we_26, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1653 : UInt<1>
|
|
_T_1653 <= UInt<1>("h00")
|
|
node _T_1654 = xor(_T_1649, _T_1650) @[lib.scala 117:50]
|
|
node _T_1655 = eq(_T_1652, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1656 = and(_T_1653, _T_1655) @[lib.scala 117:90]
|
|
node _T_1657 = or(_T_1654, _T_1656) @[lib.scala 117:72]
|
|
reg _T_1658 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1648 : @[Reg.scala 28:19]
|
|
_T_1658 <= _T_1657 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1653 <= _T_1658 @[lib.scala 118:20]
|
|
node _T_1659 = bits(_T_1651, 0, 0) @[lib.scala 119:30]
|
|
node _T_1660 = xor(_T_1649, _T_1650) @[lib.scala 119:55]
|
|
node _T_1661 = or(_T_1660, _T_1653) @[lib.scala 119:78]
|
|
node _T_1662 = xor(_T_1649, _T_1650) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_26 = mux(_T_1659, _T_1661, _T_1662) @[lib.scala 119:8]
|
|
node _T_1663 = bits(intenable_clk_enable_grp[6], 0, 0) @[lib.scala 8:44]
|
|
node _T_1664 = bits(extintsrc_req_sync[27], 0, 0) @[lib.scala 8:44]
|
|
node _T_1665 = bits(gw_config_reg[27], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1666 = bits(gw_config_reg[27], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1667 = bits(gw_clear_reg_we_27, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1668 : UInt<1>
|
|
_T_1668 <= UInt<1>("h00")
|
|
node _T_1669 = xor(_T_1664, _T_1665) @[lib.scala 117:50]
|
|
node _T_1670 = eq(_T_1667, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1671 = and(_T_1668, _T_1670) @[lib.scala 117:90]
|
|
node _T_1672 = or(_T_1669, _T_1671) @[lib.scala 117:72]
|
|
reg _T_1673 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1663 : @[Reg.scala 28:19]
|
|
_T_1673 <= _T_1672 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1668 <= _T_1673 @[lib.scala 118:20]
|
|
node _T_1674 = bits(_T_1666, 0, 0) @[lib.scala 119:30]
|
|
node _T_1675 = xor(_T_1664, _T_1665) @[lib.scala 119:55]
|
|
node _T_1676 = or(_T_1675, _T_1668) @[lib.scala 119:78]
|
|
node _T_1677 = xor(_T_1664, _T_1665) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_27 = mux(_T_1674, _T_1676, _T_1677) @[lib.scala 119:8]
|
|
node _T_1678 = bits(intenable_clk_enable_grp[7], 0, 0) @[lib.scala 8:44]
|
|
node _T_1679 = bits(extintsrc_req_sync[28], 0, 0) @[lib.scala 8:44]
|
|
node _T_1680 = bits(gw_config_reg[28], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1681 = bits(gw_config_reg[28], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1682 = bits(gw_clear_reg_we_28, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1683 : UInt<1>
|
|
_T_1683 <= UInt<1>("h00")
|
|
node _T_1684 = xor(_T_1679, _T_1680) @[lib.scala 117:50]
|
|
node _T_1685 = eq(_T_1682, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1686 = and(_T_1683, _T_1685) @[lib.scala 117:90]
|
|
node _T_1687 = or(_T_1684, _T_1686) @[lib.scala 117:72]
|
|
reg _T_1688 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1678 : @[Reg.scala 28:19]
|
|
_T_1688 <= _T_1687 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1683 <= _T_1688 @[lib.scala 118:20]
|
|
node _T_1689 = bits(_T_1681, 0, 0) @[lib.scala 119:30]
|
|
node _T_1690 = xor(_T_1679, _T_1680) @[lib.scala 119:55]
|
|
node _T_1691 = or(_T_1690, _T_1683) @[lib.scala 119:78]
|
|
node _T_1692 = xor(_T_1679, _T_1680) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_28 = mux(_T_1689, _T_1691, _T_1692) @[lib.scala 119:8]
|
|
node _T_1693 = bits(intenable_clk_enable_grp[7], 0, 0) @[lib.scala 8:44]
|
|
node _T_1694 = bits(extintsrc_req_sync[29], 0, 0) @[lib.scala 8:44]
|
|
node _T_1695 = bits(gw_config_reg[29], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1696 = bits(gw_config_reg[29], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1697 = bits(gw_clear_reg_we_29, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1698 : UInt<1>
|
|
_T_1698 <= UInt<1>("h00")
|
|
node _T_1699 = xor(_T_1694, _T_1695) @[lib.scala 117:50]
|
|
node _T_1700 = eq(_T_1697, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1701 = and(_T_1698, _T_1700) @[lib.scala 117:90]
|
|
node _T_1702 = or(_T_1699, _T_1701) @[lib.scala 117:72]
|
|
reg _T_1703 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1693 : @[Reg.scala 28:19]
|
|
_T_1703 <= _T_1702 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1698 <= _T_1703 @[lib.scala 118:20]
|
|
node _T_1704 = bits(_T_1696, 0, 0) @[lib.scala 119:30]
|
|
node _T_1705 = xor(_T_1694, _T_1695) @[lib.scala 119:55]
|
|
node _T_1706 = or(_T_1705, _T_1698) @[lib.scala 119:78]
|
|
node _T_1707 = xor(_T_1694, _T_1695) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_29 = mux(_T_1704, _T_1706, _T_1707) @[lib.scala 119:8]
|
|
node _T_1708 = bits(intenable_clk_enable_grp[7], 0, 0) @[lib.scala 8:44]
|
|
node _T_1709 = bits(extintsrc_req_sync[30], 0, 0) @[lib.scala 8:44]
|
|
node _T_1710 = bits(gw_config_reg[30], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1711 = bits(gw_config_reg[30], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1712 = bits(gw_clear_reg_we_30, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1713 : UInt<1>
|
|
_T_1713 <= UInt<1>("h00")
|
|
node _T_1714 = xor(_T_1709, _T_1710) @[lib.scala 117:50]
|
|
node _T_1715 = eq(_T_1712, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1716 = and(_T_1713, _T_1715) @[lib.scala 117:90]
|
|
node _T_1717 = or(_T_1714, _T_1716) @[lib.scala 117:72]
|
|
reg _T_1718 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1708 : @[Reg.scala 28:19]
|
|
_T_1718 <= _T_1717 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1713 <= _T_1718 @[lib.scala 118:20]
|
|
node _T_1719 = bits(_T_1711, 0, 0) @[lib.scala 119:30]
|
|
node _T_1720 = xor(_T_1709, _T_1710) @[lib.scala 119:55]
|
|
node _T_1721 = or(_T_1720, _T_1713) @[lib.scala 119:78]
|
|
node _T_1722 = xor(_T_1709, _T_1710) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_30 = mux(_T_1719, _T_1721, _T_1722) @[lib.scala 119:8]
|
|
node _T_1723 = bits(intenable_clk_enable_grp[7], 0, 0) @[lib.scala 8:44]
|
|
node _T_1724 = bits(extintsrc_req_sync[31], 0, 0) @[lib.scala 8:44]
|
|
node _T_1725 = bits(gw_config_reg[31], 0, 0) @[pic_ctrl.scala 172:132]
|
|
node _T_1726 = bits(gw_config_reg[31], 1, 1) @[pic_ctrl.scala 172:153]
|
|
node _T_1727 = bits(gw_clear_reg_we_31, 0, 0) @[pic_ctrl.scala 172:183]
|
|
wire _T_1728 : UInt<1>
|
|
_T_1728 <= UInt<1>("h00")
|
|
node _T_1729 = xor(_T_1724, _T_1725) @[lib.scala 117:50]
|
|
node _T_1730 = eq(_T_1727, UInt<1>("h00")) @[lib.scala 117:92]
|
|
node _T_1731 = and(_T_1728, _T_1730) @[lib.scala 117:90]
|
|
node _T_1732 = or(_T_1729, _T_1731) @[lib.scala 117:72]
|
|
reg _T_1733 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_1723 : @[Reg.scala 28:19]
|
|
_T_1733 <= _T_1732 @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
_T_1728 <= _T_1733 @[lib.scala 118:20]
|
|
node _T_1734 = bits(_T_1726, 0, 0) @[lib.scala 119:30]
|
|
node _T_1735 = xor(_T_1724, _T_1725) @[lib.scala 119:55]
|
|
node _T_1736 = or(_T_1735, _T_1728) @[lib.scala 119:78]
|
|
node _T_1737 = xor(_T_1724, _T_1725) @[lib.scala 119:117]
|
|
node extintsrc_req_gw_31 = mux(_T_1734, _T_1736, _T_1737) @[lib.scala 119:8]
|
|
node _T_1738 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1739 = not(intpriority_reg[0]) @[pic_ctrl.scala 176:89]
|
|
node _T_1740 = mux(_T_1738, _T_1739, intpriority_reg[0]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[0] <= _T_1740 @[pic_ctrl.scala 176:64]
|
|
node _T_1741 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1742 = not(intpriority_reg[1]) @[pic_ctrl.scala 176:89]
|
|
node _T_1743 = mux(_T_1741, _T_1742, intpriority_reg[1]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[1] <= _T_1743 @[pic_ctrl.scala 176:64]
|
|
node _T_1744 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1745 = not(intpriority_reg[2]) @[pic_ctrl.scala 176:89]
|
|
node _T_1746 = mux(_T_1744, _T_1745, intpriority_reg[2]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[2] <= _T_1746 @[pic_ctrl.scala 176:64]
|
|
node _T_1747 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1748 = not(intpriority_reg[3]) @[pic_ctrl.scala 176:89]
|
|
node _T_1749 = mux(_T_1747, _T_1748, intpriority_reg[3]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[3] <= _T_1749 @[pic_ctrl.scala 176:64]
|
|
node _T_1750 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1751 = not(intpriority_reg[4]) @[pic_ctrl.scala 176:89]
|
|
node _T_1752 = mux(_T_1750, _T_1751, intpriority_reg[4]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[4] <= _T_1752 @[pic_ctrl.scala 176:64]
|
|
node _T_1753 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1754 = not(intpriority_reg[5]) @[pic_ctrl.scala 176:89]
|
|
node _T_1755 = mux(_T_1753, _T_1754, intpriority_reg[5]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[5] <= _T_1755 @[pic_ctrl.scala 176:64]
|
|
node _T_1756 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1757 = not(intpriority_reg[6]) @[pic_ctrl.scala 176:89]
|
|
node _T_1758 = mux(_T_1756, _T_1757, intpriority_reg[6]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[6] <= _T_1758 @[pic_ctrl.scala 176:64]
|
|
node _T_1759 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1760 = not(intpriority_reg[7]) @[pic_ctrl.scala 176:89]
|
|
node _T_1761 = mux(_T_1759, _T_1760, intpriority_reg[7]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[7] <= _T_1761 @[pic_ctrl.scala 176:64]
|
|
node _T_1762 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1763 = not(intpriority_reg[8]) @[pic_ctrl.scala 176:89]
|
|
node _T_1764 = mux(_T_1762, _T_1763, intpriority_reg[8]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[8] <= _T_1764 @[pic_ctrl.scala 176:64]
|
|
node _T_1765 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1766 = not(intpriority_reg[9]) @[pic_ctrl.scala 176:89]
|
|
node _T_1767 = mux(_T_1765, _T_1766, intpriority_reg[9]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[9] <= _T_1767 @[pic_ctrl.scala 176:64]
|
|
node _T_1768 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1769 = not(intpriority_reg[10]) @[pic_ctrl.scala 176:89]
|
|
node _T_1770 = mux(_T_1768, _T_1769, intpriority_reg[10]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[10] <= _T_1770 @[pic_ctrl.scala 176:64]
|
|
node _T_1771 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1772 = not(intpriority_reg[11]) @[pic_ctrl.scala 176:89]
|
|
node _T_1773 = mux(_T_1771, _T_1772, intpriority_reg[11]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[11] <= _T_1773 @[pic_ctrl.scala 176:64]
|
|
node _T_1774 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1775 = not(intpriority_reg[12]) @[pic_ctrl.scala 176:89]
|
|
node _T_1776 = mux(_T_1774, _T_1775, intpriority_reg[12]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[12] <= _T_1776 @[pic_ctrl.scala 176:64]
|
|
node _T_1777 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1778 = not(intpriority_reg[13]) @[pic_ctrl.scala 176:89]
|
|
node _T_1779 = mux(_T_1777, _T_1778, intpriority_reg[13]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[13] <= _T_1779 @[pic_ctrl.scala 176:64]
|
|
node _T_1780 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1781 = not(intpriority_reg[14]) @[pic_ctrl.scala 176:89]
|
|
node _T_1782 = mux(_T_1780, _T_1781, intpriority_reg[14]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[14] <= _T_1782 @[pic_ctrl.scala 176:64]
|
|
node _T_1783 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1784 = not(intpriority_reg[15]) @[pic_ctrl.scala 176:89]
|
|
node _T_1785 = mux(_T_1783, _T_1784, intpriority_reg[15]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[15] <= _T_1785 @[pic_ctrl.scala 176:64]
|
|
node _T_1786 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1787 = not(intpriority_reg[16]) @[pic_ctrl.scala 176:89]
|
|
node _T_1788 = mux(_T_1786, _T_1787, intpriority_reg[16]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[16] <= _T_1788 @[pic_ctrl.scala 176:64]
|
|
node _T_1789 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1790 = not(intpriority_reg[17]) @[pic_ctrl.scala 176:89]
|
|
node _T_1791 = mux(_T_1789, _T_1790, intpriority_reg[17]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[17] <= _T_1791 @[pic_ctrl.scala 176:64]
|
|
node _T_1792 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1793 = not(intpriority_reg[18]) @[pic_ctrl.scala 176:89]
|
|
node _T_1794 = mux(_T_1792, _T_1793, intpriority_reg[18]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[18] <= _T_1794 @[pic_ctrl.scala 176:64]
|
|
node _T_1795 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1796 = not(intpriority_reg[19]) @[pic_ctrl.scala 176:89]
|
|
node _T_1797 = mux(_T_1795, _T_1796, intpriority_reg[19]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[19] <= _T_1797 @[pic_ctrl.scala 176:64]
|
|
node _T_1798 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1799 = not(intpriority_reg[20]) @[pic_ctrl.scala 176:89]
|
|
node _T_1800 = mux(_T_1798, _T_1799, intpriority_reg[20]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[20] <= _T_1800 @[pic_ctrl.scala 176:64]
|
|
node _T_1801 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1802 = not(intpriority_reg[21]) @[pic_ctrl.scala 176:89]
|
|
node _T_1803 = mux(_T_1801, _T_1802, intpriority_reg[21]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[21] <= _T_1803 @[pic_ctrl.scala 176:64]
|
|
node _T_1804 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1805 = not(intpriority_reg[22]) @[pic_ctrl.scala 176:89]
|
|
node _T_1806 = mux(_T_1804, _T_1805, intpriority_reg[22]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[22] <= _T_1806 @[pic_ctrl.scala 176:64]
|
|
node _T_1807 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1808 = not(intpriority_reg[23]) @[pic_ctrl.scala 176:89]
|
|
node _T_1809 = mux(_T_1807, _T_1808, intpriority_reg[23]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[23] <= _T_1809 @[pic_ctrl.scala 176:64]
|
|
node _T_1810 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1811 = not(intpriority_reg[24]) @[pic_ctrl.scala 176:89]
|
|
node _T_1812 = mux(_T_1810, _T_1811, intpriority_reg[24]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[24] <= _T_1812 @[pic_ctrl.scala 176:64]
|
|
node _T_1813 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1814 = not(intpriority_reg[25]) @[pic_ctrl.scala 176:89]
|
|
node _T_1815 = mux(_T_1813, _T_1814, intpriority_reg[25]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[25] <= _T_1815 @[pic_ctrl.scala 176:64]
|
|
node _T_1816 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1817 = not(intpriority_reg[26]) @[pic_ctrl.scala 176:89]
|
|
node _T_1818 = mux(_T_1816, _T_1817, intpriority_reg[26]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[26] <= _T_1818 @[pic_ctrl.scala 176:64]
|
|
node _T_1819 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1820 = not(intpriority_reg[27]) @[pic_ctrl.scala 176:89]
|
|
node _T_1821 = mux(_T_1819, _T_1820, intpriority_reg[27]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[27] <= _T_1821 @[pic_ctrl.scala 176:64]
|
|
node _T_1822 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1823 = not(intpriority_reg[28]) @[pic_ctrl.scala 176:89]
|
|
node _T_1824 = mux(_T_1822, _T_1823, intpriority_reg[28]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[28] <= _T_1824 @[pic_ctrl.scala 176:64]
|
|
node _T_1825 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1826 = not(intpriority_reg[29]) @[pic_ctrl.scala 176:89]
|
|
node _T_1827 = mux(_T_1825, _T_1826, intpriority_reg[29]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[29] <= _T_1827 @[pic_ctrl.scala 176:64]
|
|
node _T_1828 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1829 = not(intpriority_reg[30]) @[pic_ctrl.scala 176:89]
|
|
node _T_1830 = mux(_T_1828, _T_1829, intpriority_reg[30]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[30] <= _T_1830 @[pic_ctrl.scala 176:64]
|
|
node _T_1831 = bits(intpriord, 0, 0) @[pic_ctrl.scala 176:81]
|
|
node _T_1832 = not(intpriority_reg[31]) @[pic_ctrl.scala 176:89]
|
|
node _T_1833 = mux(_T_1831, _T_1832, intpriority_reg[31]) @[pic_ctrl.scala 176:70]
|
|
intpriority_reg_inv[31] <= _T_1833 @[pic_ctrl.scala 176:64]
|
|
node _T_1834 = and(UInt<1>("h00"), intenable_reg[0]) @[pic_ctrl.scala 177:109]
|
|
node _T_1835 = bits(_T_1834, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1836 = mux(_T_1835, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1837 = and(_T_1836, intpriority_reg_inv[0]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[0] <= _T_1837 @[pic_ctrl.scala 177:63]
|
|
node _T_1838 = and(extintsrc_req_gw_1, intenable_reg[1]) @[pic_ctrl.scala 177:109]
|
|
node _T_1839 = bits(_T_1838, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1840 = mux(_T_1839, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1841 = and(_T_1840, intpriority_reg_inv[1]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[1] <= _T_1841 @[pic_ctrl.scala 177:63]
|
|
node _T_1842 = and(extintsrc_req_gw_2, intenable_reg[2]) @[pic_ctrl.scala 177:109]
|
|
node _T_1843 = bits(_T_1842, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1844 = mux(_T_1843, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1845 = and(_T_1844, intpriority_reg_inv[2]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[2] <= _T_1845 @[pic_ctrl.scala 177:63]
|
|
node _T_1846 = and(extintsrc_req_gw_3, intenable_reg[3]) @[pic_ctrl.scala 177:109]
|
|
node _T_1847 = bits(_T_1846, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1848 = mux(_T_1847, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1849 = and(_T_1848, intpriority_reg_inv[3]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[3] <= _T_1849 @[pic_ctrl.scala 177:63]
|
|
node _T_1850 = and(extintsrc_req_gw_4, intenable_reg[4]) @[pic_ctrl.scala 177:109]
|
|
node _T_1851 = bits(_T_1850, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1852 = mux(_T_1851, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1853 = and(_T_1852, intpriority_reg_inv[4]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[4] <= _T_1853 @[pic_ctrl.scala 177:63]
|
|
node _T_1854 = and(extintsrc_req_gw_5, intenable_reg[5]) @[pic_ctrl.scala 177:109]
|
|
node _T_1855 = bits(_T_1854, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1856 = mux(_T_1855, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1857 = and(_T_1856, intpriority_reg_inv[5]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[5] <= _T_1857 @[pic_ctrl.scala 177:63]
|
|
node _T_1858 = and(extintsrc_req_gw_6, intenable_reg[6]) @[pic_ctrl.scala 177:109]
|
|
node _T_1859 = bits(_T_1858, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1860 = mux(_T_1859, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1861 = and(_T_1860, intpriority_reg_inv[6]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[6] <= _T_1861 @[pic_ctrl.scala 177:63]
|
|
node _T_1862 = and(extintsrc_req_gw_7, intenable_reg[7]) @[pic_ctrl.scala 177:109]
|
|
node _T_1863 = bits(_T_1862, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1864 = mux(_T_1863, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1865 = and(_T_1864, intpriority_reg_inv[7]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[7] <= _T_1865 @[pic_ctrl.scala 177:63]
|
|
node _T_1866 = and(extintsrc_req_gw_8, intenable_reg[8]) @[pic_ctrl.scala 177:109]
|
|
node _T_1867 = bits(_T_1866, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1868 = mux(_T_1867, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1869 = and(_T_1868, intpriority_reg_inv[8]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[8] <= _T_1869 @[pic_ctrl.scala 177:63]
|
|
node _T_1870 = and(extintsrc_req_gw_9, intenable_reg[9]) @[pic_ctrl.scala 177:109]
|
|
node _T_1871 = bits(_T_1870, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1872 = mux(_T_1871, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1873 = and(_T_1872, intpriority_reg_inv[9]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[9] <= _T_1873 @[pic_ctrl.scala 177:63]
|
|
node _T_1874 = and(extintsrc_req_gw_10, intenable_reg[10]) @[pic_ctrl.scala 177:109]
|
|
node _T_1875 = bits(_T_1874, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1876 = mux(_T_1875, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1877 = and(_T_1876, intpriority_reg_inv[10]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[10] <= _T_1877 @[pic_ctrl.scala 177:63]
|
|
node _T_1878 = and(extintsrc_req_gw_11, intenable_reg[11]) @[pic_ctrl.scala 177:109]
|
|
node _T_1879 = bits(_T_1878, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1880 = mux(_T_1879, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1881 = and(_T_1880, intpriority_reg_inv[11]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[11] <= _T_1881 @[pic_ctrl.scala 177:63]
|
|
node _T_1882 = and(extintsrc_req_gw_12, intenable_reg[12]) @[pic_ctrl.scala 177:109]
|
|
node _T_1883 = bits(_T_1882, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1884 = mux(_T_1883, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1885 = and(_T_1884, intpriority_reg_inv[12]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[12] <= _T_1885 @[pic_ctrl.scala 177:63]
|
|
node _T_1886 = and(extintsrc_req_gw_13, intenable_reg[13]) @[pic_ctrl.scala 177:109]
|
|
node _T_1887 = bits(_T_1886, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1888 = mux(_T_1887, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1889 = and(_T_1888, intpriority_reg_inv[13]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[13] <= _T_1889 @[pic_ctrl.scala 177:63]
|
|
node _T_1890 = and(extintsrc_req_gw_14, intenable_reg[14]) @[pic_ctrl.scala 177:109]
|
|
node _T_1891 = bits(_T_1890, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1892 = mux(_T_1891, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1893 = and(_T_1892, intpriority_reg_inv[14]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[14] <= _T_1893 @[pic_ctrl.scala 177:63]
|
|
node _T_1894 = and(extintsrc_req_gw_15, intenable_reg[15]) @[pic_ctrl.scala 177:109]
|
|
node _T_1895 = bits(_T_1894, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1896 = mux(_T_1895, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1897 = and(_T_1896, intpriority_reg_inv[15]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[15] <= _T_1897 @[pic_ctrl.scala 177:63]
|
|
node _T_1898 = and(extintsrc_req_gw_16, intenable_reg[16]) @[pic_ctrl.scala 177:109]
|
|
node _T_1899 = bits(_T_1898, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1900 = mux(_T_1899, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1901 = and(_T_1900, intpriority_reg_inv[16]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[16] <= _T_1901 @[pic_ctrl.scala 177:63]
|
|
node _T_1902 = and(extintsrc_req_gw_17, intenable_reg[17]) @[pic_ctrl.scala 177:109]
|
|
node _T_1903 = bits(_T_1902, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1904 = mux(_T_1903, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1905 = and(_T_1904, intpriority_reg_inv[17]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[17] <= _T_1905 @[pic_ctrl.scala 177:63]
|
|
node _T_1906 = and(extintsrc_req_gw_18, intenable_reg[18]) @[pic_ctrl.scala 177:109]
|
|
node _T_1907 = bits(_T_1906, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1908 = mux(_T_1907, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1909 = and(_T_1908, intpriority_reg_inv[18]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[18] <= _T_1909 @[pic_ctrl.scala 177:63]
|
|
node _T_1910 = and(extintsrc_req_gw_19, intenable_reg[19]) @[pic_ctrl.scala 177:109]
|
|
node _T_1911 = bits(_T_1910, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1912 = mux(_T_1911, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1913 = and(_T_1912, intpriority_reg_inv[19]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[19] <= _T_1913 @[pic_ctrl.scala 177:63]
|
|
node _T_1914 = and(extintsrc_req_gw_20, intenable_reg[20]) @[pic_ctrl.scala 177:109]
|
|
node _T_1915 = bits(_T_1914, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1916 = mux(_T_1915, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1917 = and(_T_1916, intpriority_reg_inv[20]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[20] <= _T_1917 @[pic_ctrl.scala 177:63]
|
|
node _T_1918 = and(extintsrc_req_gw_21, intenable_reg[21]) @[pic_ctrl.scala 177:109]
|
|
node _T_1919 = bits(_T_1918, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1920 = mux(_T_1919, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1921 = and(_T_1920, intpriority_reg_inv[21]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[21] <= _T_1921 @[pic_ctrl.scala 177:63]
|
|
node _T_1922 = and(extintsrc_req_gw_22, intenable_reg[22]) @[pic_ctrl.scala 177:109]
|
|
node _T_1923 = bits(_T_1922, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1924 = mux(_T_1923, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1925 = and(_T_1924, intpriority_reg_inv[22]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[22] <= _T_1925 @[pic_ctrl.scala 177:63]
|
|
node _T_1926 = and(extintsrc_req_gw_23, intenable_reg[23]) @[pic_ctrl.scala 177:109]
|
|
node _T_1927 = bits(_T_1926, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1928 = mux(_T_1927, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1929 = and(_T_1928, intpriority_reg_inv[23]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[23] <= _T_1929 @[pic_ctrl.scala 177:63]
|
|
node _T_1930 = and(extintsrc_req_gw_24, intenable_reg[24]) @[pic_ctrl.scala 177:109]
|
|
node _T_1931 = bits(_T_1930, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1932 = mux(_T_1931, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1933 = and(_T_1932, intpriority_reg_inv[24]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[24] <= _T_1933 @[pic_ctrl.scala 177:63]
|
|
node _T_1934 = and(extintsrc_req_gw_25, intenable_reg[25]) @[pic_ctrl.scala 177:109]
|
|
node _T_1935 = bits(_T_1934, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1936 = mux(_T_1935, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1937 = and(_T_1936, intpriority_reg_inv[25]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[25] <= _T_1937 @[pic_ctrl.scala 177:63]
|
|
node _T_1938 = and(extintsrc_req_gw_26, intenable_reg[26]) @[pic_ctrl.scala 177:109]
|
|
node _T_1939 = bits(_T_1938, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1940 = mux(_T_1939, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1941 = and(_T_1940, intpriority_reg_inv[26]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[26] <= _T_1941 @[pic_ctrl.scala 177:63]
|
|
node _T_1942 = and(extintsrc_req_gw_27, intenable_reg[27]) @[pic_ctrl.scala 177:109]
|
|
node _T_1943 = bits(_T_1942, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1944 = mux(_T_1943, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1945 = and(_T_1944, intpriority_reg_inv[27]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[27] <= _T_1945 @[pic_ctrl.scala 177:63]
|
|
node _T_1946 = and(extintsrc_req_gw_28, intenable_reg[28]) @[pic_ctrl.scala 177:109]
|
|
node _T_1947 = bits(_T_1946, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1948 = mux(_T_1947, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1949 = and(_T_1948, intpriority_reg_inv[28]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[28] <= _T_1949 @[pic_ctrl.scala 177:63]
|
|
node _T_1950 = and(extintsrc_req_gw_29, intenable_reg[29]) @[pic_ctrl.scala 177:109]
|
|
node _T_1951 = bits(_T_1950, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1952 = mux(_T_1951, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1953 = and(_T_1952, intpriority_reg_inv[29]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[29] <= _T_1953 @[pic_ctrl.scala 177:63]
|
|
node _T_1954 = and(extintsrc_req_gw_30, intenable_reg[30]) @[pic_ctrl.scala 177:109]
|
|
node _T_1955 = bits(_T_1954, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1956 = mux(_T_1955, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1957 = and(_T_1956, intpriority_reg_inv[30]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[30] <= _T_1957 @[pic_ctrl.scala 177:63]
|
|
node _T_1958 = and(extintsrc_req_gw_31, intenable_reg[31]) @[pic_ctrl.scala 177:109]
|
|
node _T_1959 = bits(_T_1958, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_1960 = mux(_T_1959, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1961 = and(_T_1960, intpriority_reg_inv[31]) @[pic_ctrl.scala 177:129]
|
|
intpend_w_prior_en[31] <= _T_1961 @[pic_ctrl.scala 177:63]
|
|
intpend_id[0] <= UInt<1>("h00") @[pic_ctrl.scala 178:55]
|
|
intpend_id[1] <= UInt<1>("h01") @[pic_ctrl.scala 178:55]
|
|
intpend_id[2] <= UInt<2>("h02") @[pic_ctrl.scala 178:55]
|
|
intpend_id[3] <= UInt<2>("h03") @[pic_ctrl.scala 178:55]
|
|
intpend_id[4] <= UInt<3>("h04") @[pic_ctrl.scala 178:55]
|
|
intpend_id[5] <= UInt<3>("h05") @[pic_ctrl.scala 178:55]
|
|
intpend_id[6] <= UInt<3>("h06") @[pic_ctrl.scala 178:55]
|
|
intpend_id[7] <= UInt<3>("h07") @[pic_ctrl.scala 178:55]
|
|
intpend_id[8] <= UInt<4>("h08") @[pic_ctrl.scala 178:55]
|
|
intpend_id[9] <= UInt<4>("h09") @[pic_ctrl.scala 178:55]
|
|
intpend_id[10] <= UInt<4>("h0a") @[pic_ctrl.scala 178:55]
|
|
intpend_id[11] <= UInt<4>("h0b") @[pic_ctrl.scala 178:55]
|
|
intpend_id[12] <= UInt<4>("h0c") @[pic_ctrl.scala 178:55]
|
|
intpend_id[13] <= UInt<4>("h0d") @[pic_ctrl.scala 178:55]
|
|
intpend_id[14] <= UInt<4>("h0e") @[pic_ctrl.scala 178:55]
|
|
intpend_id[15] <= UInt<4>("h0f") @[pic_ctrl.scala 178:55]
|
|
intpend_id[16] <= UInt<5>("h010") @[pic_ctrl.scala 178:55]
|
|
intpend_id[17] <= UInt<5>("h011") @[pic_ctrl.scala 178:55]
|
|
intpend_id[18] <= UInt<5>("h012") @[pic_ctrl.scala 178:55]
|
|
intpend_id[19] <= UInt<5>("h013") @[pic_ctrl.scala 178:55]
|
|
intpend_id[20] <= UInt<5>("h014") @[pic_ctrl.scala 178:55]
|
|
intpend_id[21] <= UInt<5>("h015") @[pic_ctrl.scala 178:55]
|
|
intpend_id[22] <= UInt<5>("h016") @[pic_ctrl.scala 178:55]
|
|
intpend_id[23] <= UInt<5>("h017") @[pic_ctrl.scala 178:55]
|
|
intpend_id[24] <= UInt<5>("h018") @[pic_ctrl.scala 178:55]
|
|
intpend_id[25] <= UInt<5>("h019") @[pic_ctrl.scala 178:55]
|
|
intpend_id[26] <= UInt<5>("h01a") @[pic_ctrl.scala 178:55]
|
|
intpend_id[27] <= UInt<5>("h01b") @[pic_ctrl.scala 178:55]
|
|
intpend_id[28] <= UInt<5>("h01c") @[pic_ctrl.scala 178:55]
|
|
intpend_id[29] <= UInt<5>("h01d") @[pic_ctrl.scala 178:55]
|
|
intpend_id[30] <= UInt<5>("h01e") @[pic_ctrl.scala 178:55]
|
|
intpend_id[31] <= UInt<5>("h01f") @[pic_ctrl.scala 178:55]
|
|
wire level_intpend_w_prior_en : UInt<4>[34][6] @[pic_ctrl.scala 229:40]
|
|
wire level_intpend_id : UInt<8>[34][6] @[pic_ctrl.scala 230:32]
|
|
level_intpend_w_prior_en[0][0] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][0] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][1] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][1] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][2] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][2] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][3] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][3] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][4] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][4] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][5] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][5] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][6] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][6] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][7] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][7] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][8] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][8] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][9] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][9] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][10] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][10] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][11] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][11] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][12] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][12] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][13] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][13] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][14] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][14] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][15] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][15] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][16] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][16] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][17] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][17] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][18] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][18] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][19] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][19] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][20] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][20] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][21] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][21] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][22] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][22] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][23] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][23] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][24] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][24] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][25] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][25] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][26] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][26] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][27] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][27] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][28] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][28] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][29] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][29] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][30] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][30] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][31] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][31] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][32] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][32] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[0][33] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[0][33] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][0] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][0] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][1] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][1] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][2] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][2] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][3] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][3] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][4] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][4] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][5] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][5] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][6] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][6] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][7] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][7] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][8] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][8] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][9] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][9] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][10] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][10] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][11] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][11] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][12] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][12] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][13] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][13] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][14] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][14] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][15] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][15] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][16] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][16] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][17] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][17] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][18] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][18] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][19] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][19] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][20] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][20] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][21] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][21] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][22] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][22] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][23] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][23] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][24] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][24] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][25] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][25] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][26] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][26] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][27] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][27] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][28] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][28] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][29] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][29] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][30] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][30] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][31] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][31] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][32] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][32] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[1][33] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[1][33] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][0] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][0] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][1] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][1] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][2] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][2] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][3] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][3] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][4] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][4] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][5] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][5] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][6] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][6] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][7] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][7] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][8] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][8] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][9] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][9] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][10] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][10] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][11] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][11] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][12] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][12] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][13] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][13] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][14] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][14] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][15] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][15] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][16] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][16] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][17] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][17] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][18] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][18] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][19] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][19] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][20] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][20] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][21] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][21] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][22] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][22] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][23] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][23] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][24] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][24] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][25] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][25] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][26] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][26] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][27] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][27] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][28] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][28] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][29] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][29] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][30] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][30] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][31] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][31] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][32] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][32] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[2][33] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[2][33] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][0] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][0] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][1] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][1] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][2] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][2] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][3] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][3] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][4] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][4] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][5] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][5] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][6] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][6] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][7] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][7] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][8] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][8] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][9] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][9] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][10] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][10] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][11] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][11] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][12] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][12] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][13] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][13] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][14] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][14] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][15] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][15] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][16] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][16] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][17] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][17] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][18] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][18] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][19] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][19] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][20] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][20] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][21] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][21] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][22] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][22] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][23] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][23] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][24] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][24] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][25] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][25] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][26] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][26] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][27] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][27] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][28] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][28] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][29] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][29] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][30] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][30] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][31] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][31] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][32] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][32] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[3][33] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[3][33] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][0] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][0] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][1] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][1] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][2] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][2] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][3] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][3] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][4] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][4] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][5] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][5] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][6] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][6] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][7] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][7] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][8] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][8] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][9] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][9] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][10] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][10] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][11] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][11] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][12] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][12] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][13] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][13] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][14] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][14] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][15] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][15] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][16] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][16] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][17] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][17] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][18] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][18] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][19] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][19] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][20] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][20] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][21] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][21] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][22] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][22] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][23] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][23] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][24] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][24] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][25] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][25] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][26] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][26] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][27] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][27] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][28] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][28] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][29] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][29] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][30] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][30] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][31] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][31] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][32] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][32] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[4][33] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[4][33] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][0] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][0] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][1] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][1] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][2] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][2] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][3] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][3] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][4] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][4] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][5] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][5] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][6] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][6] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][7] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][7] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][8] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][8] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][9] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][9] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][10] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][10] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][11] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][11] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][12] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][12] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][13] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][13] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][14] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][14] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][15] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][15] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][16] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][16] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][17] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][17] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][18] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][18] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][19] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][19] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][20] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][20] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][21] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][21] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][22] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][22] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][23] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][23] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][24] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][24] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][25] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][25] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][26] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][26] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][27] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][27] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][28] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][28] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][29] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][29] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][30] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][30] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][31] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][31] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][32] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][32] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
level_intpend_w_prior_en[5][33] <= UInt<1>("h00") @[pic_ctrl.scala 233:38]
|
|
level_intpend_id[5][33] <= UInt<1>("h00") @[pic_ctrl.scala 234:30]
|
|
node _T_1962 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1963 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
|
|
level_intpend_w_prior_en[0][0] <= intpend_w_prior_en[0] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][1] <= intpend_w_prior_en[1] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][2] <= intpend_w_prior_en[2] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][3] <= intpend_w_prior_en[3] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][4] <= intpend_w_prior_en[4] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][5] <= intpend_w_prior_en[5] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][6] <= intpend_w_prior_en[6] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][7] <= intpend_w_prior_en[7] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][8] <= intpend_w_prior_en[8] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][9] <= intpend_w_prior_en[9] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][10] <= intpend_w_prior_en[10] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][11] <= intpend_w_prior_en[11] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][12] <= intpend_w_prior_en[12] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][13] <= intpend_w_prior_en[13] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][14] <= intpend_w_prior_en[14] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][15] <= intpend_w_prior_en[15] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][16] <= intpend_w_prior_en[16] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][17] <= intpend_w_prior_en[17] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][18] <= intpend_w_prior_en[18] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][19] <= intpend_w_prior_en[19] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][20] <= intpend_w_prior_en[20] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][21] <= intpend_w_prior_en[21] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][22] <= intpend_w_prior_en[22] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][23] <= intpend_w_prior_en[23] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][24] <= intpend_w_prior_en[24] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][25] <= intpend_w_prior_en[25] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][26] <= intpend_w_prior_en[26] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][27] <= intpend_w_prior_en[27] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][28] <= intpend_w_prior_en[28] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][29] <= intpend_w_prior_en[29] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][30] <= intpend_w_prior_en[30] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][31] <= intpend_w_prior_en[31] @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][32] <= _T_1962 @[pic_ctrl.scala 236:33]
|
|
level_intpend_w_prior_en[0][33] <= _T_1963 @[pic_ctrl.scala 236:33]
|
|
node _T_1964 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_1965 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
|
|
level_intpend_id[0][0] <= intpend_id[0] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][1] <= intpend_id[1] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][2] <= intpend_id[2] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][3] <= intpend_id[3] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][4] <= intpend_id[4] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][5] <= intpend_id[5] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][6] <= intpend_id[6] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][7] <= intpend_id[7] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][8] <= intpend_id[8] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][9] <= intpend_id[9] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][10] <= intpend_id[10] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][11] <= intpend_id[11] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][12] <= intpend_id[12] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][13] <= intpend_id[13] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][14] <= intpend_id[14] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][15] <= intpend_id[15] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][16] <= intpend_id[16] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][17] <= intpend_id[17] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][18] <= intpend_id[18] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][19] <= intpend_id[19] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][20] <= intpend_id[20] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][21] <= intpend_id[21] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][22] <= intpend_id[22] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][23] <= intpend_id[23] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][24] <= intpend_id[24] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][25] <= intpend_id[25] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][26] <= intpend_id[26] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][27] <= intpend_id[27] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][28] <= intpend_id[28] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][29] <= intpend_id[29] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][30] <= intpend_id[30] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][31] <= intpend_id[31] @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][32] <= _T_1964 @[pic_ctrl.scala 237:33]
|
|
level_intpend_id[0][33] <= _T_1965 @[pic_ctrl.scala 237:33]
|
|
node _T_1966 = lt(level_intpend_w_prior_en[0][0], level_intpend_w_prior_en[0][1]) @[pic_ctrl.scala 27:20]
|
|
node out_id = mux(_T_1966, level_intpend_id[0][1], level_intpend_id[0][0]) @[pic_ctrl.scala 27:9]
|
|
node _T_1967 = lt(level_intpend_w_prior_en[0][0], level_intpend_w_prior_en[0][1]) @[pic_ctrl.scala 27:60]
|
|
node out_priority = mux(_T_1967, level_intpend_w_prior_en[0][1], level_intpend_w_prior_en[0][0]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][0] <= out_id @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][0] <= out_priority @[pic_ctrl.scala 249:43]
|
|
node _T_1968 = lt(level_intpend_w_prior_en[0][2], level_intpend_w_prior_en[0][3]) @[pic_ctrl.scala 27:20]
|
|
node out_id_1 = mux(_T_1968, level_intpend_id[0][3], level_intpend_id[0][2]) @[pic_ctrl.scala 27:9]
|
|
node _T_1969 = lt(level_intpend_w_prior_en[0][2], level_intpend_w_prior_en[0][3]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_1 = mux(_T_1969, level_intpend_w_prior_en[0][3], level_intpend_w_prior_en[0][2]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][1] <= out_id_1 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][1] <= out_priority_1 @[pic_ctrl.scala 249:43]
|
|
node _T_1970 = lt(level_intpend_w_prior_en[0][4], level_intpend_w_prior_en[0][5]) @[pic_ctrl.scala 27:20]
|
|
node out_id_2 = mux(_T_1970, level_intpend_id[0][5], level_intpend_id[0][4]) @[pic_ctrl.scala 27:9]
|
|
node _T_1971 = lt(level_intpend_w_prior_en[0][4], level_intpend_w_prior_en[0][5]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_2 = mux(_T_1971, level_intpend_w_prior_en[0][5], level_intpend_w_prior_en[0][4]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][2] <= out_id_2 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][2] <= out_priority_2 @[pic_ctrl.scala 249:43]
|
|
node _T_1972 = lt(level_intpend_w_prior_en[0][6], level_intpend_w_prior_en[0][7]) @[pic_ctrl.scala 27:20]
|
|
node out_id_3 = mux(_T_1972, level_intpend_id[0][7], level_intpend_id[0][6]) @[pic_ctrl.scala 27:9]
|
|
node _T_1973 = lt(level_intpend_w_prior_en[0][6], level_intpend_w_prior_en[0][7]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_3 = mux(_T_1973, level_intpend_w_prior_en[0][7], level_intpend_w_prior_en[0][6]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][3] <= out_id_3 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][3] <= out_priority_3 @[pic_ctrl.scala 249:43]
|
|
node _T_1974 = lt(level_intpend_w_prior_en[0][8], level_intpend_w_prior_en[0][9]) @[pic_ctrl.scala 27:20]
|
|
node out_id_4 = mux(_T_1974, level_intpend_id[0][9], level_intpend_id[0][8]) @[pic_ctrl.scala 27:9]
|
|
node _T_1975 = lt(level_intpend_w_prior_en[0][8], level_intpend_w_prior_en[0][9]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_4 = mux(_T_1975, level_intpend_w_prior_en[0][9], level_intpend_w_prior_en[0][8]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][4] <= out_id_4 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][4] <= out_priority_4 @[pic_ctrl.scala 249:43]
|
|
node _T_1976 = lt(level_intpend_w_prior_en[0][10], level_intpend_w_prior_en[0][11]) @[pic_ctrl.scala 27:20]
|
|
node out_id_5 = mux(_T_1976, level_intpend_id[0][11], level_intpend_id[0][10]) @[pic_ctrl.scala 27:9]
|
|
node _T_1977 = lt(level_intpend_w_prior_en[0][10], level_intpend_w_prior_en[0][11]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_5 = mux(_T_1977, level_intpend_w_prior_en[0][11], level_intpend_w_prior_en[0][10]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][5] <= out_id_5 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][5] <= out_priority_5 @[pic_ctrl.scala 249:43]
|
|
node _T_1978 = lt(level_intpend_w_prior_en[0][12], level_intpend_w_prior_en[0][13]) @[pic_ctrl.scala 27:20]
|
|
node out_id_6 = mux(_T_1978, level_intpend_id[0][13], level_intpend_id[0][12]) @[pic_ctrl.scala 27:9]
|
|
node _T_1979 = lt(level_intpend_w_prior_en[0][12], level_intpend_w_prior_en[0][13]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_6 = mux(_T_1979, level_intpend_w_prior_en[0][13], level_intpend_w_prior_en[0][12]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][6] <= out_id_6 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][6] <= out_priority_6 @[pic_ctrl.scala 249:43]
|
|
node _T_1980 = lt(level_intpend_w_prior_en[0][14], level_intpend_w_prior_en[0][15]) @[pic_ctrl.scala 27:20]
|
|
node out_id_7 = mux(_T_1980, level_intpend_id[0][15], level_intpend_id[0][14]) @[pic_ctrl.scala 27:9]
|
|
node _T_1981 = lt(level_intpend_w_prior_en[0][14], level_intpend_w_prior_en[0][15]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_7 = mux(_T_1981, level_intpend_w_prior_en[0][15], level_intpend_w_prior_en[0][14]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][7] <= out_id_7 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][7] <= out_priority_7 @[pic_ctrl.scala 249:43]
|
|
node _T_1982 = lt(level_intpend_w_prior_en[0][16], level_intpend_w_prior_en[0][17]) @[pic_ctrl.scala 27:20]
|
|
node out_id_8 = mux(_T_1982, level_intpend_id[0][17], level_intpend_id[0][16]) @[pic_ctrl.scala 27:9]
|
|
node _T_1983 = lt(level_intpend_w_prior_en[0][16], level_intpend_w_prior_en[0][17]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_8 = mux(_T_1983, level_intpend_w_prior_en[0][17], level_intpend_w_prior_en[0][16]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][8] <= out_id_8 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][8] <= out_priority_8 @[pic_ctrl.scala 249:43]
|
|
node _T_1984 = lt(level_intpend_w_prior_en[0][18], level_intpend_w_prior_en[0][19]) @[pic_ctrl.scala 27:20]
|
|
node out_id_9 = mux(_T_1984, level_intpend_id[0][19], level_intpend_id[0][18]) @[pic_ctrl.scala 27:9]
|
|
node _T_1985 = lt(level_intpend_w_prior_en[0][18], level_intpend_w_prior_en[0][19]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_9 = mux(_T_1985, level_intpend_w_prior_en[0][19], level_intpend_w_prior_en[0][18]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][9] <= out_id_9 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][9] <= out_priority_9 @[pic_ctrl.scala 249:43]
|
|
node _T_1986 = lt(level_intpend_w_prior_en[0][20], level_intpend_w_prior_en[0][21]) @[pic_ctrl.scala 27:20]
|
|
node out_id_10 = mux(_T_1986, level_intpend_id[0][21], level_intpend_id[0][20]) @[pic_ctrl.scala 27:9]
|
|
node _T_1987 = lt(level_intpend_w_prior_en[0][20], level_intpend_w_prior_en[0][21]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_10 = mux(_T_1987, level_intpend_w_prior_en[0][21], level_intpend_w_prior_en[0][20]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][10] <= out_id_10 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][10] <= out_priority_10 @[pic_ctrl.scala 249:43]
|
|
node _T_1988 = lt(level_intpend_w_prior_en[0][22], level_intpend_w_prior_en[0][23]) @[pic_ctrl.scala 27:20]
|
|
node out_id_11 = mux(_T_1988, level_intpend_id[0][23], level_intpend_id[0][22]) @[pic_ctrl.scala 27:9]
|
|
node _T_1989 = lt(level_intpend_w_prior_en[0][22], level_intpend_w_prior_en[0][23]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_11 = mux(_T_1989, level_intpend_w_prior_en[0][23], level_intpend_w_prior_en[0][22]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][11] <= out_id_11 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][11] <= out_priority_11 @[pic_ctrl.scala 249:43]
|
|
node _T_1990 = lt(level_intpend_w_prior_en[0][24], level_intpend_w_prior_en[0][25]) @[pic_ctrl.scala 27:20]
|
|
node out_id_12 = mux(_T_1990, level_intpend_id[0][25], level_intpend_id[0][24]) @[pic_ctrl.scala 27:9]
|
|
node _T_1991 = lt(level_intpend_w_prior_en[0][24], level_intpend_w_prior_en[0][25]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_12 = mux(_T_1991, level_intpend_w_prior_en[0][25], level_intpend_w_prior_en[0][24]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][12] <= out_id_12 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][12] <= out_priority_12 @[pic_ctrl.scala 249:43]
|
|
node _T_1992 = lt(level_intpend_w_prior_en[0][26], level_intpend_w_prior_en[0][27]) @[pic_ctrl.scala 27:20]
|
|
node out_id_13 = mux(_T_1992, level_intpend_id[0][27], level_intpend_id[0][26]) @[pic_ctrl.scala 27:9]
|
|
node _T_1993 = lt(level_intpend_w_prior_en[0][26], level_intpend_w_prior_en[0][27]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_13 = mux(_T_1993, level_intpend_w_prior_en[0][27], level_intpend_w_prior_en[0][26]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][13] <= out_id_13 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][13] <= out_priority_13 @[pic_ctrl.scala 249:43]
|
|
node _T_1994 = lt(level_intpend_w_prior_en[0][28], level_intpend_w_prior_en[0][29]) @[pic_ctrl.scala 27:20]
|
|
node out_id_14 = mux(_T_1994, level_intpend_id[0][29], level_intpend_id[0][28]) @[pic_ctrl.scala 27:9]
|
|
node _T_1995 = lt(level_intpend_w_prior_en[0][28], level_intpend_w_prior_en[0][29]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_14 = mux(_T_1995, level_intpend_w_prior_en[0][29], level_intpend_w_prior_en[0][28]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][14] <= out_id_14 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][14] <= out_priority_14 @[pic_ctrl.scala 249:43]
|
|
node _T_1996 = lt(level_intpend_w_prior_en[0][30], level_intpend_w_prior_en[0][31]) @[pic_ctrl.scala 27:20]
|
|
node out_id_15 = mux(_T_1996, level_intpend_id[0][31], level_intpend_id[0][30]) @[pic_ctrl.scala 27:9]
|
|
node _T_1997 = lt(level_intpend_w_prior_en[0][30], level_intpend_w_prior_en[0][31]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_15 = mux(_T_1997, level_intpend_w_prior_en[0][31], level_intpend_w_prior_en[0][30]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][15] <= out_id_15 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][15] <= out_priority_15 @[pic_ctrl.scala 249:43]
|
|
level_intpend_w_prior_en[1][17] <= UInt<1>("h00") @[pic_ctrl.scala 244:46]
|
|
level_intpend_id[1][17] <= UInt<1>("h00") @[pic_ctrl.scala 245:46]
|
|
node _T_1998 = lt(level_intpend_w_prior_en[0][32], level_intpend_w_prior_en[0][33]) @[pic_ctrl.scala 27:20]
|
|
node out_id_16 = mux(_T_1998, level_intpend_id[0][33], level_intpend_id[0][32]) @[pic_ctrl.scala 27:9]
|
|
node _T_1999 = lt(level_intpend_w_prior_en[0][32], level_intpend_w_prior_en[0][33]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_16 = mux(_T_1999, level_intpend_w_prior_en[0][33], level_intpend_w_prior_en[0][32]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[1][16] <= out_id_16 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[1][16] <= out_priority_16 @[pic_ctrl.scala 249:43]
|
|
node _T_2000 = lt(level_intpend_w_prior_en[1][0], level_intpend_w_prior_en[1][1]) @[pic_ctrl.scala 27:20]
|
|
node out_id_17 = mux(_T_2000, level_intpend_id[1][1], level_intpend_id[1][0]) @[pic_ctrl.scala 27:9]
|
|
node _T_2001 = lt(level_intpend_w_prior_en[1][0], level_intpend_w_prior_en[1][1]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_17 = mux(_T_2001, level_intpend_w_prior_en[1][1], level_intpend_w_prior_en[1][0]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[2][0] <= out_id_17 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[2][0] <= out_priority_17 @[pic_ctrl.scala 249:43]
|
|
node _T_2002 = lt(level_intpend_w_prior_en[1][2], level_intpend_w_prior_en[1][3]) @[pic_ctrl.scala 27:20]
|
|
node out_id_18 = mux(_T_2002, level_intpend_id[1][3], level_intpend_id[1][2]) @[pic_ctrl.scala 27:9]
|
|
node _T_2003 = lt(level_intpend_w_prior_en[1][2], level_intpend_w_prior_en[1][3]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_18 = mux(_T_2003, level_intpend_w_prior_en[1][3], level_intpend_w_prior_en[1][2]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[2][1] <= out_id_18 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[2][1] <= out_priority_18 @[pic_ctrl.scala 249:43]
|
|
node _T_2004 = lt(level_intpend_w_prior_en[1][4], level_intpend_w_prior_en[1][5]) @[pic_ctrl.scala 27:20]
|
|
node out_id_19 = mux(_T_2004, level_intpend_id[1][5], level_intpend_id[1][4]) @[pic_ctrl.scala 27:9]
|
|
node _T_2005 = lt(level_intpend_w_prior_en[1][4], level_intpend_w_prior_en[1][5]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_19 = mux(_T_2005, level_intpend_w_prior_en[1][5], level_intpend_w_prior_en[1][4]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[2][2] <= out_id_19 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[2][2] <= out_priority_19 @[pic_ctrl.scala 249:43]
|
|
node _T_2006 = lt(level_intpend_w_prior_en[1][6], level_intpend_w_prior_en[1][7]) @[pic_ctrl.scala 27:20]
|
|
node out_id_20 = mux(_T_2006, level_intpend_id[1][7], level_intpend_id[1][6]) @[pic_ctrl.scala 27:9]
|
|
node _T_2007 = lt(level_intpend_w_prior_en[1][6], level_intpend_w_prior_en[1][7]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_20 = mux(_T_2007, level_intpend_w_prior_en[1][7], level_intpend_w_prior_en[1][6]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[2][3] <= out_id_20 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[2][3] <= out_priority_20 @[pic_ctrl.scala 249:43]
|
|
node _T_2008 = lt(level_intpend_w_prior_en[1][8], level_intpend_w_prior_en[1][9]) @[pic_ctrl.scala 27:20]
|
|
node out_id_21 = mux(_T_2008, level_intpend_id[1][9], level_intpend_id[1][8]) @[pic_ctrl.scala 27:9]
|
|
node _T_2009 = lt(level_intpend_w_prior_en[1][8], level_intpend_w_prior_en[1][9]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_21 = mux(_T_2009, level_intpend_w_prior_en[1][9], level_intpend_w_prior_en[1][8]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[2][4] <= out_id_21 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[2][4] <= out_priority_21 @[pic_ctrl.scala 249:43]
|
|
node _T_2010 = lt(level_intpend_w_prior_en[1][10], level_intpend_w_prior_en[1][11]) @[pic_ctrl.scala 27:20]
|
|
node out_id_22 = mux(_T_2010, level_intpend_id[1][11], level_intpend_id[1][10]) @[pic_ctrl.scala 27:9]
|
|
node _T_2011 = lt(level_intpend_w_prior_en[1][10], level_intpend_w_prior_en[1][11]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_22 = mux(_T_2011, level_intpend_w_prior_en[1][11], level_intpend_w_prior_en[1][10]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[2][5] <= out_id_22 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[2][5] <= out_priority_22 @[pic_ctrl.scala 249:43]
|
|
node _T_2012 = lt(level_intpend_w_prior_en[1][12], level_intpend_w_prior_en[1][13]) @[pic_ctrl.scala 27:20]
|
|
node out_id_23 = mux(_T_2012, level_intpend_id[1][13], level_intpend_id[1][12]) @[pic_ctrl.scala 27:9]
|
|
node _T_2013 = lt(level_intpend_w_prior_en[1][12], level_intpend_w_prior_en[1][13]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_23 = mux(_T_2013, level_intpend_w_prior_en[1][13], level_intpend_w_prior_en[1][12]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[2][6] <= out_id_23 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[2][6] <= out_priority_23 @[pic_ctrl.scala 249:43]
|
|
node _T_2014 = lt(level_intpend_w_prior_en[1][14], level_intpend_w_prior_en[1][15]) @[pic_ctrl.scala 27:20]
|
|
node out_id_24 = mux(_T_2014, level_intpend_id[1][15], level_intpend_id[1][14]) @[pic_ctrl.scala 27:9]
|
|
node _T_2015 = lt(level_intpend_w_prior_en[1][14], level_intpend_w_prior_en[1][15]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_24 = mux(_T_2015, level_intpend_w_prior_en[1][15], level_intpend_w_prior_en[1][14]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[2][7] <= out_id_24 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[2][7] <= out_priority_24 @[pic_ctrl.scala 249:43]
|
|
level_intpend_w_prior_en[2][9] <= UInt<1>("h00") @[pic_ctrl.scala 244:46]
|
|
level_intpend_id[2][9] <= UInt<1>("h00") @[pic_ctrl.scala 245:46]
|
|
node _T_2016 = lt(level_intpend_w_prior_en[1][16], level_intpend_w_prior_en[1][17]) @[pic_ctrl.scala 27:20]
|
|
node out_id_25 = mux(_T_2016, level_intpend_id[1][17], level_intpend_id[1][16]) @[pic_ctrl.scala 27:9]
|
|
node _T_2017 = lt(level_intpend_w_prior_en[1][16], level_intpend_w_prior_en[1][17]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_25 = mux(_T_2017, level_intpend_w_prior_en[1][17], level_intpend_w_prior_en[1][16]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[2][8] <= out_id_25 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[2][8] <= out_priority_25 @[pic_ctrl.scala 249:43]
|
|
node _T_2018 = lt(level_intpend_w_prior_en[2][0], level_intpend_w_prior_en[2][1]) @[pic_ctrl.scala 27:20]
|
|
node out_id_26 = mux(_T_2018, level_intpend_id[2][1], level_intpend_id[2][0]) @[pic_ctrl.scala 27:9]
|
|
node _T_2019 = lt(level_intpend_w_prior_en[2][0], level_intpend_w_prior_en[2][1]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_26 = mux(_T_2019, level_intpend_w_prior_en[2][1], level_intpend_w_prior_en[2][0]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[3][0] <= out_id_26 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[3][0] <= out_priority_26 @[pic_ctrl.scala 249:43]
|
|
node _T_2020 = lt(level_intpend_w_prior_en[2][2], level_intpend_w_prior_en[2][3]) @[pic_ctrl.scala 27:20]
|
|
node out_id_27 = mux(_T_2020, level_intpend_id[2][3], level_intpend_id[2][2]) @[pic_ctrl.scala 27:9]
|
|
node _T_2021 = lt(level_intpend_w_prior_en[2][2], level_intpend_w_prior_en[2][3]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_27 = mux(_T_2021, level_intpend_w_prior_en[2][3], level_intpend_w_prior_en[2][2]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[3][1] <= out_id_27 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[3][1] <= out_priority_27 @[pic_ctrl.scala 249:43]
|
|
node _T_2022 = lt(level_intpend_w_prior_en[2][4], level_intpend_w_prior_en[2][5]) @[pic_ctrl.scala 27:20]
|
|
node out_id_28 = mux(_T_2022, level_intpend_id[2][5], level_intpend_id[2][4]) @[pic_ctrl.scala 27:9]
|
|
node _T_2023 = lt(level_intpend_w_prior_en[2][4], level_intpend_w_prior_en[2][5]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_28 = mux(_T_2023, level_intpend_w_prior_en[2][5], level_intpend_w_prior_en[2][4]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[3][2] <= out_id_28 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[3][2] <= out_priority_28 @[pic_ctrl.scala 249:43]
|
|
node _T_2024 = lt(level_intpend_w_prior_en[2][6], level_intpend_w_prior_en[2][7]) @[pic_ctrl.scala 27:20]
|
|
node out_id_29 = mux(_T_2024, level_intpend_id[2][7], level_intpend_id[2][6]) @[pic_ctrl.scala 27:9]
|
|
node _T_2025 = lt(level_intpend_w_prior_en[2][6], level_intpend_w_prior_en[2][7]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_29 = mux(_T_2025, level_intpend_w_prior_en[2][7], level_intpend_w_prior_en[2][6]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[3][3] <= out_id_29 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[3][3] <= out_priority_29 @[pic_ctrl.scala 249:43]
|
|
level_intpend_w_prior_en[3][5] <= UInt<1>("h00") @[pic_ctrl.scala 244:46]
|
|
level_intpend_id[3][5] <= UInt<1>("h00") @[pic_ctrl.scala 245:46]
|
|
node _T_2026 = lt(level_intpend_w_prior_en[2][8], level_intpend_w_prior_en[2][9]) @[pic_ctrl.scala 27:20]
|
|
node out_id_30 = mux(_T_2026, level_intpend_id[2][9], level_intpend_id[2][8]) @[pic_ctrl.scala 27:9]
|
|
node _T_2027 = lt(level_intpend_w_prior_en[2][8], level_intpend_w_prior_en[2][9]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_30 = mux(_T_2027, level_intpend_w_prior_en[2][9], level_intpend_w_prior_en[2][8]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[3][4] <= out_id_30 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[3][4] <= out_priority_30 @[pic_ctrl.scala 249:43]
|
|
node _T_2028 = lt(level_intpend_w_prior_en[3][0], level_intpend_w_prior_en[3][1]) @[pic_ctrl.scala 27:20]
|
|
node out_id_31 = mux(_T_2028, level_intpend_id[3][1], level_intpend_id[3][0]) @[pic_ctrl.scala 27:9]
|
|
node _T_2029 = lt(level_intpend_w_prior_en[3][0], level_intpend_w_prior_en[3][1]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_31 = mux(_T_2029, level_intpend_w_prior_en[3][1], level_intpend_w_prior_en[3][0]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[4][0] <= out_id_31 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[4][0] <= out_priority_31 @[pic_ctrl.scala 249:43]
|
|
node _T_2030 = lt(level_intpend_w_prior_en[3][2], level_intpend_w_prior_en[3][3]) @[pic_ctrl.scala 27:20]
|
|
node out_id_32 = mux(_T_2030, level_intpend_id[3][3], level_intpend_id[3][2]) @[pic_ctrl.scala 27:9]
|
|
node _T_2031 = lt(level_intpend_w_prior_en[3][2], level_intpend_w_prior_en[3][3]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_32 = mux(_T_2031, level_intpend_w_prior_en[3][3], level_intpend_w_prior_en[3][2]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[4][1] <= out_id_32 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[4][1] <= out_priority_32 @[pic_ctrl.scala 249:43]
|
|
level_intpend_w_prior_en[4][3] <= UInt<1>("h00") @[pic_ctrl.scala 244:46]
|
|
level_intpend_id[4][3] <= UInt<1>("h00") @[pic_ctrl.scala 245:46]
|
|
node _T_2032 = lt(level_intpend_w_prior_en[3][4], level_intpend_w_prior_en[3][5]) @[pic_ctrl.scala 27:20]
|
|
node out_id_33 = mux(_T_2032, level_intpend_id[3][5], level_intpend_id[3][4]) @[pic_ctrl.scala 27:9]
|
|
node _T_2033 = lt(level_intpend_w_prior_en[3][4], level_intpend_w_prior_en[3][5]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_33 = mux(_T_2033, level_intpend_w_prior_en[3][5], level_intpend_w_prior_en[3][4]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[4][2] <= out_id_33 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[4][2] <= out_priority_33 @[pic_ctrl.scala 249:43]
|
|
node _T_2034 = lt(level_intpend_w_prior_en[4][0], level_intpend_w_prior_en[4][1]) @[pic_ctrl.scala 27:20]
|
|
node out_id_34 = mux(_T_2034, level_intpend_id[4][1], level_intpend_id[4][0]) @[pic_ctrl.scala 27:9]
|
|
node _T_2035 = lt(level_intpend_w_prior_en[4][0], level_intpend_w_prior_en[4][1]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_34 = mux(_T_2035, level_intpend_w_prior_en[4][1], level_intpend_w_prior_en[4][0]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[5][0] <= out_id_34 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[5][0] <= out_priority_34 @[pic_ctrl.scala 249:43]
|
|
level_intpend_w_prior_en[5][2] <= UInt<1>("h00") @[pic_ctrl.scala 244:46]
|
|
level_intpend_id[5][2] <= UInt<1>("h00") @[pic_ctrl.scala 245:46]
|
|
node _T_2036 = lt(level_intpend_w_prior_en[4][2], level_intpend_w_prior_en[4][3]) @[pic_ctrl.scala 27:20]
|
|
node out_id_35 = mux(_T_2036, level_intpend_id[4][3], level_intpend_id[4][2]) @[pic_ctrl.scala 27:9]
|
|
node _T_2037 = lt(level_intpend_w_prior_en[4][2], level_intpend_w_prior_en[4][3]) @[pic_ctrl.scala 27:60]
|
|
node out_priority_35 = mux(_T_2037, level_intpend_w_prior_en[4][3], level_intpend_w_prior_en[4][2]) @[pic_ctrl.scala 27:49]
|
|
level_intpend_id[5][1] <= out_id_35 @[pic_ctrl.scala 248:43]
|
|
level_intpend_w_prior_en[5][1] <= out_priority_35 @[pic_ctrl.scala 249:43]
|
|
claimid_in <= level_intpend_id[5][0] @[pic_ctrl.scala 252:29]
|
|
selected_int_priority <= level_intpend_w_prior_en[5][0] @[pic_ctrl.scala 253:29]
|
|
node config_reg_we = and(waddr_config_pic_match, picm_wren_ff) @[pic_ctrl.scala 265:47]
|
|
node config_reg_re = and(raddr_config_pic_match, picm_rden_ff) @[pic_ctrl.scala 266:47]
|
|
node config_reg_in = bits(picm_wr_data_ff, 0, 0) @[pic_ctrl.scala 267:39]
|
|
node _T_2038 = bits(config_reg_we, 0, 0) @[pic_ctrl.scala 268:82]
|
|
reg _T_2039 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
|
|
when _T_2038 : @[Reg.scala 28:19]
|
|
_T_2039 <= config_reg_in @[Reg.scala 28:23]
|
|
skip @[Reg.scala 28:19]
|
|
config_reg <= _T_2039 @[pic_ctrl.scala 268:37]
|
|
intpriord <= config_reg @[pic_ctrl.scala 269:14]
|
|
node _T_2040 = bits(intpriord, 0, 0) @[pic_ctrl.scala 277:31]
|
|
node _T_2041 = not(selected_int_priority) @[pic_ctrl.scala 277:38]
|
|
node pl_in_q = mux(_T_2040, _T_2041, selected_int_priority) @[pic_ctrl.scala 277:20]
|
|
reg _T_2042 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 278:59]
|
|
_T_2042 <= claimid_in @[pic_ctrl.scala 278:59]
|
|
io.dec_pic.pic_claimid <= _T_2042 @[pic_ctrl.scala 278:49]
|
|
reg _T_2043 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 279:54]
|
|
_T_2043 <= pl_in_q @[pic_ctrl.scala 279:54]
|
|
io.dec_pic.pic_pl <= _T_2043 @[pic_ctrl.scala 279:44]
|
|
node _T_2044 = bits(intpriord, 0, 0) @[pic_ctrl.scala 280:33]
|
|
node _T_2045 = not(io.dec_pic.dec_tlu_meipt) @[pic_ctrl.scala 280:40]
|
|
node meipt_inv = mux(_T_2044, _T_2045, io.dec_pic.dec_tlu_meipt) @[pic_ctrl.scala 280:22]
|
|
node _T_2046 = bits(intpriord, 0, 0) @[pic_ctrl.scala 281:36]
|
|
node _T_2047 = not(io.dec_pic.dec_tlu_meicurpl) @[pic_ctrl.scala 281:43]
|
|
node meicurpl_inv = mux(_T_2046, _T_2047, io.dec_pic.dec_tlu_meicurpl) @[pic_ctrl.scala 281:25]
|
|
node _T_2048 = gt(selected_int_priority, meipt_inv) @[pic_ctrl.scala 282:47]
|
|
node _T_2049 = gt(selected_int_priority, meicurpl_inv) @[pic_ctrl.scala 282:86]
|
|
node mexintpend_in = and(_T_2048, _T_2049) @[pic_ctrl.scala 282:60]
|
|
reg _T_2050 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 283:58]
|
|
_T_2050 <= mexintpend_in @[pic_ctrl.scala 283:58]
|
|
io.dec_pic.mexintpend <= _T_2050 @[pic_ctrl.scala 283:25]
|
|
node _T_2051 = bits(intpriord, 0, 0) @[pic_ctrl.scala 284:30]
|
|
node maxint = mux(_T_2051, UInt<1>("h00"), UInt<4>("h0f")) @[pic_ctrl.scala 284:19]
|
|
node mhwakeup_in = eq(pl_in_q, maxint) @[pic_ctrl.scala 285:29]
|
|
reg _T_2052 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[pic_ctrl.scala 286:56]
|
|
_T_2052 <= mhwakeup_in @[pic_ctrl.scala 286:56]
|
|
io.dec_pic.mhwakeup <= _T_2052 @[pic_ctrl.scala 286:23]
|
|
node intpend_reg_read = and(addr_intpend_base_match, picm_rden_ff) @[pic_ctrl.scala 292:60]
|
|
node intpriority_reg_read = and(raddr_intpriority_base_match, picm_rden_ff) @[pic_ctrl.scala 293:60]
|
|
node intenable_reg_read = and(raddr_intenable_base_match, picm_rden_ff) @[pic_ctrl.scala 294:60]
|
|
node gw_config_reg_read = and(raddr_config_gw_base_match, picm_rden_ff) @[pic_ctrl.scala 295:60]
|
|
node _T_2053 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2054 = cat(extintsrc_req_gw_31, extintsrc_req_gw_30) @[Cat.scala 29:58]
|
|
node _T_2055 = cat(_T_2054, extintsrc_req_gw_29) @[Cat.scala 29:58]
|
|
node _T_2056 = cat(_T_2055, extintsrc_req_gw_28) @[Cat.scala 29:58]
|
|
node _T_2057 = cat(_T_2056, extintsrc_req_gw_27) @[Cat.scala 29:58]
|
|
node _T_2058 = cat(_T_2057, extintsrc_req_gw_26) @[Cat.scala 29:58]
|
|
node _T_2059 = cat(_T_2058, extintsrc_req_gw_25) @[Cat.scala 29:58]
|
|
node _T_2060 = cat(_T_2059, extintsrc_req_gw_24) @[Cat.scala 29:58]
|
|
node _T_2061 = cat(_T_2060, extintsrc_req_gw_23) @[Cat.scala 29:58]
|
|
node _T_2062 = cat(_T_2061, extintsrc_req_gw_22) @[Cat.scala 29:58]
|
|
node _T_2063 = cat(_T_2062, extintsrc_req_gw_21) @[Cat.scala 29:58]
|
|
node _T_2064 = cat(_T_2063, extintsrc_req_gw_20) @[Cat.scala 29:58]
|
|
node _T_2065 = cat(_T_2064, extintsrc_req_gw_19) @[Cat.scala 29:58]
|
|
node _T_2066 = cat(_T_2065, extintsrc_req_gw_18) @[Cat.scala 29:58]
|
|
node _T_2067 = cat(_T_2066, extintsrc_req_gw_17) @[Cat.scala 29:58]
|
|
node _T_2068 = cat(_T_2067, extintsrc_req_gw_16) @[Cat.scala 29:58]
|
|
node _T_2069 = cat(_T_2068, extintsrc_req_gw_15) @[Cat.scala 29:58]
|
|
node _T_2070 = cat(_T_2069, extintsrc_req_gw_14) @[Cat.scala 29:58]
|
|
node _T_2071 = cat(_T_2070, extintsrc_req_gw_13) @[Cat.scala 29:58]
|
|
node _T_2072 = cat(_T_2071, extintsrc_req_gw_12) @[Cat.scala 29:58]
|
|
node _T_2073 = cat(_T_2072, extintsrc_req_gw_11) @[Cat.scala 29:58]
|
|
node _T_2074 = cat(_T_2073, extintsrc_req_gw_10) @[Cat.scala 29:58]
|
|
node _T_2075 = cat(_T_2074, extintsrc_req_gw_9) @[Cat.scala 29:58]
|
|
node _T_2076 = cat(_T_2075, extintsrc_req_gw_8) @[Cat.scala 29:58]
|
|
node _T_2077 = cat(_T_2076, extintsrc_req_gw_7) @[Cat.scala 29:58]
|
|
node _T_2078 = cat(_T_2077, extintsrc_req_gw_6) @[Cat.scala 29:58]
|
|
node _T_2079 = cat(_T_2078, extintsrc_req_gw_5) @[Cat.scala 29:58]
|
|
node _T_2080 = cat(_T_2079, extintsrc_req_gw_4) @[Cat.scala 29:58]
|
|
node _T_2081 = cat(_T_2080, extintsrc_req_gw_3) @[Cat.scala 29:58]
|
|
node _T_2082 = cat(_T_2081, extintsrc_req_gw_2) @[Cat.scala 29:58]
|
|
node _T_2083 = cat(_T_2082, extintsrc_req_gw_1) @[Cat.scala 29:58]
|
|
node _T_2084 = cat(_T_2083, UInt<1>("h00")) @[Cat.scala 29:58]
|
|
node _T_2085 = cat(_T_2053, _T_2084) @[Cat.scala 29:58]
|
|
intpend_reg_extended <= _T_2085 @[pic_ctrl.scala 297:25]
|
|
wire intpend_rd_part_out : UInt<32>[2] @[pic_ctrl.scala 299:33]
|
|
node _T_2086 = bits(picm_raddr_ff, 5, 2) @[pic_ctrl.scala 300:99]
|
|
node _T_2087 = eq(_T_2086, UInt<1>("h00")) @[pic_ctrl.scala 300:105]
|
|
node _T_2088 = and(intpend_reg_read, _T_2087) @[pic_ctrl.scala 300:83]
|
|
node _T_2089 = bits(_T_2088, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_2090 = mux(_T_2089, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2091 = bits(intpend_reg_extended, 31, 0) @[pic_ctrl.scala 300:143]
|
|
node _T_2092 = and(_T_2090, _T_2091) @[pic_ctrl.scala 300:121]
|
|
intpend_rd_part_out[0] <= _T_2092 @[pic_ctrl.scala 300:54]
|
|
node _T_2093 = bits(picm_raddr_ff, 5, 2) @[pic_ctrl.scala 300:99]
|
|
node _T_2094 = eq(_T_2093, UInt<1>("h01")) @[pic_ctrl.scala 300:105]
|
|
node _T_2095 = and(intpend_reg_read, _T_2094) @[pic_ctrl.scala 300:83]
|
|
node _T_2096 = bits(_T_2095, 0, 0) @[Bitwise.scala 72:15]
|
|
node _T_2097 = mux(_T_2096, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2098 = bits(intpend_reg_extended, 63, 32) @[pic_ctrl.scala 300:143]
|
|
node _T_2099 = and(_T_2097, _T_2098) @[pic_ctrl.scala 300:121]
|
|
intpend_rd_part_out[1] <= _T_2099 @[pic_ctrl.scala 300:54]
|
|
node _T_2100 = or(intpend_rd_part_out[0], intpend_rd_part_out[1]) @[pic_ctrl.scala 301:58]
|
|
intpend_rd_out <= _T_2100 @[pic_ctrl.scala 301:26]
|
|
node _T_2101 = bits(intenable_reg_re_1, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2102 = bits(intenable_reg_re_2, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2103 = bits(intenable_reg_re_3, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2104 = bits(intenable_reg_re_4, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2105 = bits(intenable_reg_re_5, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2106 = bits(intenable_reg_re_6, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2107 = bits(intenable_reg_re_7, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2108 = bits(intenable_reg_re_8, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2109 = bits(intenable_reg_re_9, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2110 = bits(intenable_reg_re_10, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2111 = bits(intenable_reg_re_11, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2112 = bits(intenable_reg_re_12, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2113 = bits(intenable_reg_re_13, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2114 = bits(intenable_reg_re_14, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2115 = bits(intenable_reg_re_15, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2116 = bits(intenable_reg_re_16, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2117 = bits(intenable_reg_re_17, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2118 = bits(intenable_reg_re_18, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2119 = bits(intenable_reg_re_19, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2120 = bits(intenable_reg_re_20, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2121 = bits(intenable_reg_re_21, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2122 = bits(intenable_reg_re_22, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2123 = bits(intenable_reg_re_23, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2124 = bits(intenable_reg_re_24, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2125 = bits(intenable_reg_re_25, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2126 = bits(intenable_reg_re_26, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2127 = bits(intenable_reg_re_27, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2128 = bits(intenable_reg_re_28, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2129 = bits(intenable_reg_re_29, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2130 = bits(intenable_reg_re_30, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2131 = bits(intenable_reg_re_31, 0, 0) @[pic_ctrl.scala 303:97]
|
|
node _T_2132 = mux(_T_2131, intenable_reg[31], UInt<1>("h00")) @[Mux.scala 98:16]
|
|
node _T_2133 = mux(_T_2130, intenable_reg[30], _T_2132) @[Mux.scala 98:16]
|
|
node _T_2134 = mux(_T_2129, intenable_reg[29], _T_2133) @[Mux.scala 98:16]
|
|
node _T_2135 = mux(_T_2128, intenable_reg[28], _T_2134) @[Mux.scala 98:16]
|
|
node _T_2136 = mux(_T_2127, intenable_reg[27], _T_2135) @[Mux.scala 98:16]
|
|
node _T_2137 = mux(_T_2126, intenable_reg[26], _T_2136) @[Mux.scala 98:16]
|
|
node _T_2138 = mux(_T_2125, intenable_reg[25], _T_2137) @[Mux.scala 98:16]
|
|
node _T_2139 = mux(_T_2124, intenable_reg[24], _T_2138) @[Mux.scala 98:16]
|
|
node _T_2140 = mux(_T_2123, intenable_reg[23], _T_2139) @[Mux.scala 98:16]
|
|
node _T_2141 = mux(_T_2122, intenable_reg[22], _T_2140) @[Mux.scala 98:16]
|
|
node _T_2142 = mux(_T_2121, intenable_reg[21], _T_2141) @[Mux.scala 98:16]
|
|
node _T_2143 = mux(_T_2120, intenable_reg[20], _T_2142) @[Mux.scala 98:16]
|
|
node _T_2144 = mux(_T_2119, intenable_reg[19], _T_2143) @[Mux.scala 98:16]
|
|
node _T_2145 = mux(_T_2118, intenable_reg[18], _T_2144) @[Mux.scala 98:16]
|
|
node _T_2146 = mux(_T_2117, intenable_reg[17], _T_2145) @[Mux.scala 98:16]
|
|
node _T_2147 = mux(_T_2116, intenable_reg[16], _T_2146) @[Mux.scala 98:16]
|
|
node _T_2148 = mux(_T_2115, intenable_reg[15], _T_2147) @[Mux.scala 98:16]
|
|
node _T_2149 = mux(_T_2114, intenable_reg[14], _T_2148) @[Mux.scala 98:16]
|
|
node _T_2150 = mux(_T_2113, intenable_reg[13], _T_2149) @[Mux.scala 98:16]
|
|
node _T_2151 = mux(_T_2112, intenable_reg[12], _T_2150) @[Mux.scala 98:16]
|
|
node _T_2152 = mux(_T_2111, intenable_reg[11], _T_2151) @[Mux.scala 98:16]
|
|
node _T_2153 = mux(_T_2110, intenable_reg[10], _T_2152) @[Mux.scala 98:16]
|
|
node _T_2154 = mux(_T_2109, intenable_reg[9], _T_2153) @[Mux.scala 98:16]
|
|
node _T_2155 = mux(_T_2108, intenable_reg[8], _T_2154) @[Mux.scala 98:16]
|
|
node _T_2156 = mux(_T_2107, intenable_reg[7], _T_2155) @[Mux.scala 98:16]
|
|
node _T_2157 = mux(_T_2106, intenable_reg[6], _T_2156) @[Mux.scala 98:16]
|
|
node _T_2158 = mux(_T_2105, intenable_reg[5], _T_2157) @[Mux.scala 98:16]
|
|
node _T_2159 = mux(_T_2104, intenable_reg[4], _T_2158) @[Mux.scala 98:16]
|
|
node _T_2160 = mux(_T_2103, intenable_reg[3], _T_2159) @[Mux.scala 98:16]
|
|
node _T_2161 = mux(_T_2102, intenable_reg[2], _T_2160) @[Mux.scala 98:16]
|
|
node _T_2162 = mux(_T_2101, intenable_reg[1], _T_2161) @[Mux.scala 98:16]
|
|
node intenable_rd_out = mux(UInt<1>("h00"), intenable_reg[0], _T_2162) @[Mux.scala 98:16]
|
|
node _T_2163 = bits(intpriority_reg_re_1, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2164 = bits(intpriority_reg_re_2, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2165 = bits(intpriority_reg_re_3, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2166 = bits(intpriority_reg_re_4, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2167 = bits(intpriority_reg_re_5, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2168 = bits(intpriority_reg_re_6, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2169 = bits(intpriority_reg_re_7, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2170 = bits(intpriority_reg_re_8, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2171 = bits(intpriority_reg_re_9, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2172 = bits(intpriority_reg_re_10, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2173 = bits(intpriority_reg_re_11, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2174 = bits(intpriority_reg_re_12, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2175 = bits(intpriority_reg_re_13, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2176 = bits(intpriority_reg_re_14, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2177 = bits(intpriority_reg_re_15, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2178 = bits(intpriority_reg_re_16, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2179 = bits(intpriority_reg_re_17, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2180 = bits(intpriority_reg_re_18, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2181 = bits(intpriority_reg_re_19, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2182 = bits(intpriority_reg_re_20, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2183 = bits(intpriority_reg_re_21, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2184 = bits(intpriority_reg_re_22, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2185 = bits(intpriority_reg_re_23, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2186 = bits(intpriority_reg_re_24, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2187 = bits(intpriority_reg_re_25, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2188 = bits(intpriority_reg_re_26, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2189 = bits(intpriority_reg_re_27, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2190 = bits(intpriority_reg_re_28, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2191 = bits(intpriority_reg_re_29, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2192 = bits(intpriority_reg_re_30, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2193 = bits(intpriority_reg_re_31, 0, 0) @[pic_ctrl.scala 304:102]
|
|
node _T_2194 = mux(_T_2193, intpriority_reg[31], UInt<1>("h00")) @[Mux.scala 98:16]
|
|
node _T_2195 = mux(_T_2192, intpriority_reg[30], _T_2194) @[Mux.scala 98:16]
|
|
node _T_2196 = mux(_T_2191, intpriority_reg[29], _T_2195) @[Mux.scala 98:16]
|
|
node _T_2197 = mux(_T_2190, intpriority_reg[28], _T_2196) @[Mux.scala 98:16]
|
|
node _T_2198 = mux(_T_2189, intpriority_reg[27], _T_2197) @[Mux.scala 98:16]
|
|
node _T_2199 = mux(_T_2188, intpriority_reg[26], _T_2198) @[Mux.scala 98:16]
|
|
node _T_2200 = mux(_T_2187, intpriority_reg[25], _T_2199) @[Mux.scala 98:16]
|
|
node _T_2201 = mux(_T_2186, intpriority_reg[24], _T_2200) @[Mux.scala 98:16]
|
|
node _T_2202 = mux(_T_2185, intpriority_reg[23], _T_2201) @[Mux.scala 98:16]
|
|
node _T_2203 = mux(_T_2184, intpriority_reg[22], _T_2202) @[Mux.scala 98:16]
|
|
node _T_2204 = mux(_T_2183, intpriority_reg[21], _T_2203) @[Mux.scala 98:16]
|
|
node _T_2205 = mux(_T_2182, intpriority_reg[20], _T_2204) @[Mux.scala 98:16]
|
|
node _T_2206 = mux(_T_2181, intpriority_reg[19], _T_2205) @[Mux.scala 98:16]
|
|
node _T_2207 = mux(_T_2180, intpriority_reg[18], _T_2206) @[Mux.scala 98:16]
|
|
node _T_2208 = mux(_T_2179, intpriority_reg[17], _T_2207) @[Mux.scala 98:16]
|
|
node _T_2209 = mux(_T_2178, intpriority_reg[16], _T_2208) @[Mux.scala 98:16]
|
|
node _T_2210 = mux(_T_2177, intpriority_reg[15], _T_2209) @[Mux.scala 98:16]
|
|
node _T_2211 = mux(_T_2176, intpriority_reg[14], _T_2210) @[Mux.scala 98:16]
|
|
node _T_2212 = mux(_T_2175, intpriority_reg[13], _T_2211) @[Mux.scala 98:16]
|
|
node _T_2213 = mux(_T_2174, intpriority_reg[12], _T_2212) @[Mux.scala 98:16]
|
|
node _T_2214 = mux(_T_2173, intpriority_reg[11], _T_2213) @[Mux.scala 98:16]
|
|
node _T_2215 = mux(_T_2172, intpriority_reg[10], _T_2214) @[Mux.scala 98:16]
|
|
node _T_2216 = mux(_T_2171, intpriority_reg[9], _T_2215) @[Mux.scala 98:16]
|
|
node _T_2217 = mux(_T_2170, intpriority_reg[8], _T_2216) @[Mux.scala 98:16]
|
|
node _T_2218 = mux(_T_2169, intpriority_reg[7], _T_2217) @[Mux.scala 98:16]
|
|
node _T_2219 = mux(_T_2168, intpriority_reg[6], _T_2218) @[Mux.scala 98:16]
|
|
node _T_2220 = mux(_T_2167, intpriority_reg[5], _T_2219) @[Mux.scala 98:16]
|
|
node _T_2221 = mux(_T_2166, intpriority_reg[4], _T_2220) @[Mux.scala 98:16]
|
|
node _T_2222 = mux(_T_2165, intpriority_reg[3], _T_2221) @[Mux.scala 98:16]
|
|
node _T_2223 = mux(_T_2164, intpriority_reg[2], _T_2222) @[Mux.scala 98:16]
|
|
node _T_2224 = mux(_T_2163, intpriority_reg[1], _T_2223) @[Mux.scala 98:16]
|
|
node intpriority_rd_out = mux(UInt<1>("h00"), intpriority_reg[0], _T_2224) @[Mux.scala 98:16]
|
|
node _T_2225 = bits(gw_config_reg_re_1, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2226 = bits(gw_config_reg_re_2, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2227 = bits(gw_config_reg_re_3, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2228 = bits(gw_config_reg_re_4, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2229 = bits(gw_config_reg_re_5, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2230 = bits(gw_config_reg_re_6, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2231 = bits(gw_config_reg_re_7, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2232 = bits(gw_config_reg_re_8, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2233 = bits(gw_config_reg_re_9, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2234 = bits(gw_config_reg_re_10, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2235 = bits(gw_config_reg_re_11, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2236 = bits(gw_config_reg_re_12, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2237 = bits(gw_config_reg_re_13, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2238 = bits(gw_config_reg_re_14, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2239 = bits(gw_config_reg_re_15, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2240 = bits(gw_config_reg_re_16, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2241 = bits(gw_config_reg_re_17, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2242 = bits(gw_config_reg_re_18, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2243 = bits(gw_config_reg_re_19, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2244 = bits(gw_config_reg_re_20, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2245 = bits(gw_config_reg_re_21, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2246 = bits(gw_config_reg_re_22, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2247 = bits(gw_config_reg_re_23, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2248 = bits(gw_config_reg_re_24, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2249 = bits(gw_config_reg_re_25, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2250 = bits(gw_config_reg_re_26, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2251 = bits(gw_config_reg_re_27, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2252 = bits(gw_config_reg_re_28, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2253 = bits(gw_config_reg_re_29, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2254 = bits(gw_config_reg_re_30, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2255 = bits(gw_config_reg_re_31, 0, 0) @[pic_ctrl.scala 305:100]
|
|
node _T_2256 = mux(_T_2255, gw_config_reg[31], UInt<1>("h00")) @[Mux.scala 98:16]
|
|
node _T_2257 = mux(_T_2254, gw_config_reg[30], _T_2256) @[Mux.scala 98:16]
|
|
node _T_2258 = mux(_T_2253, gw_config_reg[29], _T_2257) @[Mux.scala 98:16]
|
|
node _T_2259 = mux(_T_2252, gw_config_reg[28], _T_2258) @[Mux.scala 98:16]
|
|
node _T_2260 = mux(_T_2251, gw_config_reg[27], _T_2259) @[Mux.scala 98:16]
|
|
node _T_2261 = mux(_T_2250, gw_config_reg[26], _T_2260) @[Mux.scala 98:16]
|
|
node _T_2262 = mux(_T_2249, gw_config_reg[25], _T_2261) @[Mux.scala 98:16]
|
|
node _T_2263 = mux(_T_2248, gw_config_reg[24], _T_2262) @[Mux.scala 98:16]
|
|
node _T_2264 = mux(_T_2247, gw_config_reg[23], _T_2263) @[Mux.scala 98:16]
|
|
node _T_2265 = mux(_T_2246, gw_config_reg[22], _T_2264) @[Mux.scala 98:16]
|
|
node _T_2266 = mux(_T_2245, gw_config_reg[21], _T_2265) @[Mux.scala 98:16]
|
|
node _T_2267 = mux(_T_2244, gw_config_reg[20], _T_2266) @[Mux.scala 98:16]
|
|
node _T_2268 = mux(_T_2243, gw_config_reg[19], _T_2267) @[Mux.scala 98:16]
|
|
node _T_2269 = mux(_T_2242, gw_config_reg[18], _T_2268) @[Mux.scala 98:16]
|
|
node _T_2270 = mux(_T_2241, gw_config_reg[17], _T_2269) @[Mux.scala 98:16]
|
|
node _T_2271 = mux(_T_2240, gw_config_reg[16], _T_2270) @[Mux.scala 98:16]
|
|
node _T_2272 = mux(_T_2239, gw_config_reg[15], _T_2271) @[Mux.scala 98:16]
|
|
node _T_2273 = mux(_T_2238, gw_config_reg[14], _T_2272) @[Mux.scala 98:16]
|
|
node _T_2274 = mux(_T_2237, gw_config_reg[13], _T_2273) @[Mux.scala 98:16]
|
|
node _T_2275 = mux(_T_2236, gw_config_reg[12], _T_2274) @[Mux.scala 98:16]
|
|
node _T_2276 = mux(_T_2235, gw_config_reg[11], _T_2275) @[Mux.scala 98:16]
|
|
node _T_2277 = mux(_T_2234, gw_config_reg[10], _T_2276) @[Mux.scala 98:16]
|
|
node _T_2278 = mux(_T_2233, gw_config_reg[9], _T_2277) @[Mux.scala 98:16]
|
|
node _T_2279 = mux(_T_2232, gw_config_reg[8], _T_2278) @[Mux.scala 98:16]
|
|
node _T_2280 = mux(_T_2231, gw_config_reg[7], _T_2279) @[Mux.scala 98:16]
|
|
node _T_2281 = mux(_T_2230, gw_config_reg[6], _T_2280) @[Mux.scala 98:16]
|
|
node _T_2282 = mux(_T_2229, gw_config_reg[5], _T_2281) @[Mux.scala 98:16]
|
|
node _T_2283 = mux(_T_2228, gw_config_reg[4], _T_2282) @[Mux.scala 98:16]
|
|
node _T_2284 = mux(_T_2227, gw_config_reg[3], _T_2283) @[Mux.scala 98:16]
|
|
node _T_2285 = mux(_T_2226, gw_config_reg[2], _T_2284) @[Mux.scala 98:16]
|
|
node _T_2286 = mux(_T_2225, gw_config_reg[1], _T_2285) @[Mux.scala 98:16]
|
|
node gw_config_rd_out = mux(UInt<1>("h00"), gw_config_reg[0], _T_2286) @[Mux.scala 98:16]
|
|
wire picm_rd_data_in : UInt<32>
|
|
picm_rd_data_in <= UInt<1>("h00")
|
|
node _T_2287 = bits(intpend_reg_read, 0, 0) @[pic_ctrl.scala 310:22]
|
|
node _T_2288 = bits(intpriority_reg_read, 0, 0) @[pic_ctrl.scala 311:26]
|
|
node _T_2289 = mux(UInt<1>("h00"), UInt<28>("h0fffffff"), UInt<28>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2290 = cat(_T_2289, intpriority_rd_out) @[Cat.scala 29:58]
|
|
node _T_2291 = bits(intenable_reg_read, 0, 0) @[pic_ctrl.scala 312:24]
|
|
node _T_2292 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2293 = cat(_T_2292, intenable_rd_out) @[Cat.scala 29:58]
|
|
node _T_2294 = bits(gw_config_reg_read, 0, 0) @[pic_ctrl.scala 313:24]
|
|
node _T_2295 = mux(UInt<1>("h00"), UInt<30>("h03fffffff"), UInt<30>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2296 = cat(_T_2295, gw_config_rd_out) @[Cat.scala 29:58]
|
|
node _T_2297 = bits(config_reg_re, 0, 0) @[pic_ctrl.scala 314:19]
|
|
node _T_2298 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2299 = cat(_T_2298, config_reg) @[Cat.scala 29:58]
|
|
node _T_2300 = bits(mask, 3, 3) @[pic_ctrl.scala 315:25]
|
|
node _T_2301 = and(picm_mken_ff, _T_2300) @[pic_ctrl.scala 315:19]
|
|
node _T_2302 = bits(_T_2301, 0, 0) @[pic_ctrl.scala 315:30]
|
|
node _T_2303 = mux(UInt<1>("h00"), UInt<30>("h03fffffff"), UInt<30>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2304 = cat(_T_2303, UInt<2>("h03")) @[Cat.scala 29:58]
|
|
node _T_2305 = bits(mask, 2, 2) @[pic_ctrl.scala 316:25]
|
|
node _T_2306 = and(picm_mken_ff, _T_2305) @[pic_ctrl.scala 316:19]
|
|
node _T_2307 = bits(_T_2306, 0, 0) @[pic_ctrl.scala 316:30]
|
|
node _T_2308 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2309 = cat(_T_2308, UInt<1>("h01")) @[Cat.scala 29:58]
|
|
node _T_2310 = bits(mask, 1, 1) @[pic_ctrl.scala 317:25]
|
|
node _T_2311 = and(picm_mken_ff, _T_2310) @[pic_ctrl.scala 317:19]
|
|
node _T_2312 = bits(_T_2311, 0, 0) @[pic_ctrl.scala 317:30]
|
|
node _T_2313 = mux(UInt<1>("h00"), UInt<28>("h0fffffff"), UInt<28>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2314 = cat(_T_2313, UInt<4>("h0f")) @[Cat.scala 29:58]
|
|
node _T_2315 = bits(mask, 0, 0) @[pic_ctrl.scala 318:25]
|
|
node _T_2316 = and(picm_mken_ff, _T_2315) @[pic_ctrl.scala 318:19]
|
|
node _T_2317 = bits(_T_2316, 0, 0) @[pic_ctrl.scala 318:30]
|
|
node _T_2318 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
|
|
node _T_2319 = mux(_T_2287, intpend_rd_out, UInt<1>("h00")) @[Mux.scala 27:72]
|
|
node _T_2320 = mux(_T_2288, _T_2290, UInt<1>("h00")) @[Mux.scala 27:72]
|
|
node _T_2321 = mux(_T_2291, _T_2293, UInt<1>("h00")) @[Mux.scala 27:72]
|
|
node _T_2322 = mux(_T_2294, _T_2296, UInt<1>("h00")) @[Mux.scala 27:72]
|
|
node _T_2323 = mux(_T_2297, _T_2299, UInt<1>("h00")) @[Mux.scala 27:72]
|
|
node _T_2324 = mux(_T_2302, _T_2304, UInt<1>("h00")) @[Mux.scala 27:72]
|
|
node _T_2325 = mux(_T_2307, _T_2309, UInt<1>("h00")) @[Mux.scala 27:72]
|
|
node _T_2326 = mux(_T_2312, _T_2314, UInt<1>("h00")) @[Mux.scala 27:72]
|
|
node _T_2327 = mux(_T_2317, _T_2318, UInt<1>("h00")) @[Mux.scala 27:72]
|
|
node _T_2328 = or(_T_2319, _T_2320) @[Mux.scala 27:72]
|
|
node _T_2329 = or(_T_2328, _T_2321) @[Mux.scala 27:72]
|
|
node _T_2330 = or(_T_2329, _T_2322) @[Mux.scala 27:72]
|
|
node _T_2331 = or(_T_2330, _T_2323) @[Mux.scala 27:72]
|
|
node _T_2332 = or(_T_2331, _T_2324) @[Mux.scala 27:72]
|
|
node _T_2333 = or(_T_2332, _T_2325) @[Mux.scala 27:72]
|
|
node _T_2334 = or(_T_2333, _T_2326) @[Mux.scala 27:72]
|
|
node _T_2335 = or(_T_2334, _T_2327) @[Mux.scala 27:72]
|
|
wire _T_2336 : UInt<32> @[Mux.scala 27:72]
|
|
_T_2336 <= _T_2335 @[Mux.scala 27:72]
|
|
picm_rd_data_in <= _T_2336 @[pic_ctrl.scala 309:19]
|
|
node _T_2337 = bits(picm_bypass_ff, 0, 0) @[pic_ctrl.scala 321:49]
|
|
node _T_2338 = mux(_T_2337, picm_wr_data_ff, picm_rd_data_in) @[pic_ctrl.scala 321:33]
|
|
io.lsu_pic.picm_rd_data <= _T_2338 @[pic_ctrl.scala 321:27]
|
|
node address = bits(picm_raddr_ff, 14, 0) @[pic_ctrl.scala 322:30]
|
|
mask <= UInt<4>("h01") @[pic_ctrl.scala 324:8]
|
|
node _T_2339 = eq(UInt<15>("h03000"), address) @[Conditional.scala 37:30]
|
|
when _T_2339 : @[Conditional.scala 40:58]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 326:44]
|
|
skip @[Conditional.scala 40:58]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2340 = eq(UInt<15>("h04004"), address) @[Conditional.scala 37:30]
|
|
when _T_2340 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 327:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2341 = eq(UInt<15>("h04008"), address) @[Conditional.scala 37:30]
|
|
when _T_2341 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 328:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2342 = eq(UInt<15>("h0400c"), address) @[Conditional.scala 37:30]
|
|
when _T_2342 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 329:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2343 = eq(UInt<15>("h04010"), address) @[Conditional.scala 37:30]
|
|
when _T_2343 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 330:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2344 = eq(UInt<15>("h04014"), address) @[Conditional.scala 37:30]
|
|
when _T_2344 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 331:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2345 = eq(UInt<15>("h04018"), address) @[Conditional.scala 37:30]
|
|
when _T_2345 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 332:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2346 = eq(UInt<15>("h0401c"), address) @[Conditional.scala 37:30]
|
|
when _T_2346 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 333:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2347 = eq(UInt<15>("h04020"), address) @[Conditional.scala 37:30]
|
|
when _T_2347 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 334:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2348 = eq(UInt<15>("h04024"), address) @[Conditional.scala 37:30]
|
|
when _T_2348 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 335:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2349 = eq(UInt<15>("h04028"), address) @[Conditional.scala 37:30]
|
|
when _T_2349 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 336:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2350 = eq(UInt<15>("h0402c"), address) @[Conditional.scala 37:30]
|
|
when _T_2350 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 337:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2351 = eq(UInt<15>("h04030"), address) @[Conditional.scala 37:30]
|
|
when _T_2351 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 338:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2352 = eq(UInt<15>("h04034"), address) @[Conditional.scala 37:30]
|
|
when _T_2352 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 339:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2353 = eq(UInt<15>("h04038"), address) @[Conditional.scala 37:30]
|
|
when _T_2353 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 340:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2354 = eq(UInt<15>("h0403c"), address) @[Conditional.scala 37:30]
|
|
when _T_2354 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 341:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2355 = eq(UInt<15>("h04040"), address) @[Conditional.scala 37:30]
|
|
when _T_2355 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 342:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2356 = eq(UInt<15>("h04044"), address) @[Conditional.scala 37:30]
|
|
when _T_2356 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 343:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2357 = eq(UInt<15>("h04048"), address) @[Conditional.scala 37:30]
|
|
when _T_2357 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 344:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2358 = eq(UInt<15>("h0404c"), address) @[Conditional.scala 37:30]
|
|
when _T_2358 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 345:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2359 = eq(UInt<15>("h04050"), address) @[Conditional.scala 37:30]
|
|
when _T_2359 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 346:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2360 = eq(UInt<15>("h04054"), address) @[Conditional.scala 37:30]
|
|
when _T_2360 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 347:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2361 = eq(UInt<15>("h04058"), address) @[Conditional.scala 37:30]
|
|
when _T_2361 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 348:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2362 = eq(UInt<15>("h0405c"), address) @[Conditional.scala 37:30]
|
|
when _T_2362 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 349:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2363 = eq(UInt<15>("h04060"), address) @[Conditional.scala 37:30]
|
|
when _T_2363 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 350:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2364 = eq(UInt<15>("h04064"), address) @[Conditional.scala 37:30]
|
|
when _T_2364 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 351:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2365 = eq(UInt<15>("h04068"), address) @[Conditional.scala 37:30]
|
|
when _T_2365 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 352:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2366 = eq(UInt<15>("h0406c"), address) @[Conditional.scala 37:30]
|
|
when _T_2366 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 353:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2367 = eq(UInt<15>("h04070"), address) @[Conditional.scala 37:30]
|
|
when _T_2367 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 354:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2368 = eq(UInt<15>("h04074"), address) @[Conditional.scala 37:30]
|
|
when _T_2368 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 355:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2369 = eq(UInt<15>("h04078"), address) @[Conditional.scala 37:30]
|
|
when _T_2369 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 356:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2370 = eq(UInt<15>("h0407c"), address) @[Conditional.scala 37:30]
|
|
when _T_2370 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h08") @[pic_ctrl.scala 357:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2371 = eq(UInt<15>("h02004"), address) @[Conditional.scala 37:30]
|
|
when _T_2371 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 358:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2372 = eq(UInt<15>("h02008"), address) @[Conditional.scala 37:30]
|
|
when _T_2372 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 359:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2373 = eq(UInt<15>("h0200c"), address) @[Conditional.scala 37:30]
|
|
when _T_2373 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 360:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2374 = eq(UInt<15>("h02010"), address) @[Conditional.scala 37:30]
|
|
when _T_2374 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 361:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2375 = eq(UInt<15>("h02014"), address) @[Conditional.scala 37:30]
|
|
when _T_2375 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 362:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2376 = eq(UInt<15>("h02018"), address) @[Conditional.scala 37:30]
|
|
when _T_2376 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 363:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2377 = eq(UInt<15>("h0201c"), address) @[Conditional.scala 37:30]
|
|
when _T_2377 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 364:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2378 = eq(UInt<15>("h02020"), address) @[Conditional.scala 37:30]
|
|
when _T_2378 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 365:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2379 = eq(UInt<15>("h02024"), address) @[Conditional.scala 37:30]
|
|
when _T_2379 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 366:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2380 = eq(UInt<15>("h02028"), address) @[Conditional.scala 37:30]
|
|
when _T_2380 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 367:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2381 = eq(UInt<15>("h0202c"), address) @[Conditional.scala 37:30]
|
|
when _T_2381 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 368:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2382 = eq(UInt<15>("h02030"), address) @[Conditional.scala 37:30]
|
|
when _T_2382 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 369:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2383 = eq(UInt<15>("h02034"), address) @[Conditional.scala 37:30]
|
|
when _T_2383 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 370:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2384 = eq(UInt<15>("h02038"), address) @[Conditional.scala 37:30]
|
|
when _T_2384 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 371:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2385 = eq(UInt<15>("h0203c"), address) @[Conditional.scala 37:30]
|
|
when _T_2385 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 372:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2386 = eq(UInt<15>("h02040"), address) @[Conditional.scala 37:30]
|
|
when _T_2386 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 373:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2387 = eq(UInt<15>("h02044"), address) @[Conditional.scala 37:30]
|
|
when _T_2387 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 374:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2388 = eq(UInt<15>("h02048"), address) @[Conditional.scala 37:30]
|
|
when _T_2388 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 375:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2389 = eq(UInt<15>("h0204c"), address) @[Conditional.scala 37:30]
|
|
when _T_2389 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 376:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2390 = eq(UInt<15>("h02050"), address) @[Conditional.scala 37:30]
|
|
when _T_2390 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 377:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2391 = eq(UInt<15>("h02054"), address) @[Conditional.scala 37:30]
|
|
when _T_2391 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 378:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2392 = eq(UInt<15>("h02058"), address) @[Conditional.scala 37:30]
|
|
when _T_2392 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 379:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2393 = eq(UInt<15>("h0205c"), address) @[Conditional.scala 37:30]
|
|
when _T_2393 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 380:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2394 = eq(UInt<15>("h02060"), address) @[Conditional.scala 37:30]
|
|
when _T_2394 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 381:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2395 = eq(UInt<15>("h02064"), address) @[Conditional.scala 37:30]
|
|
when _T_2395 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 382:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2396 = eq(UInt<15>("h02068"), address) @[Conditional.scala 37:30]
|
|
when _T_2396 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 383:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2397 = eq(UInt<15>("h0206c"), address) @[Conditional.scala 37:30]
|
|
when _T_2397 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 384:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2398 = eq(UInt<15>("h02070"), address) @[Conditional.scala 37:30]
|
|
when _T_2398 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 385:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2399 = eq(UInt<15>("h02074"), address) @[Conditional.scala 37:30]
|
|
when _T_2399 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 386:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2400 = eq(UInt<15>("h02078"), address) @[Conditional.scala 37:30]
|
|
when _T_2400 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 387:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2401 = eq(UInt<15>("h0207c"), address) @[Conditional.scala 37:30]
|
|
when _T_2401 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h04") @[pic_ctrl.scala 388:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2402 = eq(UInt<15>("h04"), address) @[Conditional.scala 37:30]
|
|
when _T_2402 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 389:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2403 = eq(UInt<15>("h08"), address) @[Conditional.scala 37:30]
|
|
when _T_2403 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 390:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2404 = eq(UInt<15>("h0c"), address) @[Conditional.scala 37:30]
|
|
when _T_2404 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 391:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2405 = eq(UInt<15>("h010"), address) @[Conditional.scala 37:30]
|
|
when _T_2405 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 392:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2406 = eq(UInt<15>("h014"), address) @[Conditional.scala 37:30]
|
|
when _T_2406 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 393:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2407 = eq(UInt<15>("h018"), address) @[Conditional.scala 37:30]
|
|
when _T_2407 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 394:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2408 = eq(UInt<15>("h01c"), address) @[Conditional.scala 37:30]
|
|
when _T_2408 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 395:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2409 = eq(UInt<15>("h020"), address) @[Conditional.scala 37:30]
|
|
when _T_2409 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 396:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2410 = eq(UInt<15>("h024"), address) @[Conditional.scala 37:30]
|
|
when _T_2410 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 397:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2411 = eq(UInt<15>("h028"), address) @[Conditional.scala 37:30]
|
|
when _T_2411 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 398:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2412 = eq(UInt<15>("h02c"), address) @[Conditional.scala 37:30]
|
|
when _T_2412 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 399:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2413 = eq(UInt<15>("h030"), address) @[Conditional.scala 37:30]
|
|
when _T_2413 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 400:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2414 = eq(UInt<15>("h034"), address) @[Conditional.scala 37:30]
|
|
when _T_2414 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 401:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2415 = eq(UInt<15>("h038"), address) @[Conditional.scala 37:30]
|
|
when _T_2415 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 402:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2416 = eq(UInt<15>("h03c"), address) @[Conditional.scala 37:30]
|
|
when _T_2416 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 403:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2417 = eq(UInt<15>("h040"), address) @[Conditional.scala 37:30]
|
|
when _T_2417 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 404:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2418 = eq(UInt<15>("h044"), address) @[Conditional.scala 37:30]
|
|
when _T_2418 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 405:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2419 = eq(UInt<15>("h048"), address) @[Conditional.scala 37:30]
|
|
when _T_2419 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 406:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2420 = eq(UInt<15>("h04c"), address) @[Conditional.scala 37:30]
|
|
when _T_2420 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 407:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2421 = eq(UInt<15>("h050"), address) @[Conditional.scala 37:30]
|
|
when _T_2421 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 408:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2422 = eq(UInt<15>("h054"), address) @[Conditional.scala 37:30]
|
|
when _T_2422 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 409:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2423 = eq(UInt<15>("h058"), address) @[Conditional.scala 37:30]
|
|
when _T_2423 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 410:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2424 = eq(UInt<15>("h05c"), address) @[Conditional.scala 37:30]
|
|
when _T_2424 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 411:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2425 = eq(UInt<15>("h060"), address) @[Conditional.scala 37:30]
|
|
when _T_2425 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 412:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2426 = eq(UInt<15>("h064"), address) @[Conditional.scala 37:30]
|
|
when _T_2426 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 413:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2427 = eq(UInt<15>("h068"), address) @[Conditional.scala 37:30]
|
|
when _T_2427 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 414:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2428 = eq(UInt<15>("h06c"), address) @[Conditional.scala 37:30]
|
|
when _T_2428 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 415:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2429 = eq(UInt<15>("h070"), address) @[Conditional.scala 37:30]
|
|
when _T_2429 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 416:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2430 = eq(UInt<15>("h074"), address) @[Conditional.scala 37:30]
|
|
when _T_2430 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 417:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2431 = eq(UInt<15>("h078"), address) @[Conditional.scala 37:30]
|
|
when _T_2431 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 418:44]
|
|
skip @[Conditional.scala 39:67]
|
|
else : @[Conditional.scala 39:67]
|
|
node _T_2432 = eq(UInt<15>("h07c"), address) @[Conditional.scala 37:30]
|
|
when _T_2432 : @[Conditional.scala 39:67]
|
|
mask <= UInt<4>("h02") @[pic_ctrl.scala 419:44]
|
|
skip @[Conditional.scala 39:67]
|
|
|