colin
/
risc-v-tlm
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

added memory map

This commit is contained in:
mariusmonton 2019-04-10 11:16:14 +02:00
parent 471d2c045f
commit 1d1c1b0931
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
README.md
View File

@ -19,6 +19,7 @@ Table of Contents
* [Table of Contents](./README.md#table-of-contents) * [Table of Contents](./README.md#table-of-contents)
* [Description](./README.md#description) * [Description](./README.md#description)
* [Structure](./README.md#structure) * [Structure](./README.md#structure)
* [Memory Map](./README.md#memory-map)
* [TODO](./README.md#todo) * [TODO](./README.md#todo)
* [Compile](./README.md#compile) * [Compile](./README.md#compile)
* [Docker container](./README.md#docker-container) * [Docker container](./README.md#docker-container)
@ -65,6 +66,16 @@ i5-5200<span>@</span>2.2Ghz
![Modules' hierarchy](https://github.com/mariusmm/RISC-V-TLM/blob/master/doc/Hierarchy.png) ![Modules' hierarchy](https://github.com/mariusmm/RISC-V-TLM/blob/master/doc/Hierarchy.png)
### Memory map
| Base | Module | Description |
| ---- | :----: | ---- |
| 0x40000000 | Trace | Output data directly to stdout |
| 0x40004000 | Timer | LSB Timer |
| 0x40004004 | Timer | MSB Timer |
| 0x40004008 | Timer | MSB Timer Comparator |
| 0x4000400C | Timer | LSB Timer Comparator |
## TODO ## TODO
This is a preliminar and incomplete version. This is a preliminar and incomplete version.