colin
/
risc-v-tlm
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add Debug documentation, new program argument

This commit is contained in:
Màrius Montón 2021-02-21 15:48:13 +01:00
parent 7336dc8b84
commit 5508bb2bbd
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
README.md
View File

@ -54,6 +54,7 @@ Brief description of the modules:
* BusCtrl: Simple bus manager
* Trace: Simple trace peripheral
* Timer: Simple IRQ programable real-time counter peripheral
* Debug: GDB server for remote debugging (Beta)
Helper classes:
* Performance: Performance indicators stores here (singleton class)
@ -121,10 +122,12 @@ $ ./RISCV_TLM asm/BasicLoop.hex
```
### Arguments
-D loglevel: 3 for detailed (INFO) log, 0 to ERROR log level
-L loglevel: 3 for detailed (INFO) log, 0 to ERROR log level
-f filename .hex filename to use
-D Enter in Debug mode, simulator starts gdb server (Beta)
## Cross-compiler
It is possible to use gcc as risc-v compiler. Follow the instructions (from https://github.com/riscv/riscv-gnu-toolchain):
~~~