fixed module name
This commit is contained in:
		
							parent
							
								
									598699cd54
								
							
						
					
					
						commit
						5b70725917
					
				| 
						 | 
					@ -16,7 +16,7 @@ Brief description of the modules:
 | 
				
			||||||
* CPU: Top entity that includes all other modules.
 | 
					* CPU: Top entity that includes all other modules.
 | 
				
			||||||
* Memory: Memory highly based on TLM-2 example with read file capability
 | 
					* Memory: Memory highly based on TLM-2 example with read file capability
 | 
				
			||||||
* Registers: Implements the register file, PC register & CSR registers
 | 
					* Registers: Implements the register file, PC register & CSR registers
 | 
				
			||||||
* RISC_V_execute: Executes ISA instructions
 | 
					* Execute: Executes ISA instructions
 | 
				
			||||||
* Instruction: Decodes instruction and acces to any instruction field
 | 
					* Instruction: Decodes instruction and acces to any instruction field
 | 
				
			||||||
* Simulator: Top-level entity that builds & starts the simulation
 | 
					* Simulator: Top-level entity that builds & starts the simulation
 | 
				
			||||||
* BusCtrl: Simple bus manager
 | 
					* BusCtrl: Simple bus manager
 | 
				
			||||||
| 
						 | 
					@ -30,6 +30,7 @@ Current performance is about 284500 instructions / sec in a Core-i5@2.2Ghz
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					
 | 
				
			||||||
### Structure
 | 
					### Structure
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					
 | 
				
			||||||
| 
						 | 
					@ -37,7 +38,7 @@ Current performance is about 284500 instructions / sec in a Core-i5@2.2Ghz
 | 
				
			||||||
This is a preliminar and incomplete version.
 | 
					This is a preliminar and incomplete version.
 | 
				
			||||||
 | 
					
 | 
				
			||||||
Task to do:
 | 
					Task to do:
 | 
				
			||||||
* Implement all missing instructions (RISC_V_execute)
 | 
					* Implement all missing instructions (Execute)
 | 
				
			||||||
* Implement CSRs (where?)
 | 
					* Implement CSRs (where?)
 | 
				
			||||||
* Add full support to .elf ~~and .hex~~ filetypes to memory.h
 | 
					* Add full support to .elf ~~and .hex~~ filetypes to memory.h
 | 
				
			||||||
(only partial .hex support)
 | 
					(only partial .hex support)
 | 
				
			||||||
| 
						 | 
					@ -69,6 +70,8 @@ $ ./RISCV_TLM asm/BasicLoop.hex
 | 
				
			||||||
```
 | 
					```
 | 
				
			||||||
 | 
					
 | 
				
			||||||
## Test
 | 
					## Test
 | 
				
			||||||
 | 
					See [Test page](Test) for more information.
 | 
				
			||||||
 | 
					
 | 
				
			||||||
In the asm directory there are some basic assembly examples.
 | 
					In the asm directory there are some basic assembly examples.
 | 
				
			||||||
 | 
					
 | 
				
			||||||
I "compile" one file with the follwing command:
 | 
					I "compile" one file with the follwing command:
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
		Reference in New Issue