colin
/
risc-v-tlm
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fixed wrong interrupt enable value

This commit is contained in:
Màrius Montón 2019-09-24 11:03:31 +02:00
parent 5f0da6b208
commit 70e9313025
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/C/timer/timer.c
View File

@ -35,7 +35,7 @@ void register_timer_isr() {
asm volatile("csrw mie, t1"); asm volatile("csrw mie, t1");
// enable interrupts // enable interrupts
asm volatile( "csrs mstatus,1" ); asm volatile( "csrs mstatus,0x0F" );
} }
int main(void) { int main(void) {