parent
d1c80d1014
commit
73a1047e3e
|
@ -6,7 +6,7 @@
|
|||
This is another RISC-V ISA simulator, this is coded in SystemC + TLM-2.
|
||||
It supports RV32IMAC Instruction set by now.
|
||||
|
||||
[](https://travis-ci.org/mariusmm/RISC-V-TLM)
|
||||
[](https://app.travis-ci.com/github/mariusmm/RISC-V-TLM)
|
||||
[](https://www.codacy.com/app/mariusmm/RISC-V-TLM?utm_source=github.com&utm_medium=referral&utm_content=mariusmm/RISC-V-TLM&utm_campaign=Badge_Grade)
|
||||
[](https://scan.coverity.com/projects/mariusmm-risc-v-tlm)
|
||||
[](https://github.com/mariusmm/RISC-V-TLM/blob/master/LICENSE)
|
||||
|
|
Loading…
Reference in New Issue