colin
/
risc-v-tlm
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

updated README and minor changes

This commit is contained in:
mariusmonton 2018-09-19 23:51:01 +02:00
parent 8dcbf09589
commit 7910a061bc
2 changed files with 6 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
README.md
View File

@ -30,12 +30,12 @@ Helper classes:
This is a preliminar and incomplete version.
Task to do:
* implement all missing instructions (RISC_V_execute)
* Implement all missing instructions (RISC_V_execute)
* Implement CSRs (where?)
* Add full support to .elf and .hex filetypes to memory.h
* Add full support to .elf ~~and .hex~~ filetypes to memory.h
(only partial .hex support)
* Connect some TLM peripherals
* Debug module similiar to ARM's ITM
* ~~Debug module similiar to ARM's ITM~~
* Some standard UART model
* ...
* Test, test, test & test. I'm sure there are a lot of bugs in the code
@ -67,8 +67,9 @@ In the asm directory there are some basic assembly examples.
I "compile" one file with the follwing command:
```
$ cd asm
$ riscv32-unknown-linux-gnu-as EternalLoop.asm
$ objcopy -O ihex a.out EternalLoop.hex
$ riscv32-unknown-linux-gnu-as EternalLoop.asm -o EternalLoop.o
$ riscv32-unknown-linux-gnu-ld -T ../my_linker_script.ld EternalLoop.o -o EternalLoop.elf
$ objcopy -O ihex EternalLoop.elf EternalLoop.hex
$ cd ..
$ ./RISCV_SCTLM asm/EternalLoop.hex
```

5
src/Simulator.cpp
View File

@ -20,10 +20,7 @@ string filename;
SC_MODULE(Top)
{
//Initiator *initiator;
CPU *cpu;
//Memory *InstrMemory;
//Memory *DataMemory;
Memory *MainMemory;
BusCtrl* Bus;
Trace *trace;
@ -33,8 +30,6 @@ SC_MODULE(Top)
SC_CTOR(Top)
{
MainMemory = new Memory("Main_Memory", filename);
start_PC = MainMemory->getPCfromHEX();