updated codacy badge
This commit is contained in:
parent
6001fd902f
commit
c2baf9834c
|
@ -7,7 +7,7 @@ This is another RISC-V ISA simulator, this is coded in SystemC + TLM-2.
|
||||||
It supports RV32IMAC and RV64IMAC Instruction set.
|
It supports RV32IMAC and RV64IMAC Instruction set.
|
||||||
|
|
||||||
[](https://app.travis-ci.com/github/mariusmm/RISC-V-TLM)
|
[](https://app.travis-ci.com/github/mariusmm/RISC-V-TLM)
|
||||||
[](https://www.codacy.com/app/mariusmm/RISC-V-TLM?utm_source=github.com&utm_medium=referral&utm_content=mariusmm/RISC-V-TLM&utm_campaign=Badge_Grade)
|
[](https://www.codacy.com/gh/mariusmm/RISC-V-TLM/dashboard?utm_source=github.com&utm_medium=referral&utm_content=mariusmm/RISC-V-TLM&utm_campaign=Badge_Grade)
|
||||||
[](https://scan.coverity.com/projects/mariusmm-risc-v-tlm)
|
[](https://scan.coverity.com/projects/mariusmm-risc-v-tlm)
|
||||||
[](https://github.com/mariusmm/RISC-V-TLM/blob/master/LICENSE)
|
[](https://github.com/mariusmm/RISC-V-TLM/blob/master/LICENSE)
|
||||||

|

|
||||||
|
|
Loading…
Reference in New Issue