colin
/
risc-v-tlm
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

update instruction/second

This commit is contained in:
mariusmonton 2019-01-22 18:34:48 +01:00
parent 4c89c48fb0
commit fa3b178f79
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -33,7 +33,7 @@ Helper classes:
* Performance: Performance indicators stores here (singleton class) * Performance: Performance indicators stores here (singleton class)
* Log: Log class to log them all (singleton class) * Log: Log class to log them all (singleton class)
Current performance is about 284500 instructions / sec in a Intel Core Current performance is about 1.500.000 instructions / sec in a Intel Core
i5-5200<span>@</span>2.2Ghz i5-5200<span>@</span>2.2Ghz