70 lines
1.3 KiB
C++
70 lines
1.3 KiB
C++
/*!
|
|
\file CPU.h
|
|
\brief Main CPU class
|
|
\author Màrius Montón
|
|
\date August 2018
|
|
*/
|
|
#ifndef CPU_BASE_H
|
|
#define CPU_BASE_H
|
|
|
|
#define SC_INCLUDE_DYNAMIC_PROCESSES
|
|
|
|
#include "systemc"
|
|
|
|
#include "tlm.h"
|
|
#include "tlm_utils/simple_initiator_socket.h"
|
|
|
|
#include "memory.h"
|
|
#include "Execute.h"
|
|
#include "Registers.h"
|
|
#include "Log.h"
|
|
#include "Instruction.h"
|
|
#include "C_Instruction.h"
|
|
#include "M_Instruction.h"
|
|
#include "A_Instruction.h"
|
|
|
|
using namespace sc_core;
|
|
using namespace sc_dt;
|
|
using namespace std;
|
|
|
|
/**
|
|
* @brief ISC_V CPU model
|
|
* @param name name of the module
|
|
*/
|
|
class CPU: sc_module {
|
|
public:
|
|
|
|
tlm_utils::simple_initiator_socket<CPU> instr_bus;
|
|
|
|
//tlm_utils::simple_initiator_socket<cpu_base> data_bus;
|
|
|
|
//sc_in<sc_signal<bool> > interrupt;
|
|
|
|
CPU(sc_module_name name, uint32_t PC);
|
|
~CPU();
|
|
|
|
Execute *exec;
|
|
|
|
private:
|
|
Registers *register_bank;
|
|
Performance *perf;
|
|
Log *log;
|
|
|
|
/**
|
|
* @brief Executes default ISA instruction
|
|
* @param inst instruction to execute
|
|
* @return true if PC is affected by instruction
|
|
*/
|
|
bool process_base_instruction(Instruction &inst);
|
|
|
|
bool process_c_instruction(Instruction &inst);
|
|
|
|
bool process_m_instruction(Instruction &inst);
|
|
|
|
bool process_a_instruction(Instruction inst);
|
|
|
|
void CPU_thread(void);
|
|
};
|
|
|
|
#endif
|