xc7k480t/nitefury_pcie_xdma_ddr
Colin be609eaa5d Update nitefury_pcie_xdma_ddr/project. 2025-05-12 02:06:47 +08:00
..
project Update nitefury_pcie_xdma_ddr/project. 2025-05-12 02:06:47 +08:00
.gitignore Update nitefury_pcie_xdma_ddr. 2025-05-11 00:07:51 +08:00
LICENSE Add nitefury_pcie_xdma_ddr. 2025-05-10 13:29:27 +08:00
README.md Add nitefury_pcie_xdma_ddr. 2025-05-10 13:29:27 +08:00
dma_test.py Add nitefury_pcie_xdma_ddr. 2025-05-10 13:29:27 +08:00
nitefury_xdma_ddr.zip Add nitefury_pcie_xdma_ddr. 2025-05-10 13:29:27 +08:00

README.md

nitefury_pcie_xdma_ddr

Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board

Follow the step by step guide on our website:- https://fpganinjas.io/xdma-pcie-vivado/