Capture JTAG bitbang log from most recent SMP debug test.
Regarding intermittent failure of SMP debug MemorySampleSingle test: https://twitter.com/wren6991/status/1640153934445543426 Seems to be an OpenOCD issue, not a Hazard3 issue.
This commit is contained in:
parent
e89ab0d095
commit
ca40c077be
test/sim/riscv-tests
|
@ -11,7 +11,7 @@ done
|
|||
|
||||
# Only applicable tests are included
|
||||
./gdbserver.py \
|
||||
--sim_cmd "../../../tb_cxxrtl/tb_multicore --port 9824" \
|
||||
--sim_cmd "../../../tb_cxxrtl/tb_multicore --port 9824 --jtagdump jtag_bitbang.txt" \
|
||||
--server_cmd "riscv-openocd" \
|
||||
--gdb riscv32-unknown-elf-gdb \
|
||||
--gcc riscv32-unknown-elf-gcc \
|
||||
|
|
Loading…
Reference in New Issue