Luke Wren
|
0dd6be181d
|
Fix up HwbpManual test in riscv-tests fork, and update debug test list
|
2023-03-24 00:28:02 +00:00 |
|
Luke Wren
|
04f138ae0e
|
Fix mcontrol.execute not being writable. Enable hardware breakpoint debug tests: Hwpb1/2, JumpHBreak, TriggerExecuteInstant
|
2022-08-23 00:05:30 +01:00 |
|
Luke Wren
|
27793b25a1
|
Rebase riscv-tests against upstream, and pick up new semihosting file io test
|
2022-07-04 00:45:20 +01:00 |
|
Luke Wren
|
e44d2e6f9e
|
Add memory sampling to run-debug-tests. Add run-smp-debug-tests. Bump riscv-tests to get new SMP target, and a test fix for MemorySampleMixed
|
2022-07-03 23:34:12 +01:00 |
|
Luke Wren
|
632c61daba
|
Rebase debug tests, pick up two new tests (both pass)
|
2022-05-28 11:34:41 +01:00 |
|
Luke Wren
|
d7787942e9
|
Add two new tests to debug test list. Remainder are still non-applicable
|
2022-05-26 00:47:08 +01:00 |
|
Luke Wren
|
6d55cd2d55
|
Consolidate openocd and bin-load testbenches
|
2021-12-11 09:46:38 +00:00 |
|
Luke Wren
|
4d14203586
|
Update riscv-tests fork for crash loop debug test
|
2021-11-23 21:58:39 +00:00 |
|
Luke Wren
|
b0d11c0ab7
|
Add RISC-V debug tests
|
2021-07-22 17:50:04 +01:00 |