colin
/
Hazard3
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Commit Graph

  • c6d2b351df Change clock from 12 to 25. stable Colin 2025-04-06 19:47:55 +0800
  • 2877350489 Delete unused ecp5_jtag Colin 2025-04-06 17:42:01 +0800
  • 7d927cbe73 delete unused file in example_soc/fpga Colin 2025-04-06 17:41:26 +0800
  • 3255e9e952 Pass ECP5 fpga and jlink debug core. Colin 2025-04-02 10:41:27 +0800
  • b188194887 Add led output, refine io plan. Colin 2025-04-01 18:11:04 +0800
  • bf0e102e90 Add synth support. Colin 2025-03-31 19:10:52 +0800
  • 2e649e2c86 Add softuart to soc_cxxrtl test. Colin 2025-03-30 18:36:35 +0800
  • 464bd40440 Add softuart. Colin 2025-03-30 16:23:29 +0800
  • d2942fe094 Add uart software lib. Colin 2025-03-30 00:21:49 +0800
  • 393499537d Refine tb main. Colin 2025-03-29 16:22:05 +0800
  • aaad0d85a5 Enable aph port off soc, and print prints. Colin 2025-03-27 23:48:10 +0800
  • 5ec810907e Refine soc_cxxrtl and pass demo. Colin 2025-03-27 15:49:16 +0800
  • 616da81d63 Add soc_cxxrtl simulation. Colin 2025-03-26 16:28:09 +0800
  • 787da131a1
         Merge pull request #28 from Wren6991/fix-21 Luke Wren 2024-12-09 05:55:00 +0000
  • c57e9f4c9b Coding style change for Verilator compatibility (fixes #21) Luke Wren 2024-12-09 05:31:21 +0000
  • 8272910121
         Merge pull request #23 from Wren6991/fix-dm-abstractauto-regno Luke Wren 2024-10-12 20:03:45 +0100
  • cb700f30b1 Fix abstract access GPR command using wrong register number when initiated by abstractauto. Luke Wren 2024-10-12 19:35:13 +0100
  • a4412c0b00
         Merge pull request #14 from Wren6991/develop Luke Wren 2024-08-09 07:19:01 -0700
  • 1d0fc21430 Readme.md / doc: clarify "naturally aligned regions", no TOR support Leon Schuermann 2024-08-08 18:38:39 -0400
  • b291b46bf1 Update Readme.md Luke Wren 2024-08-08 08:11:54 -0700
  • 0003e016a0 Update Readme.md Luke Wren 2024-08-08 08:11:54 -0700
  • 918aaee103 Add note on branches to Contributing.md Luke Wren 2024-08-07 22:53:41 -0700
  • 7d70dcedec Add new branch names to Readme.md Luke Wren 2024-08-07 22:51:04 -0700
  • 5e24d09fda Fix up embench: use a relative link instead of the old env vars, and fix issues building with the recommended GCC14 configuration Luke Wren 2024-08-07 22:49:00 -0700
  • c3913e13ca Remove unused shell script for old riscv-arch-test Luke Wren 2024-08-07 22:32:59 -0700
  • f3cb354b76 Typo in readme Luke Wren 2024-08-07 22:22:05 -0700
  • 85f53f939e Wording and typos in Contributing.md Luke Wren 2024-08-07 19:28:48 -0700
  • 139671613a Merge down latest riscv-tests. Seems fine, minimal conflicts. Luke Wren 2024-08-07 19:22:02 -0700
  • dc21745d16 Hook up hello_multicore to automatically build and use the multicore testbench variant Luke Wren 2024-08-07 19:16:03 -0700
  • 422c0d32c6 riscv-tests: Update config files for new version of riscv-openocd (currently 5afed58) Luke Wren 2024-08-07 19:02:12 -0700
  • 42c4ac305b Fix deprecation warning for tb openocd.cfg, and update example output in Readme.md Luke Wren 2024-08-07 16:44:43 -0700
  • 1cd5b7fed7 Temporarily disable two riscv-arch-test tests with known issues: Luke Wren 2024-08-07 16:13:28 -0700
  • a9555c8d8c Add Contributing.md Luke Wren 2024-08-07 14:15:15 -0700
  • 9c56e669cd Standardise on a single ISA variant for default test builds, and align this with the lightweight toolchain config in the Readme Luke Wren 2024-08-07 13:34:27 -0700
  • ddf7fcacdc Add note on clang-16 to Readme Luke Wren 2024-08-07 13:15:27 -0700
  • aa140fb244 Do a quick pass over all the documentation. Luke Wren 2024-08-07 12:41:37 -0700
  • 12d7550be5 Readme: Use non-recursive clone for riscv-gnu-toolchain. Use shallow clone for gcc14. (Save bandwidth and disk space) Luke Wren 2024-08-07 11:40:55 -0700
  • fe4781627f Add port definitions to documentation Luke Wren 2024-08-07 08:16:51 -0700
  • 0076b408fd Update readme instructions for Ubuntu 24.04 Luke Wren 2024-08-07 07:23:42 -0700
  • 3c738d0356 Remove redundant masking of meinext_irq field Luke Wren 2024-08-01 08:45:26 +0100
  • fbd96363c8 PPA: predecode stage 2 bypass mux controls at end of stage 1 Luke Wren 2024-06-06 08:35:05 +0100
  • 35745117d9 Fix typo in src_only_app.mk Luke Wren 2024-06-06 08:33:55 +0100
  • 2665e2acc6 Fix case overlap lint in instr_decompress. Now verilator lint clean Luke Wren 2024-06-06 07:18:52 +0100
  • e3b3893cdf Fix partial case overlap lint for shared A/Zbb ALU ops Luke Wren 2024-06-06 06:58:59 +0100
  • e34aa5bb45 rvcpp: implement MPRV, and fix up CSR write tracing Luke Wren 2024-06-02 12:46:41 +0100
  • 877c6aa5ee Add trace disassembly annotation script for rvcpp, and add runtests support for passing flags to tb, and running post-processing commands on test results. Luke Wren 2024-06-02 11:20:58 +0100
  • b026814674 runtests: use argparse for argument parsing, and support passing a different tb executable Luke Wren 2024-06-02 10:36:29 +0100
  • a9ba69f4dd Better default flags for CoreMark Luke Wren 2024-06-02 10:25:07 +0100
  • a38981f989 Enable -Wextra for rvcpp Luke Wren 2024-06-02 10:18:40 +0100
  • cbc2172930 rvcpp: Add Zcb support. Also fix -Wparentheses as sometimes it does find things Luke Wren 2024-06-02 10:15:57 +0100
  • 3a747e1dde Disable zcmp in multilib-gen-gen for now, as it is still not supported in latest binutils release Luke Wren 2024-06-01 18:24:06 +0100
  • b883be3c20 Update multilib-gen-gen for GCC14 extensions: Zicond, Zcmp, Zcb. Hopefully handle the Zca vs C thing gracefully. Luke Wren 2024-06-01 18:01:09 +0100
  • 7430523c45 Update .gitignore in riscv-tests to ignore output of debug tests Luke Wren 2024-06-01 15:53:53 +0100
  • 96e0e66597 Fix fence.i being marked invalid in debug mode. Luke Wren 2024-06-01 15:36:48 +0100
  • b55e43eb16 Fix event loops reported by Verilator UNOPTFLAT lints. Luke Wren 2024-05-29 22:43:40 +0100
  • 26f78732fd Fix final two width lints in JTAG DTM. They now shrink the design by 100 LUTs instead of growing it? A mystery Luke Wren 2024-05-29 15:58:45 +0100
  • d1f1421728 Fix width lints in muldiv_seq, onehot_priority_dynamic, and irq_ctrl. All cosmetic. Luke Wren 2024-05-29 15:52:53 +0100
  • 799f4f2c26 Fix verilator lint width issues in triggers, PMP, DM. Luke Wren 2024-05-29 15:20:50 +0100
  • 0b027390fa Remove conditioning of uop_atomic flag on non-invalid instructions, which is unnecessary and came up on a Verilator UNOPTFLAT report. Add assertion to make sure this case is unreachable. Luke Wren 2024-05-29 14:30:37 +0100
  • 6da0e12bbd Merge latest riscv-tests: updates for debug + ISA tests. Luke Wren 2024-05-29 14:03:17 +0100
  • d239de803c Do not rely on environment variables for any intra-project paths Luke Wren 2024-05-27 16:52:54 +0100
  • 8b9503c804 lint: clean up a couple of width fixes in JTAG DTM, and add missing default case to DM acmd state machine. Also remove unnecessary clear of JTAG DR shifter on TAP reset state, which saves a bit of logic. Two width mismatches are left unfixed in the DTM (the ones with shifts) because they bizarrely increase area by 100 LUT4s when fixed. Luke Wren 2024-05-27 13:12:04 +0100
  • 141da55507 tb: remove the WIDE_TIMER_IRQ flag in favour of always having the same tb interface. Second timer IRQ is ignored in single-core tb. Also, fix hmaster not being connected, which Verilator complains about. Luke Wren 2024-05-27 12:24:54 +0100
  • 5b31e26790 tb Makefile: use clang++-16 explicitly, because clang++-18 (now default on Ubuntu 24.04) has a >20x compile time regression Luke Wren 2024-05-27 11:06:50 +0100
  • 78a5cb98ea PPA: Register instruction injection output from DM, to reduce routing impact on frontend prefetch queue Luke Wren 2024-05-27 08:12:07 +0100
  • 360b034f76 Fix a few width issues identified by verilator lint. All of them gave well-defined correct results already (i.e. correctly zero-extended per spec) but best to avoid the noise. Luke Wren 2024-05-26 17:21:59 +0100
  • ee8876f68a Avoid zero-total-width concatenations for parameters parameterised by other parameters (was safe because uses of these parameters are generated out when their widths are zero, but verilator rightfully complains) Luke Wren 2024-05-26 16:46:32 +0100
  • fbacbe82a7 PPA: simplify generation of uop_atomic and uop_seq_end flags in instr_decompress to be independent of most instruction bits. Add some new assertions on behaviour of uop signals outside of uop sequences. Luke Wren 2024-05-18 16:55:53 +0100
  • c550d79047 Debug tests: workaround recent GCC requiring Zicsr set for CSR instructions Luke Wren 2024-05-12 13:33:14 +0100
  • a6558e554a Set misa.b when all of Zba, Zbb and Zbs are enabled. Luke Wren 2024-05-11 12:13:28 +0100
  • 6db1edc675 Add dummy h3.msleep CSR to rvcpp Luke Wren 2024-05-11 11:02:01 +0100
  • a84742abd4 Fix mstatus.mie still being respected when privilege is less than M. Luke Wren 2024-05-11 10:43:21 +0100
  • 194c9a9052 Implement WFI in rvcpp. The umode_wfi test still does not pass, because it relies on a bug in Hazard3 (mstatus.mie disables IRQs in U-mode as well as M-mode, but is supposed to be ignored in U-mode). Luke Wren 2024-04-27 20:48:30 +0100
  • 78260e86e7 rvcpp: parameterise number of PMP regions, and set to match tb default. Fix region locking. Mask pmpaddr to 30 bits, to match Hazard3 32-bit physical address space. Luke Wren 2024-04-27 19:57:18 +0100
  • ebe5a44454 rvcpp: fix up PMP address mask for all-ones pmpaddr, and raise instruction fault on instruction stradding two PMP regions, like the hardware Luke Wren 2024-04-27 19:34:17 +0100
  • 7d370292b0 Fix transposition of RWX <-> XWR in PMP implementation. Luke Wren 2024-04-27 13:51:52 +0100
  • fce1c087d4 Add basic PMP implementation to rvcpp. Seems like the RWX vs XWR order might be transposed in both the hardware and the tests Luke Wren 2024-04-27 13:38:10 +0100
  • 117c52e7b1 rvcpp: fix handling of CSR instructions which both read and write Luke Wren 2024-04-27 13:30:34 +0100
  • a313493371 Add timer and soft IRQ support to rvcpp. Relevant sw_testcases now pass. Luke Wren 2024-03-22 00:52:01 +0000
  • b1be56fe94 Clean up rvcpp file structure Luke Wren 2024-03-21 23:27:01 +0000
  • b473575b7e rvcpp: correctly model memory access faults. relevant sw_testcases now pass. Luke Wren 2024-03-21 00:33:54 +0000
  • fd584ea24b Add Xh3bextm instructions to rvcpp, and rename xh3b test to xh3bextm Luke Wren 2024-03-20 23:45:30 +0000
  • 8cbf5fceee rvcpp: fix busted RMW CSR logic, fix ordering of CSR write vs update, csr_mcycle testcase now passes Luke Wren 2024-03-20 01:37:04 +0000
  • 55504fa8f3 Add support for Zba, Zbb, Zbc, Zbs, Zbkb to rvcpp. Passes tests Luke Wren 2024-03-20 01:06:13 +0000
  • e1bb341876 Add support for testcase return code propagation to rvcpp. Luke Wren 2024-03-20 01:05:24 +0000
  • 32f65fb142 Expand rvcpp counter CSR implementation Luke Wren 2024-03-19 08:44:24 +0000
  • af08c0becd Fix initiation of SBA reads not being masked by previous SBA error or busy error. Luke Wren 2024-03-17 05:49:40 +0000
  • c11581e80b Fix use of non-always-on clock for arbitration of load/store vs SBA, which prevents SBA accesses from making progress whilst the processor clock is gated during sleep. Luke Wren 2024-03-17 05:44:58 +0000
  • 0ec5caa379 formal.mk: add clk2fflogic before async2sync, to avoid complaint from that pass about asserts having TRG_WIDTH > 1 Luke Wren 2024-03-17 05:42:39 +0000
  • 9bb6ed4a3e Update tb for new cxxrtl debug_info API Luke Wren 2024-03-17 05:32:47 +0000
  • 404aeead92 Additional assertions for cm.mvsa01/mva01s IRQ testcase Luke Wren 2024-03-17 05:04:59 +0000
  • a693cdd632 Fix up cxxrtl include paths for new yosys Luke Wren 2023-12-12 19:00:26 +0000
  • d4212f8976 Limit multilib-gen-gen to more-useful ISA combinations Luke Wren 2023-11-30 05:32:39 +0000
  • e8b4578b40 Add test for cm.mvsa01/cm.mva01s tearing on IRQs Luke Wren 2023-11-04 14:08:07 +0000
  • 10a6c2616a Add utility script for generating long multilib configure lines when building riscv-gnu-toolchain Luke Wren 2023-11-04 12:27:31 +0000
  • 514ab0bb32 Typo in zcmp_irq_kill tests Luke Wren 2023-11-04 12:24:45 +0000
  • 9955807520 Check in missing xoroshiro header from amo_ops testcase Luke Wren 2023-11-04 12:17:04 +0000
  • 817a1ddfcb Update src_only_app.mk to make overriding TB executable path easier (e.g. for running tests against rvcpp or an external simulator Luke Wren 2023-11-04 12:16:34 +0000
  • 2f6e98335f Add two new tests for IRQs-over-Zcmp, and fix a bug they found: Luke Wren 2023-11-03 21:12:17 +0000
  • ef386f43c6 Disable zbs in sw_testcases compilation as a workaround for regression in GCC 12.3 Luke Wren 2023-11-03 20:09:27 +0000