Hazard3/example_soc/fpga
Luke Wren 9173bcf585 Experimentally add SPI XIP to SoC (breaks FTDI UART on iCEBreaker -- need to move UART to a PMOD to avoid IO conflict) 2021-08-21 17:04:15 +01:00
..
fpga_icebreaker.f Add activity LED to iCEBreaker 2021-07-25 13:13:41 +01:00
fpga_icebreaker.v Experimentally add SPI XIP to SoC (breaks FTDI UART on iCEBreaker -- need to move UART to a PMOD to avoid IO conflict) 2021-08-21 17:04:15 +01:00
fpga_ulx3s.f Back off ULX3S frequency to 40 MHz -- 50 works fine but fails to close after increasing RAM from 4k to 128k 2021-07-25 13:41:04 +01:00
fpga_ulx3s.v Back off ULX3S frequency to 40 MHz -- 50 works fine but fails to close after increasing RAM from 4k to 128k 2021-07-25 13:41:04 +01:00
pll_25_40.v Back off ULX3S frequency to 40 MHz -- 50 works fine but fails to close after increasing RAM from 4k to 128k 2021-07-25 13:41:04 +01:00
pll_25_50.v Tweaks to example soc configuration 2021-07-23 23:08:23 +01:00