This website requires JavaScript.
Explore
Help
Sign In
colin
/
Hazard3
Watch
1
Star
0
Fork
You've already forked Hazard3
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
ba9a7b4a03
Hazard3
/
example_soc
/
synth
History
Luke Wren
9173bcf585
Experimentally add SPI XIP to SoC (breaks FTDI UART on iCEBreaker -- need to move UART to a PMOD to avoid IO conflict)
2021-08-21 17:04:15 +01:00
..
.gitignore
Add simple example SoC, hangs nextpnr for some reason!
2021-07-13 03:40:06 +01:00
Icebreaker.mk
Tweaks to example soc configuration
2021-07-23 23:08:23 +01:00
Makefile
Working ECP5 debug, seems a bit slow but maybe just due to bitbanged FT231X JTAG.
2021-07-23 18:32:47 +01:00
ULX3S.mk
Tweaks to example soc configuration
2021-07-23 23:08:23 +01:00
fpga_icebreaker.pcf
Experimentally add SPI XIP to SoC (breaks FTDI UART on iCEBreaker -- need to move UART to a PMOD to avoid IO conflict)
2021-08-21 17:04:15 +01:00
fpga_ulx3s.lpf
Working ECP5 debug, seems a bit slow but maybe just due to bitbanged FT231X JTAG.
2021-07-23 18:32:47 +01:00