colin
/
TIM-VX
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
280 Commits 1 Branch 0 Tags 126 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
xiang.zhang e27e15925c Add unidirectional sequence lstm support 
Signed-off-by: xiang.zhang <xiang.zhang@verisilicon.com>
 2021-08-09 13:43:33 +08:00
Kainan Cha e24324ed42 Update gitignore 
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
 2021-05-11 12:53:31 +08:00
Jiang Bo def53f4b5c Update internal to REL/v1.1.30 
Commit: 6ccb425e
Signed-off-by: Jiang Bo <bo.jiang@verisilicon.com>
 2021-02-26 17:05:14 +08:00