Antkillerfarm
|
36e6afa567
|
add alpha & beta parameters for HardSigmoid (#265)
|
2022-01-13 14:17:19 +08:00 |
chxin66
|
cea11422b8
|
Added RNNCell & unit test (#249)
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
|
2021-12-29 11:08:24 +08:00 |
|
chxin66
|
5e09e98c1a
|
Add Gelu support for tim::vx (#153)
* Add map for Gelu
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
|
2021-08-17 20:37:12 +08:00 |
jing.tang
|
a364c3eafb
|
add Swish op
|
2021-08-16 19:30:14 +08:00 |
yuenan.li
|
29f1efc492
|
add API 'Clone' to tim_vx op and support default layout inference
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
|
2021-07-06 12:29:18 +08:00 |
Kainan Cha
|
39bd5ddd32
|
Add support for Linear Activation
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
|
2021-06-02 17:10:57 +08:00 |
Kainan Cha
|
90a52ea6c9
|
Add support for Mish, SoftRelu and HardSigmoid
Signed-off-by: Kainan Cha <kainan.cha@verisilicon.com>
|
2021-03-31 12:00:02 +08:00 |
|
Kainan Cha
|
0d7afd9d51
|
Minor cleanup
Signed-off-by: Kainan Cha <kainan.cha@verisilicon.com>
|
2021-03-19 11:12:12 +08:00 |
|
yuenan.li
|
0e422b1e6a
|
Map [NNRT-824]LeakyRelu/[NNRT-817]LogicalOr/And/[NNRT-831]GatherNd
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
|
2021-01-19 16:44:43 +08:00 |
Jiang Bo
|
7972af0697
|
Initial Commit for VERSION 1.1.28
Signed-off-by: Jiang Bo <bo.jiang@verisilicon.com>
|
2021-01-11 18:27:48 +08:00 |