colin
/
abstractaccelerator
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Update release-notes.md 

Minor corrections
This commit is contained in:
Thomas Wicki 2020-09-18 18:00:45 -07:00 committed by GitHub
parent e63dfe17d8
commit 3c50837a75
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
release-notes.md
View File

@ -1,8 +1,8 @@
# SweRV RISC-V Core<sup>TM</sup> 1.8 from Western Digital
## Release Notes
* Enhanced Debug module to support access to system bus via abstract memory commands (see PRM chapter 9)
* Enhanced mpmc firmware halt CSR to add atomic MSTATUS.IE enable to mpmc CSR (see PRM section 5.5.1)
* Enhanced Debug module to support access to system bus via access memory abstract commands (see PRM chapter 9)
* Enhanced mpmc firmware halt CSR to add atomic MSTATUS.MIE enable to mpmc CSR (see PRM section 5.5.1)
* Fixed 3 debug module issues reported by Codasip
* Fixed bug with IO load speculation
* Fixed issue with PIC ld/st access following a pipe freeze