Init to abstract accelerator project

2022-02-02 03:34:37 +00:00 · 2022-02-02 03:34:37 +00:00 · 853d12f17c
parent f299211d91
commit 853d12f17c
138 changed files with 0 additions and 0 deletions
--- a/Cores-SweRV/.gitignore
+++ b/Cores-SweRV/.gitignore
--- a/Cores-SweRV/.travis.yml
+++ b/Cores-SweRV/.travis.yml
--- a/Cores-SweRV/LICENSE
+++ b/Cores-SweRV/LICENSE
--- a/Cores-SweRV/README.md
+++ b/Cores-SweRV/README.md
--- a/Cores-SweRV/configs/README.md
+++ b/Cores-SweRV/configs/README.md
--- a/Cores-SweRV/configs/swerv.config
+++ b/Cores-SweRV/configs/swerv.config
--- a/Cores-SweRV/configs/swerv_config_gen.py
+++ b/Cores-SweRV/configs/swerv_config_gen.py
--- a/Cores-SweRV/demo/Readme.md
+++ b/Cores-SweRV/demo/Readme.md
--- a/Cores-SweRV/demo/helloworld/Makefile
+++ b/Cores-SweRV/demo/helloworld/Makefile
--- a/Cores-SweRV/demo/helloworld/Readme.md
+++ b/Cores-SweRV/demo/helloworld/Readme.md
--- a/Cores-SweRV/demo/helloworld/hello_world.c
+++ b/Cores-SweRV/demo/helloworld/hello_world.c
--- a/Cores-SweRV/demo/helloworld/hello_world.s
+++ b/Cores-SweRV/demo/helloworld/hello_world.s
--- a/Cores-SweRV/demo/helloworld/link.ld
+++ b/Cores-SweRV/demo/helloworld/link.ld
--- a/Cores-SweRV/demo/helloworld/test_soc_top.cpp
+++ b/Cores-SweRV/demo/helloworld/test_soc_top.cpp
--- a/Cores-SweRV/demo/jtag/Makefile
+++ b/Cores-SweRV/demo/jtag/Makefile
--- a/Cores-SweRV/demo/jtag/Readmd.md
+++ b/Cores-SweRV/demo/jtag/Readmd.md
--- a/Cores-SweRV/demo/jtag/gdbinit
+++ b/Cores-SweRV/demo/jtag/gdbinit
--- a/Cores-SweRV/demo/jtag/jtag.s
+++ b/Cores-SweRV/demo/jtag/jtag.s
--- a/Cores-SweRV/demo/jtag/link.ld
+++ b/Cores-SweRV/demo/jtag/link.ld
--- a/Cores-SweRV/demo/jtag/swerv.cfg
+++ b/Cores-SweRV/demo/jtag/swerv.cfg
--- a/Cores-SweRV/demo/jtag/test_soc_top.cpp
+++ b/Cores-SweRV/demo/jtag/test_soc_top.cpp
--- a/Cores-SweRV/design/dbg/dbg.sv
+++ b/Cores-SweRV/design/dbg/dbg.sv
--- a/Cores-SweRV/design/dec/cdecode
+++ b/Cores-SweRV/design/dec/cdecode
--- a/Cores-SweRV/design/dec/csrdecode
+++ b/Cores-SweRV/design/dec/csrdecode
--- a/Cores-SweRV/design/dec/dec.sv
+++ b/Cores-SweRV/design/dec/dec.sv
--- a/Cores-SweRV/design/dec/dec_decode_ctl.sv
+++ b/Cores-SweRV/design/dec/dec_decode_ctl.sv
--- a/Cores-SweRV/design/dec/dec_gpr_ctl.sv
+++ b/Cores-SweRV/design/dec/dec_gpr_ctl.sv
--- a/Cores-SweRV/design/dec/dec_ib_ctl.sv
+++ b/Cores-SweRV/design/dec/dec_ib_ctl.sv
--- a/Cores-SweRV/design/dec/dec_tlu_ctl.sv
+++ b/Cores-SweRV/design/dec/dec_tlu_ctl.sv
--- a/Cores-SweRV/design/dec/dec_trigger.sv
+++ b/Cores-SweRV/design/dec/dec_trigger.sv
--- a/Cores-SweRV/design/dec/decode
+++ b/Cores-SweRV/design/dec/decode
--- a/Cores-SweRV/design/dma_ctrl.sv
+++ b/Cores-SweRV/design/dma_ctrl.sv
--- a/Cores-SweRV/design/dmi/dmi_jtag_to_core_sync.v
+++ b/Cores-SweRV/design/dmi/dmi_jtag_to_core_sync.v
--- a/Cores-SweRV/design/dmi/dmi_wrapper.v
+++ b/Cores-SweRV/design/dmi/dmi_wrapper.v
--- a/Cores-SweRV/design/dmi/rvjtag_tap.sv
+++ b/Cores-SweRV/design/dmi/rvjtag_tap.sv
--- a/Cores-SweRV/design/exu/exu.sv
+++ b/Cores-SweRV/design/exu/exu.sv
--- a/Cores-SweRV/design/exu/exu_alu_ctl.sv
+++ b/Cores-SweRV/design/exu/exu_alu_ctl.sv
--- a/Cores-SweRV/design/exu/exu_div_ctl.sv
+++ b/Cores-SweRV/design/exu/exu_div_ctl.sv
--- a/Cores-SweRV/design/exu/exu_mul_ctl.sv
+++ b/Cores-SweRV/design/exu/exu_mul_ctl.sv
--- a/Cores-SweRV/design/flist.questa
+++ b/Cores-SweRV/design/flist.questa
--- a/Cores-SweRV/design/ifu/ifu.sv
+++ b/Cores-SweRV/design/ifu/ifu.sv
--- a/Cores-SweRV/design/ifu/ifu_aln_ctl.sv
+++ b/Cores-SweRV/design/ifu/ifu_aln_ctl.sv
--- a/Cores-SweRV/design/ifu/ifu_bp_ctl.sv
+++ b/Cores-SweRV/design/ifu/ifu_bp_ctl.sv
--- a/Cores-SweRV/design/ifu/ifu_compress_ctl.sv
+++ b/Cores-SweRV/design/ifu/ifu_compress_ctl.sv
--- a/Cores-SweRV/design/ifu/ifu_ic_mem.sv
+++ b/Cores-SweRV/design/ifu/ifu_ic_mem.sv
--- a/Cores-SweRV/design/ifu/ifu_iccm_mem.sv
+++ b/Cores-SweRV/design/ifu/ifu_iccm_mem.sv
--- a/Cores-SweRV/design/ifu/ifu_ifc_ctl.sv
+++ b/Cores-SweRV/design/ifu/ifu_ifc_ctl.sv
--- a/Cores-SweRV/design/ifu/ifu_mem_ctl.sv
+++ b/Cores-SweRV/design/ifu/ifu_mem_ctl.sv
--- a/Cores-SweRV/design/include/build.h
+++ b/Cores-SweRV/design/include/build.h
--- a/Cores-SweRV/design/include/global.h
+++ b/Cores-SweRV/design/include/global.h
--- a/Cores-SweRV/design/include/swerv_types.sv
+++ b/Cores-SweRV/design/include/swerv_types.sv
--- a/Cores-SweRV/design/lib/ahb_to_axi4.sv
+++ b/Cores-SweRV/design/lib/ahb_to_axi4.sv
--- a/Cores-SweRV/design/lib/axi4_to_ahb.sv
+++ b/Cores-SweRV/design/lib/axi4_to_ahb.sv
--- a/Cores-SweRV/design/lib/beh_lib.sv
+++ b/Cores-SweRV/design/lib/beh_lib.sv
--- a/Cores-SweRV/design/lib/mem_lib.sv
+++ b/Cores-SweRV/design/lib/mem_lib.sv
--- a/Cores-SweRV/design/lib/svci_to_axi4.sv
+++ b/Cores-SweRV/design/lib/svci_to_axi4.sv
--- a/Cores-SweRV/design/lsu/lsu.sv
+++ b/Cores-SweRV/design/lsu/lsu.sv
--- a/Cores-SweRV/design/lsu/lsu_addrcheck.sv
+++ b/Cores-SweRV/design/lsu/lsu_addrcheck.sv
--- a/Cores-SweRV/design/lsu/lsu_bus_buffer.sv
+++ b/Cores-SweRV/design/lsu/lsu_bus_buffer.sv
--- a/Cores-SweRV/design/lsu/lsu_bus_intf.sv
+++ b/Cores-SweRV/design/lsu/lsu_bus_intf.sv
--- a/Cores-SweRV/design/lsu/lsu_clkdomain.sv
+++ b/Cores-SweRV/design/lsu/lsu_clkdomain.sv
--- a/Cores-SweRV/design/lsu/lsu_dccm_ctl.sv
+++ b/Cores-SweRV/design/lsu/lsu_dccm_ctl.sv
--- a/Cores-SweRV/design/lsu/lsu_dccm_mem.sv
+++ b/Cores-SweRV/design/lsu/lsu_dccm_mem.sv
--- a/Cores-SweRV/design/lsu/lsu_ecc.sv
+++ b/Cores-SweRV/design/lsu/lsu_ecc.sv
--- a/Cores-SweRV/design/lsu/lsu_lsc_ctl.sv
+++ b/Cores-SweRV/design/lsu/lsu_lsc_ctl.sv
--- a/Cores-SweRV/design/lsu/lsu_stbuf.sv
+++ b/Cores-SweRV/design/lsu/lsu_stbuf.sv
--- a/Cores-SweRV/design/lsu/lsu_trigger.sv
+++ b/Cores-SweRV/design/lsu/lsu_trigger.sv
--- a/Cores-SweRV/design/mem.sv
+++ b/Cores-SweRV/design/mem.sv
--- a/Cores-SweRV/design/pic_ctrl.sv
+++ b/Cores-SweRV/design/pic_ctrl.sv
--- a/Cores-SweRV/design/swerv.sv
+++ b/Cores-SweRV/design/swerv.sv
--- a/Cores-SweRV/design/swerv_wrapper.sv
+++ b/Cores-SweRV/design/swerv_wrapper.sv
--- a/Cores-SweRV/docs/README.md
+++ b/Cores-SweRV/docs/README.md
--- a/Cores-SweRV/docs/RISC-V_SweRV_EH1_PRM.pdf
+++ b/Cores-SweRV/docs/RISC-V_SweRV_EH1_PRM.pdf
--- a/Cores-SweRV/docs/SweRV
+++ b/Cores-SweRV/docs/SweRV
--- a/Cores-SweRV/docs/SweRV_CoreMark_Benchmarking.pdf
+++ b/Cores-SweRV/docs/SweRV_CoreMark_Benchmarking.pdf
--- a/Cores-SweRV/release-notes.md
+++ b/Cores-SweRV/release-notes.md
--- a/Cores-SweRV/soc/JSON.pm
+++ b/Cores-SweRV/soc/JSON.pm
--- a/Cores-SweRV/soc/Makefile
+++ b/Cores-SweRV/soc/Makefile
--- a/Cores-SweRV/soc/ahb_sif.sv
+++ b/Cores-SweRV/soc/ahb_sif.sv
--- a/Cores-SweRV/soc/axi_lsu_dma_bridge.sv
+++ b/Cores-SweRV/soc/axi_lsu_dma_bridge.sv
--- a/Cores-SweRV/soc/dasm.svi
+++ b/Cores-SweRV/soc/dasm.svi
--- a/Cores-SweRV/soc/dpi/common/tcp_server.c
+++ b/Cores-SweRV/soc/dpi/common/tcp_server.c
--- a/Cores-SweRV/soc/dpi/common/tcp_server.h
+++ b/Cores-SweRV/soc/dpi/common/tcp_server.h
--- a/Cores-SweRV/soc/dpi/jtagdpi/jtagdpi.c
+++ b/Cores-SweRV/soc/dpi/jtagdpi/jtagdpi.c
--- a/Cores-SweRV/soc/dpi/jtagdpi/jtagdpi.h
+++ b/Cores-SweRV/soc/dpi/jtagdpi/jtagdpi.h
--- a/Cores-SweRV/soc/dpi/jtagdpi/jtagdpi.sv
+++ b/Cores-SweRV/soc/dpi/jtagdpi/jtagdpi.sv
--- a/Cores-SweRV/soc/soc.mk
+++ b/Cores-SweRV/soc/soc.mk
--- a/Cores-SweRV/soc/soc_top.sv
+++ b/Cores-SweRV/soc/soc_top.sv
--- a/Cores-SweRV/soc/swerv.config
+++ b/Cores-SweRV/soc/swerv.config
--- a/Cores-SweRV/swerv.core
+++ b/Cores-SweRV/swerv.core
--- a/Cores-SweRV/testbench/ahb_sif.sv
+++ b/Cores-SweRV/testbench/ahb_sif.sv
--- a/Cores-SweRV/testbench/asm/cmark.c
+++ b/Cores-SweRV/testbench/asm/cmark.c
--- a/Cores-SweRV/testbench/asm/cmark.mki
+++ b/Cores-SweRV/testbench/asm/cmark.mki
--- a/Cores-SweRV/testbench/asm/cmark_dccm.c
+++ b/Cores-SweRV/testbench/asm/cmark_dccm.c
--- a/Cores-SweRV/testbench/asm/cmark_dccm.ld
+++ b/Cores-SweRV/testbench/asm/cmark_dccm.ld
--- a/Cores-SweRV/testbench/asm/cmark_dccm.mki
+++ b/Cores-SweRV/testbench/asm/cmark_dccm.mki
--- a/Cores-SweRV/testbench/asm/cmark_iccm.c
+++ b/Cores-SweRV/testbench/asm/cmark_iccm.c
--- a/Cores-SweRV/testbench/asm/cmark_iccm.ld
+++ b/Cores-SweRV/testbench/asm/cmark_iccm.ld
--- a/Cores-SweRV/testbench/asm/cmark_iccm.mki
+++ b/Cores-SweRV/testbench/asm/cmark_iccm.mki
--- a/Cores-SweRV/testbench/asm/crt0.s
+++ b/Cores-SweRV/testbench/asm/crt0.s
--- a/Show More
+++ b/Show More