colin
/
abstractaccelerator
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Split from soc.mk to soc_sim.mk and soc_top.mk

This commit is contained in:
colin 2022-02-15 08:27:53 +00:00
parent 1f222dd1e3
commit 8e190efed0
4 changed files with 18 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Cores-SweRV/demo/helloworld/Makefile
View File

@ -39,7 +39,8 @@ verilator-build: swerv_define
$(BUILD_DIR)/common_defines.vh \
-I${BUILD_DIR} \
-Wno-UNOPTFLAT \
-F ${RV_SOC}/soc.mk \
-F ${RV_SOC}/soc_top.mk \
-F ${RV_SOC}/soc_sim.mk \
$(RV_SOC)/soc_sim.sv \
--top-module soc_sim -exe test_soc_sim.cpp --autoflush $(VERILATOR_DEBUG)
cp ${DEMODIR}/test_soc_sim.cpp obj_dir

3
Cores-SweRV/demo/jtag/Makefile
View File

@ -42,7 +42,8 @@ verilator-build: swerv_define
$(BUILD_DIR)/common_defines.vh \
-I${BUILD_DIR} \
-Wno-UNOPTFLAT \
-F ${RV_SOC}/soc.mk \
-F ${RV_SOC}/soc_top.mk \
-F ${RV_SOC}/soc_sim.mk \
$(RV_SOC)/soc_sim.sv \
--top-module soc_sim -exe test_soc_sim.cpp --autoflush $(VERILATOR_DEBUG)
cp ${DEMODIR}/test_soc_sim.cpp obj_dir

9
Cores-SweRV/soc/soc_sim.mk Normal file
View File

@ -0,0 +1,9 @@
-I../design/include
-I./
-CFLAGS -lpthread
-LDFLAGS -lpthread
./dpi/common/tcp_server.c
./dpi/jtagdpi/jtagdpi.sv
./dpi/jtagdpi/jtagdpi.c

18
Cores-SweRV/soc/soc.mk → Cores-SweRV/soc/soc_top.mk
View File

@ -38,20 +38,10 @@
../design/dmi/dmi_wrapper.v
../design/dmi/dmi_jtag_to_core_sync.v
../design/dmi/rvjtag_tap.sv
-v ../design/lib/beh_lib.sv
-v ../design/lib/mem_lib.sv
-v ../design/lib/ahb_to_axi4.sv
-v ../design/lib/axi4_to_ahb.sv
../design/lib/beh_lib.sv
../design/lib/mem_lib.sv
../design/lib/ahb_to_axi4.sv
../design/lib/axi4_to_ahb.sv
./ahb_sif.sv
./soc_top.sv
-I../design/include
-I./
-CFLAGS -lpthread
-LDFLAGS -lpthread
./dpi/common/tcp_server.c
./dpi/jtagdpi/jtagdpi.sv
./dpi/jtagdpi/jtagdpi.c