refine Readme for demo
This commit is contained in:
parent
3ed8011eaa
commit
d8c2a6861b
|
@ -0,0 +1,35 @@
|
|||
# Demo
|
||||
|
||||
## helloworld
|
||||
|
||||
This a demo for llvm build and sim with verilator.
|
||||
|
||||
## jtag
|
||||
|
||||
This is a demo of jtag simulation by openocd running on verilator.
|
||||
|
||||
## install openocd
|
||||
|
||||
```shell
|
||||
git clone https://github.com/riscv/riscv-openocd.git
|
||||
cd riscv-openocd
|
||||
./bootstrap
|
||||
./configure --prefix=$RISCV --enable-remote-bitbang --enable-jtag_vpi --enable-ftdi --enable-jlink
|
||||
make
|
||||
sudo make install
|
||||
```
|
||||
|
||||
## build and install riscv tools
|
||||
|
||||
* Opetion1 :https://github.com/riscv-collab/riscv-gnu-toolchain.git
|
||||
* Opetion2 :
|
||||
|
||||
```bash
|
||||
sudo apt-get install autoconf automake autotools-dev curl libmpc-dev libmpfr-dev libgmp-dev libusb-1.0-0-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev device-tree-compiler pkg-config libexpat-dev libfl-dev
|
||||
git clone https://github.com/chipsalliance/rocket-tools.git
|
||||
git submodule update --init --recursive
|
||||
sudo su
|
||||
export RISCV=/opt/riscv
|
||||
export MAKEFLAGS="-j12"
|
||||
./build-rv32ima.sh
|
||||
```
|
|
@ -1,6 +1,6 @@
|
|||
export RV_ROOT = ${PWD}/../..
|
||||
LLVMINSTALL = /home/colin/develop/llvm-build/install
|
||||
GCC_PREFIX = /opt/riscv/bin/riscv64-unknown-elf
|
||||
GCC_PREFIX = /opt/riscv/bin/riscv32-unknown-elf
|
||||
|
||||
DEMODIR = ${PWD}
|
||||
BUILD_DIR = ${DEMODIR}/build
|
||||
|
@ -69,4 +69,4 @@ build: $(TEST).out
|
|||
help:
|
||||
@echo Possible targets: verilator help clean all verilator-build program.hex
|
||||
|
||||
.PHONY: help clean verilator
|
||||
.PHONY: help clean verilator
|
||||
|
|
|
@ -0,0 +1,18 @@
|
|||
# jtag simulation
|
||||
|
||||
|
||||
## start openocd
|
||||
|
||||
`openocd -d -f swerv.cfg`
|
||||
|
||||
## start gdb
|
||||
|
||||
`/opt/riscv/bin/riscv32-unknown-elf-gdb -ex "target extended-remote :3333"`
|
||||
|
||||
## quick start
|
||||
|
||||
At demo/jtag/
|
||||
|
||||
1. `make all`
|
||||
2. `make openocd`
|
||||
3. `make gdb`
|
|
@ -1,27 +0,0 @@
|
|||
# jtag simulation
|
||||
|
||||
## install openocd
|
||||
|
||||
```shell
|
||||
git clone https://github.com/riscv/riscv-openocd.git
|
||||
cd riscv-openocd
|
||||
./bootstrap
|
||||
./configure --prefix=$RISCV --enable-remote-bitbang --enable-jtag_vpi --enable-ftdi --enable-jlink
|
||||
make
|
||||
sudo make install
|
||||
```
|
||||
## start openocd
|
||||
|
||||
`openocd -d -f swerv.cfg`
|
||||
|
||||
## start gdb
|
||||
|
||||
`/opt/riscv/bin/riscv32-unknown-elf-gdb -ex "target extended-remote :3333"`
|
||||
|
||||
## quick start
|
||||
|
||||
At demo/jtag/
|
||||
|
||||
1. `make all`
|
||||
2. `make openocd`
|
||||
3. `make gdb`
|
Loading…
Reference in New Issue