picorv32/scripts/vivado/synth_soc.tcl

18 lines
308 B
Tcl
Raw Normal View History

2015-06-09 18:45:45 +08:00
read_verilog soc_top.v
read_verilog ../../picorv32.v
read_xdc synth_soc.xdc
2015-06-10 22:48:06 +08:00
synth_design -part xc7a35t-cpg236-1 -top soc_top
2015-06-09 18:45:45 +08:00
opt_design
place_design
route_design
report_utilization
report_timing
write_verilog -force synth_soc.v
2015-06-10 22:48:06 +08:00
write_bitstream -force synth_soc.bit
# write_mem_info -force synth_soc.mmi
2015-06-09 18:45:45 +08:00