2020-09-08 22:00:03 +08:00
|
|
|
[
|
|
|
|
|
{
|
|
|
|
|
"class":"firrtl.transforms.CombinationalPath",
|
2020-10-02 13:14:08 +08:00
|
|
|
"sink":"~EL2_IC_TAG|EL2_IC_TAG>io_test",
|
2020-09-08 22:00:03 +08:00
|
|
|
"sources":[
|
2020-10-05 13:34:05 +08:00
|
|
|
"~EL2_IC_TAG|EL2_IC_TAG>io_ic_wr_en",
|
|
|
|
|
"~EL2_IC_TAG|EL2_IC_TAG>io_ic_debug_way",
|
|
|
|
|
"~EL2_IC_TAG|EL2_IC_TAG>io_ic_rw_addr",
|
|
|
|
|
"~EL2_IC_TAG|EL2_IC_TAG>io_ic_debug_addr",
|
2020-10-02 16:55:38 +08:00
|
|
|
"~EL2_IC_TAG|EL2_IC_TAG>io_ic_debug_wr_en",
|
|
|
|
|
"~EL2_IC_TAG|EL2_IC_TAG>io_ic_debug_tag_array",
|
2020-10-05 13:34:05 +08:00
|
|
|
"~EL2_IC_TAG|EL2_IC_TAG>io_ic_rd_en",
|
|
|
|
|
"~EL2_IC_TAG|EL2_IC_TAG>io_clk_override",
|
|
|
|
|
"~EL2_IC_TAG|EL2_IC_TAG>io_ic_debug_rd_en"
|
2020-09-08 22:00:03 +08:00
|
|
|
]
|
|
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
"class":"firrtl.EmitCircuitAnnotation",
|
|
|
|
|
"emitter":"firrtl.VerilogEmitter"
|
|
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
"class":"firrtl.options.TargetDirAnnotation",
|
|
|
|
|
"directory":"."
|
|
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
"class":"firrtl.options.OutputAnnotationFileAnnotation",
|
|
|
|
|
"file":"EL2_IC_TAG"
|
|
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
"class":"firrtl.transforms.BlackBoxTargetDirAnno",
|
|
|
|
|
"targetDir":"."
|
|
|
|
|
}
|
|
|
|
|
]
|
