Quasar 2.0 Final
This commit is contained in:
parent
edb9e98a90
commit
0a143828eb
|
@ -18,83 +18,83 @@ class quasar_wrapper extends Module with lib with RequireAsyncReset {
|
||||||
val sb_brg = bridge_gen(SB_BUS_TAG , false)
|
val sb_brg = bridge_gen(SB_BUS_TAG , false)
|
||||||
val dma_brg = bridge_gen(DMA_BUS_TAG, true)
|
val dma_brg = bridge_gen(DMA_BUS_TAG, true)
|
||||||
|
|
||||||
val lsu_bus_clk_en = Input(Bool())
|
val lsu_bus_clk_en = Input(Bool())
|
||||||
val ifu_bus_clk_en = Input(Bool())
|
val ifu_bus_clk_en = Input(Bool())
|
||||||
val dbg_bus_clk_en = Input(Bool())
|
val dbg_bus_clk_en = Input(Bool())
|
||||||
val dma_bus_clk_en = Input(Bool())
|
val dma_bus_clk_en = Input(Bool())
|
||||||
|
|
||||||
val timer_int = Input(Bool())
|
val timer_int = Input(Bool())
|
||||||
val soft_int = Input(Bool())
|
val soft_int = Input(Bool())
|
||||||
|
|
||||||
val extintsrc_req = Input(UInt(PIC_TOTAL_INT.W))
|
val extintsrc_req = Input(UInt(PIC_TOTAL_INT.W))
|
||||||
|
|
||||||
val dec_tlu_perfcnt0 = Output(Bool())
|
val dec_tlu_perfcnt0 = Output(Bool())
|
||||||
val dec_tlu_perfcnt1 = Output(Bool())
|
val dec_tlu_perfcnt1 = Output(Bool())
|
||||||
val dec_tlu_perfcnt2 = Output(Bool())
|
val dec_tlu_perfcnt2 = Output(Bool())
|
||||||
val dec_tlu_perfcnt3 = Output(Bool())
|
val dec_tlu_perfcnt3 = Output(Bool())
|
||||||
|
|
||||||
val jtag_tck = Input(Clock())
|
val jtag_tck = Input(Clock())
|
||||||
val jtag_tms = Input(Bool())
|
val jtag_tms = Input(Bool())
|
||||||
val jtag_tdi = Input(Bool())
|
val jtag_tdi = Input(Bool())
|
||||||
val jtag_trst_n = Input(Bool())
|
val jtag_trst_n = Input(Bool())
|
||||||
val jtag_tdo = Output(Bool())
|
val jtag_tdo = Output(Bool())
|
||||||
|
|
||||||
val core_id = Input(UInt(28.W))
|
val core_id = Input(UInt(28.W))
|
||||||
|
|
||||||
val mpc_debug_halt_req = Input(Bool())
|
val mpc_debug_halt_req = Input(Bool())
|
||||||
val mpc_debug_run_req = Input(Bool())
|
val mpc_debug_run_req = Input(Bool())
|
||||||
val mpc_reset_run_req = Input(Bool())
|
val mpc_reset_run_req = Input(Bool())
|
||||||
val mpc_debug_halt_ack = Output(Bool())
|
val mpc_debug_halt_ack = Output(Bool())
|
||||||
val mpc_debug_run_ack = Output(Bool())
|
val mpc_debug_run_ack = Output(Bool())
|
||||||
val debug_brkpt_status = Output(Bool())
|
val debug_brkpt_status = Output(Bool())
|
||||||
|
|
||||||
val i_cpu_halt_req = Input(Bool())
|
val i_cpu_halt_req = Input(Bool())
|
||||||
val i_cpu_run_req = Input(Bool())
|
val i_cpu_run_req = Input(Bool())
|
||||||
val o_cpu_halt_ack = Output(Bool())
|
val o_cpu_halt_ack = Output(Bool())
|
||||||
val o_cpu_halt_status = Output(Bool())
|
val o_cpu_halt_status = Output(Bool())
|
||||||
val o_debug_mode_status = Output(Bool())
|
val o_debug_mode_status = Output(Bool())
|
||||||
val o_cpu_run_ack = Output(Bool())
|
val o_cpu_run_ack = Output(Bool())
|
||||||
val mbist_mode = Input(Bool())
|
val mbist_mode = Input(Bool())
|
||||||
|
|
||||||
val dccm_ext_in_pkt = Input(new ext_in_pkt_t(DCCM_NUM_BANKS))
|
val dccm_ext_in_pkt = Input(new ext_in_pkt_t(DCCM_NUM_BANKS))
|
||||||
val iccm_ext_in_pkt = Input(new ext_in_pkt_t(ICCM_NUM_BANKS))
|
val iccm_ext_in_pkt = Input(new ext_in_pkt_t(ICCM_NUM_BANKS))
|
||||||
val ic_data_ext_in_pkt = Input(Vec(ICACHE_NUM_WAYS,new ext_in_pkt_t(ICACHE_NUM_WAYS)))
|
val ic_data_ext_in_pkt = Input(Vec(ICACHE_NUM_WAYS,new ext_in_pkt_t(ICACHE_NUM_WAYS)))
|
||||||
val ic_tag_ext_in_pkt = Input(new ext_in_pkt_t(ICACHE_NUM_WAYS))
|
val ic_tag_ext_in_pkt = Input(new ext_in_pkt_t(ICACHE_NUM_WAYS))
|
||||||
val rv_trace_pkt = new trace_pkt_t()
|
val rv_trace_pkt = new trace_pkt_t()
|
||||||
val scan_mode = Input(Bool())
|
val scan_mode = Input(Bool())
|
||||||
|
|
||||||
})
|
})
|
||||||
|
|
||||||
val mem = Module(new quasar.mem())
|
val mem = Module(new quasar.mem())
|
||||||
val dmi_wrapper = Module(new dmi_wrapper())
|
val dmi_wrapper = Module(new dmi_wrapper())
|
||||||
val core = Module(new quasar())
|
val core = Module(new quasar())
|
||||||
core.io.scan_mode := io.scan_mode
|
core.io.scan_mode := io.scan_mode
|
||||||
dmi_wrapper.io.trst_n := io.jtag_trst_n
|
dmi_wrapper.io.trst_n := io.jtag_trst_n
|
||||||
dmi_wrapper.io.tck := io.jtag_tck
|
dmi_wrapper.io.tck := io.jtag_tck
|
||||||
dmi_wrapper.io.tms := io.jtag_tms
|
dmi_wrapper.io.tms := io.jtag_tms
|
||||||
dmi_wrapper.io.tdi := io.jtag_tdi
|
dmi_wrapper.io.tdi := io.jtag_tdi
|
||||||
dmi_wrapper.io.core_clk := clock
|
dmi_wrapper.io.core_clk := clock
|
||||||
dmi_wrapper.io.jtag_id := io.jtag_id
|
dmi_wrapper.io.jtag_id := io.jtag_id
|
||||||
dmi_wrapper.io.rd_data := core.io.dmi_reg_rdata
|
dmi_wrapper.io.rd_data := core.io.dmi_reg_rdata
|
||||||
dmi_wrapper.io.core_rst_n := io.dbg_rst_l
|
dmi_wrapper.io.core_rst_n := io.dbg_rst_l
|
||||||
core.io.dmi_reg_wdata := dmi_wrapper.io.reg_wr_data
|
core.io.dmi_reg_wdata := dmi_wrapper.io.reg_wr_data
|
||||||
core.io.dmi_reg_addr := dmi_wrapper.io.reg_wr_addr
|
core.io.dmi_reg_addr := dmi_wrapper.io.reg_wr_addr
|
||||||
core.io.dmi_reg_en := dmi_wrapper.io.reg_en
|
core.io.dmi_reg_en := dmi_wrapper.io.reg_en
|
||||||
core.io.dmi_reg_wr_en := dmi_wrapper.io.reg_wr_en
|
core.io.dmi_reg_wr_en := dmi_wrapper.io.reg_wr_en
|
||||||
io.jtag_tdo := dmi_wrapper.io.tdo
|
io.jtag_tdo := dmi_wrapper.io.tdo
|
||||||
|
|
||||||
// Memory signals
|
// Memory signals
|
||||||
mem.io.dccm_clk_override := core.io.dccm_clk_override
|
mem.io.dccm_clk_override := core.io.dccm_clk_override
|
||||||
mem.io.icm_clk_override := core.io.icm_clk_override
|
mem.io.icm_clk_override := core.io.icm_clk_override
|
||||||
mem.io.dec_tlu_core_ecc_disable := core.io.dec_tlu_core_ecc_disable
|
mem.io.dec_tlu_core_ecc_disable := core.io.dec_tlu_core_ecc_disable
|
||||||
mem.io.dccm <> core.io.dccm
|
mem.io.dccm <> core.io.dccm
|
||||||
mem.io.rst_l := core.io.core_rst_l
|
mem.io.rst_l := core.io.core_rst_l
|
||||||
mem.io.clk := core.io.active_l2clk
|
mem.io.clk := core.io.active_l2clk
|
||||||
mem.io.scan_mode := io.scan_mode
|
mem.io.scan_mode := io.scan_mode
|
||||||
mem.io.dccm_ext_in_pkt := io.dccm_ext_in_pkt
|
mem.io.dccm_ext_in_pkt := io.dccm_ext_in_pkt
|
||||||
mem.io.iccm_ext_in_pkt := io.iccm_ext_in_pkt
|
mem.io.iccm_ext_in_pkt := io.iccm_ext_in_pkt
|
||||||
mem.io.ic_data_ext_in_pkt := io.ic_data_ext_in_pkt
|
mem.io.ic_data_ext_in_pkt := io.ic_data_ext_in_pkt
|
||||||
mem.io.ic_tag_ext_in_pkt := io.ic_tag_ext_in_pkt
|
mem.io.ic_tag_ext_in_pkt := io.ic_tag_ext_in_pkt
|
||||||
// Memory outputs
|
// Memory outputs
|
||||||
core.io.dbg_rst_l := io.dbg_rst_l
|
core.io.dbg_rst_l := io.dbg_rst_l
|
||||||
core.io.ic <> mem.io.ic
|
core.io.ic <> mem.io.ic
|
||||||
|
@ -115,7 +115,7 @@ class quasar_wrapper extends Module with lib with RequireAsyncReset {
|
||||||
else {
|
else {
|
||||||
core.io.ifu_ahb <> io.ifu_brg
|
core.io.ifu_ahb <> io.ifu_brg
|
||||||
core.io.lsu_ahb <> io.lsu_brg
|
core.io.lsu_ahb <> io.lsu_brg
|
||||||
core.io.sb_ahb <> io.sb_brg
|
core.io.sb_ahb <> io.sb_brg
|
||||||
core.io.dma_ahb <> io.dma_brg
|
core.io.dma_ahb <> io.dma_brg
|
||||||
|
|
||||||
core.io.lsu_axi <> 0.U.asTypeOf(core.io.lsu_axi)
|
core.io.lsu_axi <> 0.U.asTypeOf(core.io.lsu_axi)
|
||||||
|
@ -131,13 +131,13 @@ class quasar_wrapper extends Module with lib with RequireAsyncReset {
|
||||||
|
|
||||||
// external halt/run interface
|
// external halt/run interface
|
||||||
core.io.i_cpu_halt_req := io.i_cpu_halt_req
|
core.io.i_cpu_halt_req := io.i_cpu_halt_req
|
||||||
core.io.i_cpu_run_req := io.i_cpu_run_req
|
core.io.i_cpu_run_req := io.i_cpu_run_req
|
||||||
core.io.core_id := io.core_id
|
core.io.core_id := io.core_id
|
||||||
|
|
||||||
// external MPC halt/run interface
|
// external MPC halt/run interface
|
||||||
core.io.mpc_debug_halt_req := io.mpc_debug_halt_req
|
core.io.mpc_debug_halt_req := io.mpc_debug_halt_req
|
||||||
core.io.mpc_debug_run_req := io.mpc_debug_run_req
|
core.io.mpc_debug_run_req := io.mpc_debug_run_req
|
||||||
core.io.mpc_reset_run_req := io.mpc_reset_run_req
|
core.io.mpc_reset_run_req := io.mpc_reset_run_req
|
||||||
|
|
||||||
core.io.lsu_bus_clk_en := io.lsu_bus_clk_en
|
core.io.lsu_bus_clk_en := io.lsu_bus_clk_en
|
||||||
core.io.ifu_bus_clk_en := io.ifu_bus_clk_en
|
core.io.ifu_bus_clk_en := io.ifu_bus_clk_en
|
||||||
|
@ -145,22 +145,21 @@ class quasar_wrapper extends Module with lib with RequireAsyncReset {
|
||||||
core.io.dma_bus_clk_en := io.dma_bus_clk_en
|
core.io.dma_bus_clk_en := io.dma_bus_clk_en
|
||||||
|
|
||||||
core.io.timer_int := io.timer_int
|
core.io.timer_int := io.timer_int
|
||||||
core.io.soft_int := io.soft_int
|
core.io.soft_int := io.soft_int
|
||||||
core.io.extintsrc_req := io.extintsrc_req
|
core.io.extintsrc_req := io.extintsrc_req
|
||||||
|
|
||||||
|
|
||||||
// Outputs
|
// Outputs
|
||||||
io.rv_trace_pkt <> core.io.rv_trace_pkt
|
io.rv_trace_pkt <> core.io.rv_trace_pkt
|
||||||
|
|
||||||
// external halt/run interface
|
// external halt/run interface
|
||||||
io.o_cpu_halt_ack := core.io.o_cpu_halt_ack
|
io.o_cpu_halt_ack := core.io.o_cpu_halt_ack
|
||||||
io.o_cpu_halt_status := core.io.o_cpu_halt_status
|
io.o_cpu_halt_status := core.io.o_cpu_halt_status
|
||||||
io.o_cpu_run_ack := core.io.o_cpu_run_ack
|
io.o_cpu_run_ack := core.io.o_cpu_run_ack
|
||||||
io.o_debug_mode_status := core.io.o_debug_mode_status
|
io.o_debug_mode_status := core.io.o_debug_mode_status
|
||||||
|
|
||||||
io.mpc_debug_halt_ack := core.io.mpc_debug_halt_ack
|
io.mpc_debug_halt_ack := core.io.mpc_debug_halt_ack
|
||||||
io.mpc_debug_run_ack := core.io.mpc_debug_run_ack
|
io.mpc_debug_run_ack := core.io.mpc_debug_run_ack
|
||||||
io.debug_brkpt_status := core.io.debug_brkpt_status
|
io.debug_brkpt_status := core.io.debug_brkpt_status
|
||||||
|
|
||||||
io.dec_tlu_perfcnt0 := core.io.dec_tlu_perfcnt0
|
io.dec_tlu_perfcnt0 := core.io.dec_tlu_perfcnt0
|
||||||
io.dec_tlu_perfcnt1 := core.io.dec_tlu_perfcnt1
|
io.dec_tlu_perfcnt1 := core.io.dec_tlu_perfcnt1
|
||||||
|
|
Loading…
Reference in New Issue