colin
/
risc-v-tlm
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
296 Commits 1 Branch 0 Tags 2.1 MiB
Commit Graph

296 Commits

Author SHA1 Message Date
mariusmonton aa526943b9 Added instructions to pass riscv-tests 2018-10-15 13:51:41 +02:00
mariusmonton f17b3b75d5 new setters to Instruction class 2018-10-10 18:58:08 +02:00
mariusmonton 08044ac626 * Instruction: changed name to accessors 
* CPU: moved huge switch case to a new function
* Execute: changed to use instruction new accessors
 2018-10-10 12:08:53 +02:00
mariusmonton 744a2010a5 typo 2018-10-08 12:35:07 +02:00
mariusmonton 557e3c1ba4 old folders removed 2018-10-06 22:20:02 +02:00
mariusmonton d405857f25 Moved C and ASM code to tests folder 2018-10-06 22:19:29 +02:00
mariusmonton 2a56493fc4 more badges 2018-09-27 20:26:17 +02:00
mariusmonton 912ee3a44e added twitter address 2018-09-27 16:15:59 +02:00
mariusmonton 0f0205709b hard link 2018-09-27 15:11:02 +02:00
mariusmonton 0787a7577f added travis status 2018-09-27 15:10:06 +02:00
mariusmonton f177f79dcc errors 2018-09-27 15:02:33 +02:00
mariusmonton f938bfad4e changed to std11 c++ version 2018-09-27 14:58:39 +02:00
mariusmonton af2f6d6bd6 errors 2018-09-27 14:36:54 +02:00
mariusmonton 70de804983 non-static data intialization removed, moved to constructor 2018-09-27 14:32:40 +02:00
mariusmonton 2cf3694691 relative path to systemc 2018-09-27 14:26:01 +02:00
mariusmonton 4467fb29f9 errors 2018-09-27 14:11:06 +02:00
mariusmonton a80d33a04e errors 2018-09-27 14:07:50 +02:00
mariusmonton 1345f9cd08 errors 2018-09-27 14:03:22 +02:00
mariusmonton 8418594651 added travis file 2018-09-27 13:38:16 +02:00
mariusmonton e1db658f75 Module renamed 2018-09-21 13:06:51 +02:00
mariusmonton a5773202e1 renamed RISC_V_execute to Execute 2018-09-21 13:05:42 +02:00
mariusmonton 2920415d93 added hierarchy image 2018-09-21 12:17:31 +02:00
mariusmonton afbf317941 updated documentation 2018-09-21 11:23:31 +02:00
mariusmonton e6b95298cd new C examples ,modified Makefile 2018-09-21 09:26:02 +02:00
mariusmonton 4ba8b1bbb7 Added better PC control 2018-09-21 09:25:47 +02:00
mariusmonton dcd3a8c3fe better log output 2018-09-21 09:25:27 +02:00
mariusmonton 21003e2fa9 remove unused SC_THREAD 2018-09-21 09:24:49 +02:00
mariusmonton 406d498209 added PC control 2018-09-21 09:24:25 +02:00
mariusmonton 981b84a5eb Better register dump 2018-09-20 15:29:22 +02:00
mariusmonton 66b27f7613 innecessary file 2018-09-20 12:24:48 +02:00
mariusmonton 9961f080c9 examples updated 2018-09-20 12:24:07 +02:00
mariusmonton 11fae01cba Changed memory to be addressable to byte instead to word (32bits) 2018-09-20 12:22:13 +02:00
mariusmonton 8e8418e3e2 Better logging output 2018-09-20 12:21:15 +02:00
mariusmonton a5cc9d60d2 updated with C examples 2018-09-20 00:06:25 +02:00
mariusmonton ea116f90e9 ASM examples updated 2018-09-19 23:52:48 +02:00
mariusmonton 17ac1ae411 C code examples 2018-09-19 23:51:56 +02:00
mariusmonton 7910a061bc updated README and minor changes 2018-09-19 23:51:01 +02:00
mariusmonton 8dcbf09589 Lot of changes: 
* memory module parses 03 field and sets Program Counter (PC) to right value
* almost all RV32I instructions implemented
* added Trace module to mimic ARM ITM module
* added BusCtrl module as bus controler (very simple) to allow CPU & RISC_V_execute to access memory & peripherals
* lot of minor changes
 2018-09-19 23:44:38 +02:00
mariusmonton 79cff335e3 updated 2018-09-17 12:35:52 +02:00
mariusmonton d0806a5759 added missing Load/Store instructions 2018-09-17 12:35:36 +02:00
mariusmonton 1c9bfe8c60 Added Data Memory bus. Implemented LW & SW instructions. 2018-09-17 12:21:26 +02:00
mariusmonton c5ec56ec08 Added -O3 optimization option to g++ 2018-09-15 11:43:33 +02:00
mariusmonton 53b6234ecb minor changes 2018-09-12 13:08:48 +02:00
mariusmonton 7254794fcd benchmark 2018-09-11 23:34:30 +02:00
mariusmonton 35e688837a initial import 2018-09-10 18:44:54 +02:00
Màrius Montón 26e67681f0
Initial commit 2018-09-10 18:41:14 +02:00