mariusmonton
|
111bf08297
|
added ISR register to vPortSetupTimer() function
|
2019-02-11 20:36:16 +01:00 |
mariusmonton
|
d62892e3dc
|
minor changes, better code
|
2019-02-11 20:26:23 +01:00 |
mariusmonton
|
1c50b22c27
|
FreeRTOS portable files for this simulator
|
2019-02-11 20:12:30 +01:00 |
mariusmonton
|
a8943a111f
|
enable interrupts writing to mstatus
|
2019-01-22 19:31:13 +01:00 |
mariusmonton
|
d6f774eaea
|
Timer module test
|
2019-01-22 18:29:12 +01:00 |
mariusmonton
|
e9ef03890f
|
fixed ISR memory alignement
|
2019-01-22 13:26:41 +01:00 |
mariusmonton
|
64030a7cc3
|
fixed Makefile errors
|
2019-01-13 18:20:02 +01:00 |
mariusmonton
|
d875dc2cd3
|
comparator value explained
|
2019-01-13 01:33:28 +01:00 |
mariusmonton
|
a4a1be7386
|
IRQ implemented
|
2019-01-13 01:30:49 +01:00 |
mariusmonton
|
532d9f7c85
|
fixed compiling options
|
2019-01-09 23:03:08 +01:00 |
mariusmonton
|
9cd354b822
|
C examples halts simulation
|
2018-11-19 17:22:18 +01:00 |
mariusmonton
|
1fcbcf500b
|
typos 6 minor changes
|
2018-11-11 11:12:12 +01:00 |
mariusmonton
|
ecb26b87de
|
last test, using glibc library
|
2018-10-15 17:36:07 +02:00 |
mariusmonton
|
d405857f25
|
Moved C and ASM code to tests folder
|
2018-10-06 22:19:29 +02:00 |