Luke Wren bf38d93d33 Remove references to AHB-Lite, describe buses as (a subset of) AHB5		2022-08-28 14:15:20 +01:00
..
bitmanip-random	Add Zbkb to bitmanip tests and regenerate vectors	2022-05-21 17:15:46 +01:00
common	Add top/bottom-half IRQ test	2022-08-10 00:09:13 +01:00
coremark	Add missing ebreaku field to dcsr (U-mode counterpart to ebreakm)	2022-07-30 17:31:53 +01:00
dhrystone	Add zicsr to march in makefiles	2022-05-24 16:17:54 +01:00
embench	Add missing ebreaku field to dcsr (U-mode counterpart to ebreakm)	2022-07-30 17:31:53 +01:00
hello_multicore	Add minimal multicore launch code	2021-12-17 01:24:11 +00:00
hellow	Add zicsr to march in makefiles	2022-05-24 16:17:54 +01:00
riscv-compliance	Remove the halfword fetch thing, was only really useful on RISCBoy	2022-04-02 10:54:16 +01:00
riscv-tests	Bump riscv-tests: enable hardware instruction breakpoints in hardware tests	2022-08-27 17:05:02 +01:00
rvcpp	Organise test directory into formal and sim	2021-05-23 07:42:35 +01:00
rvpy	Make rvpy IO output look exactly like tb_cxxrtl (bringing up embench)	2022-07-06 23:53:11 +01:00
sw_testcases	Update CSR readability/writability tests for new CSRs	2022-08-22 08:50:57 +01:00
tb_cxxrtl	Remove references to AHB-Lite, describe buses as (a subset of) AHB5	2022-08-28 14:15:20 +01:00