Luke Wren e68d8a6cd6 Fix two frontend bugs: possibility for fetch to be blocked at CIR whilst also not going to FIFO (fixed by making those signals the complement of each other) and typo in the shift value for shifting into a CIR with 32 bits of contents, which is only reachable via a CIR-locked branch to an unaligned address.		2022-06-13 01:23:32 +01:00
..
hazard3_rvfi.f	Use .f for riscv-formal tb dependencies, small reshuffling of directories	2021-05-30 09:44:57 +01:00
hazard3_rvfi_monitor.vh	Fix two frontend bugs: possibility for fetch to be blocked at CIR whilst also not going to FIFO (fixed by making those signals the complement of each other) and typo in the shift value for shifting into a CIR with 32 bits of contents, which is only reachable via a CIR-locked branch to an unaligned address.	2022-06-13 01:23:32 +01:00
hazard3_rvfi_wrapper.v	Connect or tie off missing ports on RVFI wrapper	2022-04-12 13:27:03 +01:00