Commit Graph

15 Commits

Author SHA1 Message Date
Joseph Rahmeh e494ab6c9b Release 1.2 2020-03-30 14:00:19 -07:00
Joseph Rahmeh 062c27e9cb Updated PRM fo release 1.2 2020-03-30 07:24:39 -07:00
Joseph Rahmeh 179469ea5b Release 1.2 2020-03-27 13:38:09 -07:00
Joseph Rahmeh dfc027b4a5 Release 1.1 2020-03-05 13:47:00 -08:00
Joseph Rahmeh 5b42a1038a Renamed PRM file. 2020-03-05 12:53:19 -08:00
Joseph Rahmeh 1aec19e556 Release 1.1 2020-03-04 18:39:07 -08:00
Joseph Rahmeh baedad0741 Added new files for release 1.1 2020-03-04 18:37:08 -08:00
Joseph Rahmeh 1d2db09a2b Release 1.1 2020-03-04 15:36:01 -08:00
aprnath a49b298b4a
Merge pull request #2 from chipsalliance/fusesoc
Add FuseSoC support for SweRV EL2
2020-03-03 14:26:30 -05:00
Olof Kindgren a08b395d8c Add FuseSoC support for SweRV EL2
This adds an initial FuseSoC core description file for SweRV EL2.

In addition to the core file there is also a python wrapper for
the core configuration (configs/swerv_config_gen.py) that is used
as a FuseSoC generator. There is also a tcl file (tools/vivado.tcl)
with Vivado-specific options that FuseSoC will pick up automatically
when Vivado is used.

It has been successfully tested in a modified SweRVolf SoC to boot
Zephyr OS in a Verilator simulation and on the Nexys A7 FPGA board.

TODO:

- Add target for running the bundled SweRV EL2 testbench
- Add Model/Questasim support
2020-01-31 10:36:53 +01:00
Joseph Rahmeh cd8ec04439 Added .gitignore. 2020-01-24 06:57:16 -08:00
tmw-wdc 1cf874e09d Update RISC-V SweRV EL2 PRM.pdf
Updated footer
2020-01-23 16:42:59 -08:00
Joseph Rahmeh 7a48835c4e Initial checkin. 2020-01-22 14:22:50 -08:00
jrahmeh 83c5a4f97a
Update README.md 2020-01-09 16:16:59 -06:00
jrahmeh 25593b49dc
Initial commit 2020-01-09 16:16:40 -06:00