Clifford Wolf
|
f52f36762e
|
Update riscv-gnu-toolchain to 1b80cbe
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-04-03 20:14:17 +02:00 |
|
Clifford Wolf
|
dda7db273d
|
Add missing "volatile" to "asm" statements
|
2017-10-30 11:22:54 +01:00 |
|
Clifford Wolf
|
3675375072
|
Update riscv-gnu-toolchain to git rev 0c8f87d
|
2017-04-07 11:43:05 +02:00 |
|
Clifford Wolf
|
70f3c33ac8
|
Add newlib linker info to README file
|
2017-01-15 14:38:27 +01:00 |
|
Clifford Wolf
|
4e6cad88bc
|
Added riscv.ld linker script (static entry point at 0x10000)
|
2017-01-13 17:04:22 +01:00 |
|
Clifford Wolf
|
f29376ac22
|
assembler support for custom0 is deprecated, using cpp macros now
|
2016-12-09 14:48:37 +01:00 |
|
Clifford Wolf
|
517f5ab28b
|
Fixed bug in test firmware IRQ handling
|
2016-08-29 23:37:17 +02:00 |
|
Clifford Wolf
|
7094e61af7
|
Added tracer support (under construction)
|
2016-08-25 14:15:42 +02:00 |
|
Clifford Wolf
|
f4bb91b060
|
RISC-V ISA 2.1 now calls "sbreak" officially "ebreak"
|
2016-06-06 10:46:52 +02:00 |
|
Clifford Wolf
|
490a734519
|
Encode in q0 LSB if interrupted instruction is compressed
|
2016-06-01 12:39:00 +02:00 |
|
Clifford Wolf
|
d72b25993c
|
Fixed irq.c instr decoder for compressed isa
|
2016-05-31 16:57:45 +02:00 |
|
Clifford Wolf
|
00dd6ac38e
|
Added ENABLE_DIV and picorv32_pcpi_div
|
2016-04-10 16:54:35 +02:00 |
|
Clifford Wolf
|
d7894ca41a
|
Merge branch 'master' into compressed
Conflicts:
picorv32.v
|
2016-02-03 16:21:53 +01:00 |
|
Clifford Wolf
|
45d117fb87
|
Added ENABLE_FASTIRQ switch in start.S
|
2016-01-21 11:58:38 +01:00 |
|
Clifford Wolf
|
5953e57899
|
Towards compressed ISA support
|
2015-11-20 16:45:09 +01:00 |
|
Clifford Wolf
|
d8ffbf044a
|
Test firmware: Added print_hex() digits arg
|
2015-11-19 14:01:16 +01:00 |
|
Clifford Wolf
|
9d5f8ad8e6
|
Towards compressed ISA support
|
2015-11-19 04:02:00 +01:00 |
|
Clifford Wolf
|
89abd9a957
|
Improvements in firmware/sections.lds
|
2015-10-30 15:58:29 +01:00 |
|
Clifford Wolf
|
3cb910cd51
|
Added regions to firmware/sections.lds
|
2015-10-30 15:52:40 +01:00 |
|
Clifford Wolf
|
8d1956f0da
|
Using "#!/usr/bin/env python3"
|
2015-08-22 09:54:21 +02:00 |
|
Clifford Wolf
|
d8c3157bf8
|
Improved firmware for vivado "system" example
|
2015-07-16 11:11:45 +02:00 |
|
Clifford Wolf
|
21da66db68
|
c++/c99-style for loops in firmware
|
2015-07-04 11:47:43 +02:00 |
|
Clifford Wolf
|
91f75bdf1f
|
Turned gcc warnings up to eleven
Patch by Larry Doolittle
|
2015-07-04 11:47:19 +02:00 |
|
Clifford Wolf
|
c48a3b2434
|
Removed trailing whitespaces
|
2015-07-02 10:49:35 +02:00 |
|
Clifford Wolf
|
084056f729
|
Unsigned arguments for print_dec()
Patch by Larry Doolittle
|
2015-07-02 10:46:21 +02:00 |
|
Clifford Wolf
|
46026ba985
|
Added ENABLE_IRQ_QREGS and ENABLE_IRQ_TIMER
|
2015-06-28 22:09:51 +02:00 |
|
Clifford Wolf
|
e5e5494ca2
|
Improved start.S IRQ code
|
2015-06-28 20:52:52 +02:00 |
|
Clifford Wolf
|
e34dcf77e3
|
Fixed typo in firmware/start.S
|
2015-06-28 14:56:26 +02:00 |
|
Clifford Wolf
|
1f99de5117
|
Improvements in picorv32_pcpi_mul
|
2015-06-28 13:07:50 +02:00 |
|
Clifford Wolf
|
923ac360ff
|
More README stuff
|
2015-06-28 12:20:23 +02:00 |
|
Clifford Wolf
|
818faffe25
|
Improved IRQ documentation, added assembler macros
|
2015-06-28 02:10:45 +02:00 |
|
Clifford Wolf
|
d0100f72b5
|
Added ENABLE defines for individual tests
|
2015-06-27 22:31:24 +02:00 |
|
Clifford Wolf
|
7b17773bfc
|
Added mul tests from riscv-tests
|
2015-06-27 22:18:24 +02:00 |
|
Clifford Wolf
|
0be990bd04
|
Added Pico Co-Processor Interface (PCPI)
|
2015-06-26 23:15:35 +02:00 |
|
Clifford Wolf
|
d4331491a8
|
Test firmware refactoring
|
2015-06-26 23:15:30 +02:00 |
|
Clifford Wolf
|
5d4ce82050
|
Implemented waitirq instruction
|
2015-06-26 10:39:08 +02:00 |
|
Clifford Wolf
|
9a4a06d981
|
Refactoring of IRQ handling
|
2015-06-26 10:03:37 +02:00 |
|
Clifford Wolf
|
23b700cf73
|
Added basic IRQ support
|
2015-06-25 14:08:39 +02:00 |
|
Clifford Wolf
|
e84f044bc5
|
Major redesign of main FSM
|
2015-06-07 11:49:47 +02:00 |
|
Clifford Wolf
|
77ba5a1897
|
Initial import
|
2015-06-06 14:14:32 +02:00 |