colin
/
picorv32
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
633 Commits 2 Branches 0 Tags 1 MiB
Commit Graph

31 Commits

Author SHA1 Message Date
colin.liang f6b14b047b Refine memory interface. Change start addr from 10000 to 0. 2023-01-18 21:09:57 +08:00
colin.liang 780c18e008 Remove debug function. 2023-01-17 21:04:09 +08:00
colin.liang dfc2c47327 Refine memory interface. 2023-01-17 20:39:24 +08:00
colin.liang b03844d9ac remove irq in testbench. 2023-01-17 13:01:41 +08:00
colin.liang dcab0c3178 Delete trace code in picorv. 2023-01-17 13:00:31 +08:00
colin.liang ef6fb8848f Remove irq support. 2023-01-16 20:41:28 +08:00
colin.liang 2b3f3d3f3d Move debug from core to test bench. 2023-01-13 16:11:36 +08:00
colin.liang 287e1416ea Add console.log output. 2023-01-13 15:46:50 +08:00
colin.liang eab4b918b9 Refine testbench.v. 2023-01-13 14:59:49 +08:00
colin.liang e44af58d63 Refine hex file index from verialtor c code. 2023-01-13 14:49:21 +08:00
colin.liang ce40766cbd Refine tester. test common and dhry at the same time. 2023-01-12 21:18:03 +08:00
colin.liang 9adf1c0029 Remove Config of IRQ, Use reg module from latch. 2023-01-12 17:02:34 +08:00
colin.liang 9c0d7d7593 Remove MUL DIV config paremeter. 2023-01-12 16:27:05 +08:00
colin.liang 8b3d3390f5 Remove CATCH_MISALIGN CATCH_ILLINSN. 2023-01-12 16:05:34 +08:00
colin.liang f714dd5da4 Change stackpoint to h0001_0000. 2023-01-10 20:28:17 +08:00
colin.liang a015d7d595 Remove no use default config. 2023-01-10 19:59:13 +08:00
colin.liang d1b0213ff0 Default donot use compress isa. 2023-01-10 19:56:05 +08:00
colin.liang d4ce161c1c format testbench. 2023-01-10 15:44:16 +08:00
colin.liang 42e498aa28 mv from picorv to testbench 2023-01-10 15:43:08 +08:00
colin.liang 0e6103f51f Remove wb RAM. 2023-01-09 20:05:40 +08:00
Clifford Wolf 3f9b5048bc Fix initialization of "irq" in verilog testbench 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-09-22 13:59:43 +02:00
Clifford Wolf 392ee1dd91 Improve test firmware, increase testbench memory size to 128kB 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-09-12 10:50:45 +02:00
Clifford Wolf 3d36751b88 Do not peek into core for cycle count in WB testbench 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-06-03 08:17:08 +02:00
Olof Kindgren f1949e9bf1 testbench_wb: Add proper attribution for wb_ram module 2017-12-27 20:38:19 +01:00
Olof Kindgren 0495ce8b5a testbench_wb: Load firmware with plusarg instead of parameter 2017-12-27 20:32:33 +01:00
Clifford Wolf 98ee8098b9 Add testbench_ez 2017-07-27 21:36:38 +02:00
Antony Pavlov 7c852571f0 testbench_wb.v: unify verbose output with axi testbench 
Unification of testbench output makes it possible to use the diff
utility for comparing testbench instruction traces.

Alas the testbench and testbench_wb traces are differ
because of interrupts, e.g.

    picorv32$ make testbench_wb.vvp
    iverilog -o testbench_wb.vvp -DCOMPRESSED_ISA -DRISCV_FORMAL testbench_wb.v picorv32.v
    chmod -x testbench_wb.vvp
    picorv32$ make testbench.vvp
    iverilog -o testbench.vvp -DCOMPRESSED_ISA -DRISCV_FORMAL testbench.v picorv32.v
    chmod -x testbench.vvp
    picorv32$ vvp -N testbench_wb.vvp +verbose | head -n 856 > /tmp/testbench_wb.log
    picorv32$ vvp -N testbench.vvp +verbose | head -n 856 > /tmp/testbench.log
    picorv32$ diff -u /tmp/testbench.log /tmp/testbench_wb.log
    --- /tmp/testbench.log  2017-04-06 06:56:06.079804549 +0300
    +++ /tmp/testbench_wb.log       2017-04-06 06:55:58.763485130 +0300
    @@ -850,7 +850,7 @@
     RD: ADDR=000056a0 DATA=00000013 INSN
     RD: ADDR=000056a4 DATA=fff00113 INSN
     RD: ADDR=000056a8 DATA=00000013 INSN
    -RD: ADDR=000056ac DATA=14208463 INSN  <--- testbench: no interrupt
    -RD: ADDR=000056b0 DATA=00120213 INSN
    -RD: ADDR=000056b4 DATA=00200293 INSN
    -RD: ADDR=000056b8 DATA=fe5212e3 INSN
    +RD: ADDR=00000010 DATA=0200a10b INSN  <--- testbench_wb: interrupt
    +RD: ADDR=00000014 DATA=0201218b INSN
    +RD: ADDR=00000018 DATA=000000b7 INSN
    +RD: ADDR=0000001c DATA=16008093 INSN

Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
 2017-04-06 06:56:39 +03:00
Antony Pavlov dded496cfb testbench_wb.v: drop unused stuff 
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
 2017-03-17 07:00:33 +03:00
Antony Pavlov 0967a39c1d testbench_wb.v: fix output stuff 
This patch fixes wishbone testbench output issue:
'DNNE' instead of 'DONE', i.e.

    Cycle counter ......... 546536
    Instruction counter .... 69770
    CPI: 7.83
    DNNE

    ------------------------------------------------------------
    EBREAK instruction at 0x000006C4

Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
 2017-03-15 07:10:37 +03:00
Clifford Wolf 3495604877 Fix indenting in wishbone code 2017-03-14 11:51:09 +01:00
Antony Pavlov a25597532d WIP: add WISHBONE testbench 
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
 2017-03-14 09:37:05 +03:00