quasar/el2_lsu_bus_buffer.fir

6535 lines
477 KiB
Plaintext
Raw Normal View History

2020-11-06 21:58:23 +08:00
;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit el2_lsu_bus_buffer :
extmodule TEC_RV_ICG :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_1 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_1 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_1 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_2 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_2 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_2 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_3 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_3 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_3 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_4 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_4 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_4 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_5 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_5 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_5 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_6 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_6 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_6 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_7 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_7 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_7 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_8 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_8 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_8 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_9 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_9 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_9 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_10 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_10 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_10 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_11 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_11 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_11 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
module el2_lsu_bus_buffer :
input clock : Clock
input reset : AsyncReset
2020-11-09 15:28:03 +08:00
output io : {flip scan_mode : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_busm_clk : Clock, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_pkt_m : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>, valid : UInt<1>}, flip lsu_pkt_r : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>, valid : UInt<1>}, flip lsu_addr_m : UInt<32>, flip end_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip no_word_merge_r : UInt<1>, flip no_dword_merge_r : UInt<1>, flip lsu_busreq_m : UInt<1>, flip ld_full_hit_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip ldst_byteen_ext_m : UInt<8>, flip lsu_axi_awready : UInt<1>, flip lsu_axi_wready : UInt<1>, flip lsu_axi_bvalid : UInt<1>, flip lsu_axi_bresp : UInt<2>, flip lsu_axi_bid : UInt<3>, flip lsu_axi_arready : UInt<1>, flip lsu_axi_rvalid : UInt<1>, flip lsu_axi_rid : UInt<3>, flip lsu_axi_rdata : UInt<64>, flip lsu_axi_rresp : UInt<2>, flip lsu_bus_clk_en : UInt<1>, flip lsu_bus_clk_en_q : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, lsu_bus_idle_any : UInt<1>, ld_byte_hit_buf_lo : UInt<4>, ld_byte_hit_buf_hi : UInt<4>, ld_fwddata_buf_lo : UInt<32>, ld_fwddata_buf_hi : UInt<32>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>, lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, lsu_axi_awvalid : UInt<1>, lsu_axi_awid : UInt<3>, lsu_axi_awaddr : UInt<32>, lsu_axi_awregion : UInt<4>, lsu_axi_awlen : UInt<8>, lsu_axi_awsize : UInt<3>, lsu_axi_awburst : UInt<2>, lsu_axi_awlock : UInt<1>, lsu_axi_awcache : UInt<4>, lsu_axi_awprot : UInt<3>, lsu_axi_awqos : UInt<4>, lsu_axi_wvalid : UInt<1>, lsu_axi_wdata : UInt<64>, lsu_axi_wstrb : UInt<8>, lsu_axi_wlast : UInt<1>, lsu_axi_bready : UInt<1>, lsu_axi_arvalid : UInt<1>, lsu_axi_arid : UInt<3>, lsu_axi_araddr : UInt<32>, lsu_axi_arregion : UInt<4>, lsu_axi_arlen : UInt<8>, lsu_axi_arsize : UInt<3>, lsu_axi_arburst : UInt<2>, lsu_axi_arlock : UInt<1>, lsu_axi_arcache : UInt<4>, lsu_axi_arprot : UInt<3>, lsu_axi_arqos : UInt<4>, lsu_axi_rready : UInt<1>}
2020-11-06 21:58:23 +08:00
2020-11-09 15:28:03 +08:00
wire buf_addr : UInt<32>[4] @[el2_lsu_bus_buffer.scala 119:22]
wire buf_state : UInt<3>[4] @[el2_lsu_bus_buffer.scala 120:23]
2020-11-06 21:58:23 +08:00
wire buf_write : UInt<4>
buf_write <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire CmdPtr0 : UInt<2>
CmdPtr0 <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
node ldst_byteen_hi_m = bits(io.ldst_byteen_ext_m, 7, 4) @[el2_lsu_bus_buffer.scala 125:46]
node ldst_byteen_lo_m = bits(io.ldst_byteen_ext_m, 3, 0) @[el2_lsu_bus_buffer.scala 126:46]
node _T = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 128:66]
node _T_1 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 128:89]
node _T_2 = eq(_T, _T_1) @[el2_lsu_bus_buffer.scala 128:74]
node _T_3 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 128:109]
node _T_4 = and(_T_2, _T_3) @[el2_lsu_bus_buffer.scala 128:98]
node _T_5 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 128:129]
node _T_6 = and(_T_4, _T_5) @[el2_lsu_bus_buffer.scala 128:113]
node ld_addr_hitvec_lo_0 = and(_T_6, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 128:141]
node _T_7 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 128:66]
node _T_8 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 128:89]
node _T_9 = eq(_T_7, _T_8) @[el2_lsu_bus_buffer.scala 128:74]
node _T_10 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 128:109]
node _T_11 = and(_T_9, _T_10) @[el2_lsu_bus_buffer.scala 128:98]
node _T_12 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 128:129]
node _T_13 = and(_T_11, _T_12) @[el2_lsu_bus_buffer.scala 128:113]
node ld_addr_hitvec_lo_1 = and(_T_13, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 128:141]
node _T_14 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 128:66]
node _T_15 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 128:89]
node _T_16 = eq(_T_14, _T_15) @[el2_lsu_bus_buffer.scala 128:74]
node _T_17 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 128:109]
node _T_18 = and(_T_16, _T_17) @[el2_lsu_bus_buffer.scala 128:98]
node _T_19 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 128:129]
node _T_20 = and(_T_18, _T_19) @[el2_lsu_bus_buffer.scala 128:113]
node ld_addr_hitvec_lo_2 = and(_T_20, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 128:141]
node _T_21 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 128:66]
node _T_22 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 128:89]
node _T_23 = eq(_T_21, _T_22) @[el2_lsu_bus_buffer.scala 128:74]
node _T_24 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 128:109]
node _T_25 = and(_T_23, _T_24) @[el2_lsu_bus_buffer.scala 128:98]
node _T_26 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 128:129]
node _T_27 = and(_T_25, _T_26) @[el2_lsu_bus_buffer.scala 128:113]
node ld_addr_hitvec_lo_3 = and(_T_27, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 128:141]
node _T_28 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 129:66]
node _T_29 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 129:89]
node _T_30 = eq(_T_28, _T_29) @[el2_lsu_bus_buffer.scala 129:74]
node _T_31 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 129:109]
node _T_32 = and(_T_30, _T_31) @[el2_lsu_bus_buffer.scala 129:98]
node _T_33 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 129:129]
node _T_34 = and(_T_32, _T_33) @[el2_lsu_bus_buffer.scala 129:113]
node ld_addr_hitvec_hi_0 = and(_T_34, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 129:141]
node _T_35 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 129:66]
node _T_36 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 129:89]
node _T_37 = eq(_T_35, _T_36) @[el2_lsu_bus_buffer.scala 129:74]
node _T_38 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 129:109]
node _T_39 = and(_T_37, _T_38) @[el2_lsu_bus_buffer.scala 129:98]
node _T_40 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 129:129]
node _T_41 = and(_T_39, _T_40) @[el2_lsu_bus_buffer.scala 129:113]
node ld_addr_hitvec_hi_1 = and(_T_41, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 129:141]
node _T_42 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 129:66]
node _T_43 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 129:89]
node _T_44 = eq(_T_42, _T_43) @[el2_lsu_bus_buffer.scala 129:74]
node _T_45 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 129:109]
node _T_46 = and(_T_44, _T_45) @[el2_lsu_bus_buffer.scala 129:98]
node _T_47 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 129:129]
node _T_48 = and(_T_46, _T_47) @[el2_lsu_bus_buffer.scala 129:113]
node ld_addr_hitvec_hi_2 = and(_T_48, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 129:141]
node _T_49 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 129:66]
node _T_50 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 129:89]
node _T_51 = eq(_T_49, _T_50) @[el2_lsu_bus_buffer.scala 129:74]
node _T_52 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 129:109]
node _T_53 = and(_T_51, _T_52) @[el2_lsu_bus_buffer.scala 129:98]
node _T_54 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 129:129]
node _T_55 = and(_T_53, _T_54) @[el2_lsu_bus_buffer.scala 129:113]
node ld_addr_hitvec_hi_3 = and(_T_55, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 129:141]
wire ld_byte_hitvecfn_lo : UInt<4>[4] @[el2_lsu_bus_buffer.scala 130:33]
2020-11-06 21:58:23 +08:00
wire ld_byte_ibuf_hit_lo : UInt<4>
ld_byte_ibuf_hit_lo <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
wire ld_byte_hitvecfn_hi : UInt<4>[4] @[el2_lsu_bus_buffer.scala 132:33]
2020-11-06 21:58:23 +08:00
wire ld_byte_ibuf_hit_hi : UInt<4>
ld_byte_ibuf_hit_hi <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
wire buf_byteen : UInt<4>[4] @[el2_lsu_bus_buffer.scala 134:24]
buf_byteen[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 135:14]
buf_byteen[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 135:14]
buf_byteen[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 135:14]
buf_byteen[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 135:14]
wire buf_nxtstate : UInt<3>[4] @[el2_lsu_bus_buffer.scala 136:26]
buf_nxtstate[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:16]
buf_nxtstate[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:16]
buf_nxtstate[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:16]
buf_nxtstate[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:16]
wire buf_wr_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 138:23]
buf_wr_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:13]
buf_wr_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:13]
buf_wr_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:13]
buf_wr_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:13]
wire buf_data_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 140:25]
buf_data_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15]
buf_data_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15]
buf_data_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15]
buf_data_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15]
wire buf_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 142:30]
buf_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:20]
buf_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:20]
buf_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:20]
buf_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:20]
wire buf_ldfwd_in : UInt<1>[4] @[el2_lsu_bus_buffer.scala 144:26]
buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:16]
buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:16]
buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:16]
buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:16]
wire buf_ldfwd_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 146:26]
buf_ldfwd_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16]
buf_ldfwd_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16]
buf_ldfwd_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16]
buf_ldfwd_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16]
wire buf_data_in : UInt<32>[4] @[el2_lsu_bus_buffer.scala 148:25]
buf_data_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:15]
buf_data_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:15]
buf_data_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:15]
buf_data_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:15]
wire buf_ldfwdtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 150:29]
buf_ldfwdtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:19]
buf_ldfwdtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:19]
buf_ldfwdtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:19]
buf_ldfwdtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:19]
wire buf_error_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 152:26]
buf_error_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:16]
buf_error_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:16]
buf_error_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:16]
buf_error_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:16]
2020-11-06 21:58:23 +08:00
wire bus_rsp_read_error : UInt<1>
bus_rsp_read_error <= UInt<1>("h00")
wire bus_rsp_rdata : UInt<64>
bus_rsp_rdata <= UInt<1>("h00")
wire bus_rsp_write_error : UInt<1>
bus_rsp_write_error <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
wire buf_dualtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 157:25]
buf_dualtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
buf_dualtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
buf_dualtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
buf_dualtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
2020-11-06 21:58:23 +08:00
wire buf_ldfwd : UInt<4>
buf_ldfwd <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
wire buf_resp_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 160:35]
buf_resp_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 161:25]
buf_resp_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 161:25]
buf_resp_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 161:25]
buf_resp_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 161:25]
2020-11-06 21:58:23 +08:00
wire any_done_wait_state : UInt<1>
any_done_wait_state <= UInt<1>("h00")
wire bus_rsp_write : UInt<1>
bus_rsp_write <= UInt<1>("h00")
wire bus_rsp_write_tag : UInt<3>
bus_rsp_write_tag <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
wire buf_ldfwdtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 165:26]
buf_ldfwdtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 166:16]
buf_ldfwdtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 166:16]
buf_ldfwdtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 166:16]
buf_ldfwdtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 166:16]
wire buf_rst : UInt<1>[4] @[el2_lsu_bus_buffer.scala 167:21]
buf_rst[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:11]
buf_rst[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:11]
buf_rst[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:11]
buf_rst[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:11]
2020-11-06 21:58:23 +08:00
wire ibuf_drainvec_vld : UInt<4>
ibuf_drainvec_vld <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
wire buf_byteen_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 170:27]
buf_byteen_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 171:17]
buf_byteen_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 171:17]
buf_byteen_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 171:17]
buf_byteen_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 171:17]
wire buf_addr_in : UInt<32>[4] @[el2_lsu_bus_buffer.scala 172:25]
buf_addr_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:15]
buf_addr_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:15]
buf_addr_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:15]
buf_addr_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:15]
2020-11-06 21:58:23 +08:00
wire buf_dual_in : UInt<4>
buf_dual_in <= UInt<1>("h00")
wire buf_samedw_in : UInt<4>
buf_samedw_in <= UInt<1>("h00")
wire buf_nomerge_in : UInt<4>
buf_nomerge_in <= UInt<1>("h00")
wire buf_dualhi_in : UInt<4>
buf_dualhi_in <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
wire buf_dualtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 178:28]
buf_dualtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 179:18]
buf_dualtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 179:18]
buf_dualtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 179:18]
buf_dualtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 179:18]
2020-11-06 21:58:23 +08:00
wire buf_sideeffect_in : UInt<4>
buf_sideeffect_in <= UInt<1>("h00")
wire buf_unsign_in : UInt<4>
buf_unsign_in <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
wire buf_sz_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 182:23]
buf_sz_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 183:13]
buf_sz_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 183:13]
buf_sz_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 183:13]
buf_sz_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 183:13]
2020-11-06 21:58:23 +08:00
wire buf_write_in : UInt<4>
buf_write_in <= UInt<1>("h00")
wire buf_unsign : UInt<4>
buf_unsign <= UInt<1>("h00")
wire buf_error : UInt<4>
buf_error <= UInt<1>("h00")
2020-11-08 22:51:28 +08:00
wire ibuf_data : UInt<32>
ibuf_data <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
node _T_56 = orr(ld_byte_hitvecfn_lo[0]) @[el2_lsu_bus_buffer.scala 189:73]
node _T_57 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 189:98]
node _T_58 = or(_T_56, _T_57) @[el2_lsu_bus_buffer.scala 189:77]
node _T_59 = orr(ld_byte_hitvecfn_lo[1]) @[el2_lsu_bus_buffer.scala 189:73]
node _T_60 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 189:98]
node _T_61 = or(_T_59, _T_60) @[el2_lsu_bus_buffer.scala 189:77]
node _T_62 = orr(ld_byte_hitvecfn_lo[2]) @[el2_lsu_bus_buffer.scala 189:73]
node _T_63 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 189:98]
node _T_64 = or(_T_62, _T_63) @[el2_lsu_bus_buffer.scala 189:77]
node _T_65 = orr(ld_byte_hitvecfn_lo[3]) @[el2_lsu_bus_buffer.scala 189:73]
node _T_66 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 189:98]
node _T_67 = or(_T_65, _T_66) @[el2_lsu_bus_buffer.scala 189:77]
2020-11-06 21:58:23 +08:00
node _T_68 = cat(_T_67, _T_64) @[Cat.scala 29:58]
node _T_69 = cat(_T_68, _T_61) @[Cat.scala 29:58]
node _T_70 = cat(_T_69, _T_58) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
io.ld_byte_hit_buf_lo <= _T_70 @[el2_lsu_bus_buffer.scala 189:25]
node _T_71 = orr(ld_byte_hitvecfn_hi[0]) @[el2_lsu_bus_buffer.scala 190:73]
node _T_72 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 190:98]
node _T_73 = or(_T_71, _T_72) @[el2_lsu_bus_buffer.scala 190:77]
node _T_74 = orr(ld_byte_hitvecfn_hi[1]) @[el2_lsu_bus_buffer.scala 190:73]
node _T_75 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 190:98]
node _T_76 = or(_T_74, _T_75) @[el2_lsu_bus_buffer.scala 190:77]
node _T_77 = orr(ld_byte_hitvecfn_hi[2]) @[el2_lsu_bus_buffer.scala 190:73]
node _T_78 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 190:98]
node _T_79 = or(_T_77, _T_78) @[el2_lsu_bus_buffer.scala 190:77]
node _T_80 = orr(ld_byte_hitvecfn_hi[3]) @[el2_lsu_bus_buffer.scala 190:73]
node _T_81 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 190:98]
node _T_82 = or(_T_80, _T_81) @[el2_lsu_bus_buffer.scala 190:77]
2020-11-06 21:58:23 +08:00
node _T_83 = cat(_T_82, _T_79) @[Cat.scala 29:58]
node _T_84 = cat(_T_83, _T_76) @[Cat.scala 29:58]
node _T_85 = cat(_T_84, _T_73) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
io.ld_byte_hit_buf_hi <= _T_85 @[el2_lsu_bus_buffer.scala 190:25]
node _T_86 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 192:110]
node _T_87 = and(ld_addr_hitvec_lo_0, _T_86) @[el2_lsu_bus_buffer.scala 192:95]
node _T_88 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 192:132]
node _T_89 = and(_T_87, _T_88) @[el2_lsu_bus_buffer.scala 192:114]
node _T_90 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 192:110]
node _T_91 = and(ld_addr_hitvec_lo_1, _T_90) @[el2_lsu_bus_buffer.scala 192:95]
node _T_92 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 192:132]
node _T_93 = and(_T_91, _T_92) @[el2_lsu_bus_buffer.scala 192:114]
node _T_94 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 192:110]
node _T_95 = and(ld_addr_hitvec_lo_2, _T_94) @[el2_lsu_bus_buffer.scala 192:95]
node _T_96 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 192:132]
node _T_97 = and(_T_95, _T_96) @[el2_lsu_bus_buffer.scala 192:114]
node _T_98 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 192:110]
node _T_99 = and(ld_addr_hitvec_lo_3, _T_98) @[el2_lsu_bus_buffer.scala 192:95]
node _T_100 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 192:132]
node _T_101 = and(_T_99, _T_100) @[el2_lsu_bus_buffer.scala 192:114]
2020-11-06 21:58:23 +08:00
node _T_102 = cat(_T_101, _T_97) @[Cat.scala 29:58]
node _T_103 = cat(_T_102, _T_93) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_0 = cat(_T_103, _T_89) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_104 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 192:110]
node _T_105 = and(ld_addr_hitvec_lo_0, _T_104) @[el2_lsu_bus_buffer.scala 192:95]
node _T_106 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 192:132]
node _T_107 = and(_T_105, _T_106) @[el2_lsu_bus_buffer.scala 192:114]
node _T_108 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 192:110]
node _T_109 = and(ld_addr_hitvec_lo_1, _T_108) @[el2_lsu_bus_buffer.scala 192:95]
node _T_110 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 192:132]
node _T_111 = and(_T_109, _T_110) @[el2_lsu_bus_buffer.scala 192:114]
node _T_112 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 192:110]
node _T_113 = and(ld_addr_hitvec_lo_2, _T_112) @[el2_lsu_bus_buffer.scala 192:95]
node _T_114 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 192:132]
node _T_115 = and(_T_113, _T_114) @[el2_lsu_bus_buffer.scala 192:114]
node _T_116 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 192:110]
node _T_117 = and(ld_addr_hitvec_lo_3, _T_116) @[el2_lsu_bus_buffer.scala 192:95]
node _T_118 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 192:132]
node _T_119 = and(_T_117, _T_118) @[el2_lsu_bus_buffer.scala 192:114]
2020-11-06 21:58:23 +08:00
node _T_120 = cat(_T_119, _T_115) @[Cat.scala 29:58]
node _T_121 = cat(_T_120, _T_111) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_1 = cat(_T_121, _T_107) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_122 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 192:110]
node _T_123 = and(ld_addr_hitvec_lo_0, _T_122) @[el2_lsu_bus_buffer.scala 192:95]
node _T_124 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 192:132]
node _T_125 = and(_T_123, _T_124) @[el2_lsu_bus_buffer.scala 192:114]
node _T_126 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 192:110]
node _T_127 = and(ld_addr_hitvec_lo_1, _T_126) @[el2_lsu_bus_buffer.scala 192:95]
node _T_128 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 192:132]
node _T_129 = and(_T_127, _T_128) @[el2_lsu_bus_buffer.scala 192:114]
node _T_130 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 192:110]
node _T_131 = and(ld_addr_hitvec_lo_2, _T_130) @[el2_lsu_bus_buffer.scala 192:95]
node _T_132 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 192:132]
node _T_133 = and(_T_131, _T_132) @[el2_lsu_bus_buffer.scala 192:114]
node _T_134 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 192:110]
node _T_135 = and(ld_addr_hitvec_lo_3, _T_134) @[el2_lsu_bus_buffer.scala 192:95]
node _T_136 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 192:132]
node _T_137 = and(_T_135, _T_136) @[el2_lsu_bus_buffer.scala 192:114]
2020-11-06 21:58:23 +08:00
node _T_138 = cat(_T_137, _T_133) @[Cat.scala 29:58]
node _T_139 = cat(_T_138, _T_129) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_2 = cat(_T_139, _T_125) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_140 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 192:110]
node _T_141 = and(ld_addr_hitvec_lo_0, _T_140) @[el2_lsu_bus_buffer.scala 192:95]
node _T_142 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 192:132]
node _T_143 = and(_T_141, _T_142) @[el2_lsu_bus_buffer.scala 192:114]
node _T_144 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 192:110]
node _T_145 = and(ld_addr_hitvec_lo_1, _T_144) @[el2_lsu_bus_buffer.scala 192:95]
node _T_146 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 192:132]
node _T_147 = and(_T_145, _T_146) @[el2_lsu_bus_buffer.scala 192:114]
node _T_148 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 192:110]
node _T_149 = and(ld_addr_hitvec_lo_2, _T_148) @[el2_lsu_bus_buffer.scala 192:95]
node _T_150 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 192:132]
node _T_151 = and(_T_149, _T_150) @[el2_lsu_bus_buffer.scala 192:114]
node _T_152 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 192:110]
node _T_153 = and(ld_addr_hitvec_lo_3, _T_152) @[el2_lsu_bus_buffer.scala 192:95]
node _T_154 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 192:132]
node _T_155 = and(_T_153, _T_154) @[el2_lsu_bus_buffer.scala 192:114]
2020-11-06 21:58:23 +08:00
node _T_156 = cat(_T_155, _T_151) @[Cat.scala 29:58]
node _T_157 = cat(_T_156, _T_147) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_3 = cat(_T_157, _T_143) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_158 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 193:110]
node _T_159 = and(ld_addr_hitvec_hi_0, _T_158) @[el2_lsu_bus_buffer.scala 193:95]
node _T_160 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 193:132]
node _T_161 = and(_T_159, _T_160) @[el2_lsu_bus_buffer.scala 193:114]
node _T_162 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 193:110]
node _T_163 = and(ld_addr_hitvec_hi_1, _T_162) @[el2_lsu_bus_buffer.scala 193:95]
node _T_164 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 193:132]
node _T_165 = and(_T_163, _T_164) @[el2_lsu_bus_buffer.scala 193:114]
node _T_166 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 193:110]
node _T_167 = and(ld_addr_hitvec_hi_2, _T_166) @[el2_lsu_bus_buffer.scala 193:95]
node _T_168 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 193:132]
node _T_169 = and(_T_167, _T_168) @[el2_lsu_bus_buffer.scala 193:114]
node _T_170 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 193:110]
node _T_171 = and(ld_addr_hitvec_hi_3, _T_170) @[el2_lsu_bus_buffer.scala 193:95]
node _T_172 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 193:132]
node _T_173 = and(_T_171, _T_172) @[el2_lsu_bus_buffer.scala 193:114]
2020-11-06 21:58:23 +08:00
node _T_174 = cat(_T_173, _T_169) @[Cat.scala 29:58]
node _T_175 = cat(_T_174, _T_165) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_0 = cat(_T_175, _T_161) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_176 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 193:110]
node _T_177 = and(ld_addr_hitvec_hi_0, _T_176) @[el2_lsu_bus_buffer.scala 193:95]
node _T_178 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 193:132]
node _T_179 = and(_T_177, _T_178) @[el2_lsu_bus_buffer.scala 193:114]
node _T_180 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 193:110]
node _T_181 = and(ld_addr_hitvec_hi_1, _T_180) @[el2_lsu_bus_buffer.scala 193:95]
node _T_182 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 193:132]
node _T_183 = and(_T_181, _T_182) @[el2_lsu_bus_buffer.scala 193:114]
node _T_184 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 193:110]
node _T_185 = and(ld_addr_hitvec_hi_2, _T_184) @[el2_lsu_bus_buffer.scala 193:95]
node _T_186 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 193:132]
node _T_187 = and(_T_185, _T_186) @[el2_lsu_bus_buffer.scala 193:114]
node _T_188 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 193:110]
node _T_189 = and(ld_addr_hitvec_hi_3, _T_188) @[el2_lsu_bus_buffer.scala 193:95]
node _T_190 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 193:132]
node _T_191 = and(_T_189, _T_190) @[el2_lsu_bus_buffer.scala 193:114]
2020-11-06 21:58:23 +08:00
node _T_192 = cat(_T_191, _T_187) @[Cat.scala 29:58]
node _T_193 = cat(_T_192, _T_183) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_1 = cat(_T_193, _T_179) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_194 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 193:110]
node _T_195 = and(ld_addr_hitvec_hi_0, _T_194) @[el2_lsu_bus_buffer.scala 193:95]
node _T_196 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 193:132]
node _T_197 = and(_T_195, _T_196) @[el2_lsu_bus_buffer.scala 193:114]
node _T_198 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 193:110]
node _T_199 = and(ld_addr_hitvec_hi_1, _T_198) @[el2_lsu_bus_buffer.scala 193:95]
node _T_200 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 193:132]
node _T_201 = and(_T_199, _T_200) @[el2_lsu_bus_buffer.scala 193:114]
node _T_202 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 193:110]
node _T_203 = and(ld_addr_hitvec_hi_2, _T_202) @[el2_lsu_bus_buffer.scala 193:95]
node _T_204 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 193:132]
node _T_205 = and(_T_203, _T_204) @[el2_lsu_bus_buffer.scala 193:114]
node _T_206 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 193:110]
node _T_207 = and(ld_addr_hitvec_hi_3, _T_206) @[el2_lsu_bus_buffer.scala 193:95]
node _T_208 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 193:132]
node _T_209 = and(_T_207, _T_208) @[el2_lsu_bus_buffer.scala 193:114]
2020-11-06 21:58:23 +08:00
node _T_210 = cat(_T_209, _T_205) @[Cat.scala 29:58]
node _T_211 = cat(_T_210, _T_201) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_2 = cat(_T_211, _T_197) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_212 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 193:110]
node _T_213 = and(ld_addr_hitvec_hi_0, _T_212) @[el2_lsu_bus_buffer.scala 193:95]
node _T_214 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 193:132]
node _T_215 = and(_T_213, _T_214) @[el2_lsu_bus_buffer.scala 193:114]
node _T_216 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 193:110]
node _T_217 = and(ld_addr_hitvec_hi_1, _T_216) @[el2_lsu_bus_buffer.scala 193:95]
node _T_218 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 193:132]
node _T_219 = and(_T_217, _T_218) @[el2_lsu_bus_buffer.scala 193:114]
node _T_220 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 193:110]
node _T_221 = and(ld_addr_hitvec_hi_2, _T_220) @[el2_lsu_bus_buffer.scala 193:95]
node _T_222 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 193:132]
node _T_223 = and(_T_221, _T_222) @[el2_lsu_bus_buffer.scala 193:114]
node _T_224 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 193:110]
node _T_225 = and(ld_addr_hitvec_hi_3, _T_224) @[el2_lsu_bus_buffer.scala 193:95]
node _T_226 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 193:132]
node _T_227 = and(_T_225, _T_226) @[el2_lsu_bus_buffer.scala 193:114]
2020-11-06 21:58:23 +08:00
node _T_228 = cat(_T_227, _T_223) @[Cat.scala 29:58]
node _T_229 = cat(_T_228, _T_219) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_3 = cat(_T_229, _T_215) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
wire buf_age_younger : UInt<4>[4] @[el2_lsu_bus_buffer.scala 195:29]
buf_age_younger[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 196:19]
buf_age_younger[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 196:19]
buf_age_younger[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 196:19]
buf_age_younger[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 196:19]
node _T_230 = bits(ld_byte_hitvec_lo_0, 0, 0) @[el2_lsu_bus_buffer.scala 197:93]
node _T_231 = and(ld_byte_hitvec_lo_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_232 = orr(_T_231) @[el2_lsu_bus_buffer.scala 197:144]
node _T_233 = eq(_T_232, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_234 = and(_T_230, _T_233) @[el2_lsu_bus_buffer.scala 197:97]
node _T_235 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 197:170]
node _T_236 = eq(_T_235, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_237 = and(_T_234, _T_236) @[el2_lsu_bus_buffer.scala 197:148]
node _T_238 = bits(ld_byte_hitvec_lo_0, 1, 1) @[el2_lsu_bus_buffer.scala 197:93]
node _T_239 = and(ld_byte_hitvec_lo_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_240 = orr(_T_239) @[el2_lsu_bus_buffer.scala 197:144]
node _T_241 = eq(_T_240, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_242 = and(_T_238, _T_241) @[el2_lsu_bus_buffer.scala 197:97]
node _T_243 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 197:170]
node _T_244 = eq(_T_243, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_245 = and(_T_242, _T_244) @[el2_lsu_bus_buffer.scala 197:148]
node _T_246 = bits(ld_byte_hitvec_lo_0, 2, 2) @[el2_lsu_bus_buffer.scala 197:93]
node _T_247 = and(ld_byte_hitvec_lo_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_248 = orr(_T_247) @[el2_lsu_bus_buffer.scala 197:144]
node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_250 = and(_T_246, _T_249) @[el2_lsu_bus_buffer.scala 197:97]
node _T_251 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 197:170]
node _T_252 = eq(_T_251, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_253 = and(_T_250, _T_252) @[el2_lsu_bus_buffer.scala 197:148]
node _T_254 = bits(ld_byte_hitvec_lo_0, 3, 3) @[el2_lsu_bus_buffer.scala 197:93]
node _T_255 = and(ld_byte_hitvec_lo_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_256 = orr(_T_255) @[el2_lsu_bus_buffer.scala 197:144]
node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_258 = and(_T_254, _T_257) @[el2_lsu_bus_buffer.scala 197:97]
node _T_259 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 197:170]
node _T_260 = eq(_T_259, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_261 = and(_T_258, _T_260) @[el2_lsu_bus_buffer.scala 197:148]
2020-11-06 21:58:23 +08:00
node _T_262 = cat(_T_261, _T_253) @[Cat.scala 29:58]
node _T_263 = cat(_T_262, _T_245) @[Cat.scala 29:58]
node _T_264 = cat(_T_263, _T_237) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_265 = bits(ld_byte_hitvec_lo_1, 0, 0) @[el2_lsu_bus_buffer.scala 197:93]
node _T_266 = and(ld_byte_hitvec_lo_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_267 = orr(_T_266) @[el2_lsu_bus_buffer.scala 197:144]
node _T_268 = eq(_T_267, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_269 = and(_T_265, _T_268) @[el2_lsu_bus_buffer.scala 197:97]
node _T_270 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 197:170]
node _T_271 = eq(_T_270, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_272 = and(_T_269, _T_271) @[el2_lsu_bus_buffer.scala 197:148]
node _T_273 = bits(ld_byte_hitvec_lo_1, 1, 1) @[el2_lsu_bus_buffer.scala 197:93]
node _T_274 = and(ld_byte_hitvec_lo_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_275 = orr(_T_274) @[el2_lsu_bus_buffer.scala 197:144]
node _T_276 = eq(_T_275, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_277 = and(_T_273, _T_276) @[el2_lsu_bus_buffer.scala 197:97]
node _T_278 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 197:170]
node _T_279 = eq(_T_278, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_280 = and(_T_277, _T_279) @[el2_lsu_bus_buffer.scala 197:148]
node _T_281 = bits(ld_byte_hitvec_lo_1, 2, 2) @[el2_lsu_bus_buffer.scala 197:93]
node _T_282 = and(ld_byte_hitvec_lo_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_283 = orr(_T_282) @[el2_lsu_bus_buffer.scala 197:144]
node _T_284 = eq(_T_283, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_285 = and(_T_281, _T_284) @[el2_lsu_bus_buffer.scala 197:97]
node _T_286 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 197:170]
node _T_287 = eq(_T_286, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_288 = and(_T_285, _T_287) @[el2_lsu_bus_buffer.scala 197:148]
node _T_289 = bits(ld_byte_hitvec_lo_1, 3, 3) @[el2_lsu_bus_buffer.scala 197:93]
node _T_290 = and(ld_byte_hitvec_lo_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_291 = orr(_T_290) @[el2_lsu_bus_buffer.scala 197:144]
node _T_292 = eq(_T_291, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_293 = and(_T_289, _T_292) @[el2_lsu_bus_buffer.scala 197:97]
node _T_294 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 197:170]
node _T_295 = eq(_T_294, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_296 = and(_T_293, _T_295) @[el2_lsu_bus_buffer.scala 197:148]
2020-11-06 21:58:23 +08:00
node _T_297 = cat(_T_296, _T_288) @[Cat.scala 29:58]
node _T_298 = cat(_T_297, _T_280) @[Cat.scala 29:58]
node _T_299 = cat(_T_298, _T_272) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_300 = bits(ld_byte_hitvec_lo_2, 0, 0) @[el2_lsu_bus_buffer.scala 197:93]
node _T_301 = and(ld_byte_hitvec_lo_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_302 = orr(_T_301) @[el2_lsu_bus_buffer.scala 197:144]
node _T_303 = eq(_T_302, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_304 = and(_T_300, _T_303) @[el2_lsu_bus_buffer.scala 197:97]
node _T_305 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 197:170]
node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_307 = and(_T_304, _T_306) @[el2_lsu_bus_buffer.scala 197:148]
node _T_308 = bits(ld_byte_hitvec_lo_2, 1, 1) @[el2_lsu_bus_buffer.scala 197:93]
node _T_309 = and(ld_byte_hitvec_lo_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_310 = orr(_T_309) @[el2_lsu_bus_buffer.scala 197:144]
node _T_311 = eq(_T_310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_312 = and(_T_308, _T_311) @[el2_lsu_bus_buffer.scala 197:97]
node _T_313 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 197:170]
node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_315 = and(_T_312, _T_314) @[el2_lsu_bus_buffer.scala 197:148]
node _T_316 = bits(ld_byte_hitvec_lo_2, 2, 2) @[el2_lsu_bus_buffer.scala 197:93]
node _T_317 = and(ld_byte_hitvec_lo_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_318 = orr(_T_317) @[el2_lsu_bus_buffer.scala 197:144]
node _T_319 = eq(_T_318, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_320 = and(_T_316, _T_319) @[el2_lsu_bus_buffer.scala 197:97]
node _T_321 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 197:170]
node _T_322 = eq(_T_321, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_323 = and(_T_320, _T_322) @[el2_lsu_bus_buffer.scala 197:148]
node _T_324 = bits(ld_byte_hitvec_lo_2, 3, 3) @[el2_lsu_bus_buffer.scala 197:93]
node _T_325 = and(ld_byte_hitvec_lo_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_326 = orr(_T_325) @[el2_lsu_bus_buffer.scala 197:144]
node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_328 = and(_T_324, _T_327) @[el2_lsu_bus_buffer.scala 197:97]
node _T_329 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 197:170]
node _T_330 = eq(_T_329, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_331 = and(_T_328, _T_330) @[el2_lsu_bus_buffer.scala 197:148]
2020-11-06 21:58:23 +08:00
node _T_332 = cat(_T_331, _T_323) @[Cat.scala 29:58]
node _T_333 = cat(_T_332, _T_315) @[Cat.scala 29:58]
node _T_334 = cat(_T_333, _T_307) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_335 = bits(ld_byte_hitvec_lo_3, 0, 0) @[el2_lsu_bus_buffer.scala 197:93]
node _T_336 = and(ld_byte_hitvec_lo_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_337 = orr(_T_336) @[el2_lsu_bus_buffer.scala 197:144]
node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_339 = and(_T_335, _T_338) @[el2_lsu_bus_buffer.scala 197:97]
node _T_340 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 197:170]
node _T_341 = eq(_T_340, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_342 = and(_T_339, _T_341) @[el2_lsu_bus_buffer.scala 197:148]
node _T_343 = bits(ld_byte_hitvec_lo_3, 1, 1) @[el2_lsu_bus_buffer.scala 197:93]
node _T_344 = and(ld_byte_hitvec_lo_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_345 = orr(_T_344) @[el2_lsu_bus_buffer.scala 197:144]
node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_347 = and(_T_343, _T_346) @[el2_lsu_bus_buffer.scala 197:97]
node _T_348 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 197:170]
node _T_349 = eq(_T_348, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_350 = and(_T_347, _T_349) @[el2_lsu_bus_buffer.scala 197:148]
node _T_351 = bits(ld_byte_hitvec_lo_3, 2, 2) @[el2_lsu_bus_buffer.scala 197:93]
node _T_352 = and(ld_byte_hitvec_lo_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_353 = orr(_T_352) @[el2_lsu_bus_buffer.scala 197:144]
node _T_354 = eq(_T_353, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_355 = and(_T_351, _T_354) @[el2_lsu_bus_buffer.scala 197:97]
node _T_356 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 197:170]
node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_358 = and(_T_355, _T_357) @[el2_lsu_bus_buffer.scala 197:148]
node _T_359 = bits(ld_byte_hitvec_lo_3, 3, 3) @[el2_lsu_bus_buffer.scala 197:93]
node _T_360 = and(ld_byte_hitvec_lo_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_361 = orr(_T_360) @[el2_lsu_bus_buffer.scala 197:144]
node _T_362 = eq(_T_361, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_363 = and(_T_359, _T_362) @[el2_lsu_bus_buffer.scala 197:97]
node _T_364 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 197:170]
node _T_365 = eq(_T_364, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_366 = and(_T_363, _T_365) @[el2_lsu_bus_buffer.scala 197:148]
2020-11-06 21:58:23 +08:00
node _T_367 = cat(_T_366, _T_358) @[Cat.scala 29:58]
node _T_368 = cat(_T_367, _T_350) @[Cat.scala 29:58]
node _T_369 = cat(_T_368, _T_342) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
ld_byte_hitvecfn_lo[0] <= _T_264 @[el2_lsu_bus_buffer.scala 197:23]
ld_byte_hitvecfn_lo[1] <= _T_299 @[el2_lsu_bus_buffer.scala 197:23]
ld_byte_hitvecfn_lo[2] <= _T_334 @[el2_lsu_bus_buffer.scala 197:23]
ld_byte_hitvecfn_lo[3] <= _T_369 @[el2_lsu_bus_buffer.scala 197:23]
node _T_370 = bits(ld_byte_hitvec_hi_0, 0, 0) @[el2_lsu_bus_buffer.scala 198:93]
node _T_371 = and(ld_byte_hitvec_hi_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_372 = orr(_T_371) @[el2_lsu_bus_buffer.scala 198:144]
node _T_373 = eq(_T_372, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_374 = and(_T_370, _T_373) @[el2_lsu_bus_buffer.scala 198:97]
node _T_375 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 198:170]
node _T_376 = eq(_T_375, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_377 = and(_T_374, _T_376) @[el2_lsu_bus_buffer.scala 198:148]
node _T_378 = bits(ld_byte_hitvec_hi_0, 1, 1) @[el2_lsu_bus_buffer.scala 198:93]
node _T_379 = and(ld_byte_hitvec_hi_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_380 = orr(_T_379) @[el2_lsu_bus_buffer.scala 198:144]
node _T_381 = eq(_T_380, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_382 = and(_T_378, _T_381) @[el2_lsu_bus_buffer.scala 198:97]
node _T_383 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 198:170]
node _T_384 = eq(_T_383, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_385 = and(_T_382, _T_384) @[el2_lsu_bus_buffer.scala 198:148]
node _T_386 = bits(ld_byte_hitvec_hi_0, 2, 2) @[el2_lsu_bus_buffer.scala 198:93]
node _T_387 = and(ld_byte_hitvec_hi_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_388 = orr(_T_387) @[el2_lsu_bus_buffer.scala 198:144]
node _T_389 = eq(_T_388, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_390 = and(_T_386, _T_389) @[el2_lsu_bus_buffer.scala 198:97]
node _T_391 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 198:170]
node _T_392 = eq(_T_391, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_393 = and(_T_390, _T_392) @[el2_lsu_bus_buffer.scala 198:148]
node _T_394 = bits(ld_byte_hitvec_hi_0, 3, 3) @[el2_lsu_bus_buffer.scala 198:93]
node _T_395 = and(ld_byte_hitvec_hi_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_396 = orr(_T_395) @[el2_lsu_bus_buffer.scala 198:144]
node _T_397 = eq(_T_396, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_398 = and(_T_394, _T_397) @[el2_lsu_bus_buffer.scala 198:97]
node _T_399 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 198:170]
node _T_400 = eq(_T_399, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_401 = and(_T_398, _T_400) @[el2_lsu_bus_buffer.scala 198:148]
2020-11-06 21:58:23 +08:00
node _T_402 = cat(_T_401, _T_393) @[Cat.scala 29:58]
node _T_403 = cat(_T_402, _T_385) @[Cat.scala 29:58]
node _T_404 = cat(_T_403, _T_377) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_405 = bits(ld_byte_hitvec_hi_1, 0, 0) @[el2_lsu_bus_buffer.scala 198:93]
node _T_406 = and(ld_byte_hitvec_hi_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_407 = orr(_T_406) @[el2_lsu_bus_buffer.scala 198:144]
node _T_408 = eq(_T_407, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_409 = and(_T_405, _T_408) @[el2_lsu_bus_buffer.scala 198:97]
node _T_410 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 198:170]
node _T_411 = eq(_T_410, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_412 = and(_T_409, _T_411) @[el2_lsu_bus_buffer.scala 198:148]
node _T_413 = bits(ld_byte_hitvec_hi_1, 1, 1) @[el2_lsu_bus_buffer.scala 198:93]
node _T_414 = and(ld_byte_hitvec_hi_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_415 = orr(_T_414) @[el2_lsu_bus_buffer.scala 198:144]
node _T_416 = eq(_T_415, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_417 = and(_T_413, _T_416) @[el2_lsu_bus_buffer.scala 198:97]
node _T_418 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 198:170]
node _T_419 = eq(_T_418, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_420 = and(_T_417, _T_419) @[el2_lsu_bus_buffer.scala 198:148]
node _T_421 = bits(ld_byte_hitvec_hi_1, 2, 2) @[el2_lsu_bus_buffer.scala 198:93]
node _T_422 = and(ld_byte_hitvec_hi_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_423 = orr(_T_422) @[el2_lsu_bus_buffer.scala 198:144]
node _T_424 = eq(_T_423, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_425 = and(_T_421, _T_424) @[el2_lsu_bus_buffer.scala 198:97]
node _T_426 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 198:170]
node _T_427 = eq(_T_426, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_428 = and(_T_425, _T_427) @[el2_lsu_bus_buffer.scala 198:148]
node _T_429 = bits(ld_byte_hitvec_hi_1, 3, 3) @[el2_lsu_bus_buffer.scala 198:93]
node _T_430 = and(ld_byte_hitvec_hi_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_431 = orr(_T_430) @[el2_lsu_bus_buffer.scala 198:144]
node _T_432 = eq(_T_431, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_433 = and(_T_429, _T_432) @[el2_lsu_bus_buffer.scala 198:97]
node _T_434 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 198:170]
node _T_435 = eq(_T_434, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_436 = and(_T_433, _T_435) @[el2_lsu_bus_buffer.scala 198:148]
2020-11-06 21:58:23 +08:00
node _T_437 = cat(_T_436, _T_428) @[Cat.scala 29:58]
node _T_438 = cat(_T_437, _T_420) @[Cat.scala 29:58]
node _T_439 = cat(_T_438, _T_412) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_440 = bits(ld_byte_hitvec_hi_2, 0, 0) @[el2_lsu_bus_buffer.scala 198:93]
node _T_441 = and(ld_byte_hitvec_hi_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_442 = orr(_T_441) @[el2_lsu_bus_buffer.scala 198:144]
node _T_443 = eq(_T_442, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_444 = and(_T_440, _T_443) @[el2_lsu_bus_buffer.scala 198:97]
node _T_445 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 198:170]
node _T_446 = eq(_T_445, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_447 = and(_T_444, _T_446) @[el2_lsu_bus_buffer.scala 198:148]
node _T_448 = bits(ld_byte_hitvec_hi_2, 1, 1) @[el2_lsu_bus_buffer.scala 198:93]
node _T_449 = and(ld_byte_hitvec_hi_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_450 = orr(_T_449) @[el2_lsu_bus_buffer.scala 198:144]
node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_452 = and(_T_448, _T_451) @[el2_lsu_bus_buffer.scala 198:97]
node _T_453 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 198:170]
node _T_454 = eq(_T_453, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_455 = and(_T_452, _T_454) @[el2_lsu_bus_buffer.scala 198:148]
node _T_456 = bits(ld_byte_hitvec_hi_2, 2, 2) @[el2_lsu_bus_buffer.scala 198:93]
node _T_457 = and(ld_byte_hitvec_hi_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_458 = orr(_T_457) @[el2_lsu_bus_buffer.scala 198:144]
node _T_459 = eq(_T_458, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_460 = and(_T_456, _T_459) @[el2_lsu_bus_buffer.scala 198:97]
node _T_461 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 198:170]
node _T_462 = eq(_T_461, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_463 = and(_T_460, _T_462) @[el2_lsu_bus_buffer.scala 198:148]
node _T_464 = bits(ld_byte_hitvec_hi_2, 3, 3) @[el2_lsu_bus_buffer.scala 198:93]
node _T_465 = and(ld_byte_hitvec_hi_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_466 = orr(_T_465) @[el2_lsu_bus_buffer.scala 198:144]
node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_468 = and(_T_464, _T_467) @[el2_lsu_bus_buffer.scala 198:97]
node _T_469 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 198:170]
node _T_470 = eq(_T_469, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_471 = and(_T_468, _T_470) @[el2_lsu_bus_buffer.scala 198:148]
2020-11-06 21:58:23 +08:00
node _T_472 = cat(_T_471, _T_463) @[Cat.scala 29:58]
node _T_473 = cat(_T_472, _T_455) @[Cat.scala 29:58]
node _T_474 = cat(_T_473, _T_447) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_475 = bits(ld_byte_hitvec_hi_3, 0, 0) @[el2_lsu_bus_buffer.scala 198:93]
node _T_476 = and(ld_byte_hitvec_hi_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_477 = orr(_T_476) @[el2_lsu_bus_buffer.scala 198:144]
node _T_478 = eq(_T_477, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_479 = and(_T_475, _T_478) @[el2_lsu_bus_buffer.scala 198:97]
node _T_480 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 198:170]
node _T_481 = eq(_T_480, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_482 = and(_T_479, _T_481) @[el2_lsu_bus_buffer.scala 198:148]
node _T_483 = bits(ld_byte_hitvec_hi_3, 1, 1) @[el2_lsu_bus_buffer.scala 198:93]
node _T_484 = and(ld_byte_hitvec_hi_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_485 = orr(_T_484) @[el2_lsu_bus_buffer.scala 198:144]
node _T_486 = eq(_T_485, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_487 = and(_T_483, _T_486) @[el2_lsu_bus_buffer.scala 198:97]
node _T_488 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 198:170]
node _T_489 = eq(_T_488, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_490 = and(_T_487, _T_489) @[el2_lsu_bus_buffer.scala 198:148]
node _T_491 = bits(ld_byte_hitvec_hi_3, 2, 2) @[el2_lsu_bus_buffer.scala 198:93]
node _T_492 = and(ld_byte_hitvec_hi_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_493 = orr(_T_492) @[el2_lsu_bus_buffer.scala 198:144]
node _T_494 = eq(_T_493, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_495 = and(_T_491, _T_494) @[el2_lsu_bus_buffer.scala 198:97]
node _T_496 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 198:170]
node _T_497 = eq(_T_496, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_498 = and(_T_495, _T_497) @[el2_lsu_bus_buffer.scala 198:148]
node _T_499 = bits(ld_byte_hitvec_hi_3, 3, 3) @[el2_lsu_bus_buffer.scala 198:93]
node _T_500 = and(ld_byte_hitvec_hi_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 198:122]
node _T_501 = orr(_T_500) @[el2_lsu_bus_buffer.scala 198:144]
node _T_502 = eq(_T_501, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:99]
node _T_503 = and(_T_499, _T_502) @[el2_lsu_bus_buffer.scala 198:97]
node _T_504 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 198:170]
node _T_505 = eq(_T_504, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 198:150]
node _T_506 = and(_T_503, _T_505) @[el2_lsu_bus_buffer.scala 198:148]
2020-11-06 21:58:23 +08:00
node _T_507 = cat(_T_506, _T_498) @[Cat.scala 29:58]
node _T_508 = cat(_T_507, _T_490) @[Cat.scala 29:58]
node _T_509 = cat(_T_508, _T_482) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
ld_byte_hitvecfn_hi[0] <= _T_404 @[el2_lsu_bus_buffer.scala 198:23]
ld_byte_hitvecfn_hi[1] <= _T_439 @[el2_lsu_bus_buffer.scala 198:23]
ld_byte_hitvecfn_hi[2] <= _T_474 @[el2_lsu_bus_buffer.scala 198:23]
ld_byte_hitvecfn_hi[3] <= _T_509 @[el2_lsu_bus_buffer.scala 198:23]
2020-11-06 21:58:23 +08:00
wire ibuf_addr : UInt<32>
ibuf_addr <= UInt<1>("h00")
wire ibuf_write : UInt<1>
ibuf_write <= UInt<1>("h00")
wire ibuf_valid : UInt<1>
ibuf_valid <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
node _T_510 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 203:43]
node _T_511 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 203:64]
node _T_512 = eq(_T_510, _T_511) @[el2_lsu_bus_buffer.scala 203:51]
node _T_513 = and(_T_512, ibuf_write) @[el2_lsu_bus_buffer.scala 203:73]
node _T_514 = and(_T_513, ibuf_valid) @[el2_lsu_bus_buffer.scala 203:86]
node ld_addr_ibuf_hit_lo = and(_T_514, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 203:99]
node _T_515 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 204:43]
node _T_516 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 204:64]
node _T_517 = eq(_T_515, _T_516) @[el2_lsu_bus_buffer.scala 204:51]
node _T_518 = and(_T_517, ibuf_write) @[el2_lsu_bus_buffer.scala 204:73]
node _T_519 = and(_T_518, ibuf_valid) @[el2_lsu_bus_buffer.scala 204:86]
node ld_addr_ibuf_hit_hi = and(_T_519, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 204:99]
2020-11-06 21:58:23 +08:00
wire ibuf_byteen : UInt<4>
ibuf_byteen <= UInt<1>("h00")
2020-11-08 22:37:07 +08:00
node _T_520 = bits(ld_addr_ibuf_hit_lo, 0, 0) @[Bitwise.scala 72:15]
node _T_521 = mux(_T_520, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
2020-11-09 15:28:03 +08:00
node _T_522 = and(_T_521, ibuf_byteen) @[el2_lsu_bus_buffer.scala 208:55]
node _T_523 = and(_T_522, ldst_byteen_lo_m) @[el2_lsu_bus_buffer.scala 208:69]
ld_byte_ibuf_hit_lo <= _T_523 @[el2_lsu_bus_buffer.scala 208:23]
2020-11-08 22:37:07 +08:00
node _T_524 = bits(ld_addr_ibuf_hit_hi, 0, 0) @[Bitwise.scala 72:15]
node _T_525 = mux(_T_524, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
2020-11-09 15:28:03 +08:00
node _T_526 = and(_T_525, ibuf_byteen) @[el2_lsu_bus_buffer.scala 209:55]
node _T_527 = and(_T_526, ldst_byteen_hi_m) @[el2_lsu_bus_buffer.scala 209:69]
ld_byte_ibuf_hit_hi <= _T_527 @[el2_lsu_bus_buffer.scala 209:23]
wire buf_data : UInt<32>[4] @[el2_lsu_bus_buffer.scala 211:22]
buf_data[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 212:12]
buf_data[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 212:12]
buf_data[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 212:12]
buf_data[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 212:12]
2020-11-06 21:58:23 +08:00
wire fwd_data : UInt<32>
fwd_data <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
node _T_528 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 214:81]
2020-11-08 22:37:07 +08:00
node _T_529 = bits(_T_528, 0, 0) @[Bitwise.scala 72:15]
node _T_530 = mux(_T_529, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 15:28:03 +08:00
node _T_531 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 214:81]
2020-11-08 22:37:07 +08:00
node _T_532 = bits(_T_531, 0, 0) @[Bitwise.scala 72:15]
node _T_533 = mux(_T_532, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 15:28:03 +08:00
node _T_534 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 214:81]
2020-11-08 22:37:07 +08:00
node _T_535 = bits(_T_534, 0, 0) @[Bitwise.scala 72:15]
node _T_536 = mux(_T_535, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 15:28:03 +08:00
node _T_537 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 214:81]
2020-11-08 22:37:07 +08:00
node _T_538 = bits(_T_537, 0, 0) @[Bitwise.scala 72:15]
node _T_539 = mux(_T_538, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_540 = cat(_T_539, _T_536) @[Cat.scala 29:58]
node _T_541 = cat(_T_540, _T_533) @[Cat.scala 29:58]
node ld_fwddata_buf_lo_initial = cat(_T_541, _T_530) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_542 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 215:81]
2020-11-08 22:37:07 +08:00
node _T_543 = bits(_T_542, 0, 0) @[Bitwise.scala 72:15]
node _T_544 = mux(_T_543, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 15:28:03 +08:00
node _T_545 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 215:81]
2020-11-08 22:37:07 +08:00
node _T_546 = bits(_T_545, 0, 0) @[Bitwise.scala 72:15]
node _T_547 = mux(_T_546, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 15:28:03 +08:00
node _T_548 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 215:81]
2020-11-08 22:37:07 +08:00
node _T_549 = bits(_T_548, 0, 0) @[Bitwise.scala 72:15]
node _T_550 = mux(_T_549, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 15:28:03 +08:00
node _T_551 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 215:81]
2020-11-08 22:37:07 +08:00
node _T_552 = bits(_T_551, 0, 0) @[Bitwise.scala 72:15]
node _T_553 = mux(_T_552, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_554 = cat(_T_553, _T_550) @[Cat.scala 29:58]
node _T_555 = cat(_T_554, _T_547) @[Cat.scala 29:58]
node ld_fwddata_buf_hi_initial = cat(_T_555, _T_544) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_556 = bits(ld_byte_hitvecfn_lo[3], 0, 0) @[el2_lsu_bus_buffer.scala 216:86]
2020-11-08 22:37:07 +08:00
node _T_557 = bits(_T_556, 0, 0) @[Bitwise.scala 72:15]
node _T_558 = mux(_T_557, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_559 = bits(buf_data[0], 31, 24) @[el2_lsu_bus_buffer.scala 216:104]
2020-11-09 15:28:03 +08:00
node _T_560 = and(_T_558, _T_559) @[el2_lsu_bus_buffer.scala 216:91]
node _T_561 = bits(ld_byte_hitvecfn_lo[3], 1, 1) @[el2_lsu_bus_buffer.scala 216:86]
2020-11-08 21:53:45 +08:00
node _T_562 = bits(_T_561, 0, 0) @[Bitwise.scala 72:15]
node _T_563 = mux(_T_562, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_564 = bits(buf_data[1], 31, 24) @[el2_lsu_bus_buffer.scala 216:104]
2020-11-09 15:28:03 +08:00
node _T_565 = and(_T_563, _T_564) @[el2_lsu_bus_buffer.scala 216:91]
node _T_566 = bits(ld_byte_hitvecfn_lo[3], 2, 2) @[el2_lsu_bus_buffer.scala 216:86]
2020-11-08 21:53:45 +08:00
node _T_567 = bits(_T_566, 0, 0) @[Bitwise.scala 72:15]
node _T_568 = mux(_T_567, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_569 = bits(buf_data[2], 31, 24) @[el2_lsu_bus_buffer.scala 216:104]
2020-11-09 15:28:03 +08:00
node _T_570 = and(_T_568, _T_569) @[el2_lsu_bus_buffer.scala 216:91]
node _T_571 = bits(ld_byte_hitvecfn_lo[3], 3, 3) @[el2_lsu_bus_buffer.scala 216:86]
2020-11-08 22:37:07 +08:00
node _T_572 = bits(_T_571, 0, 0) @[Bitwise.scala 72:15]
node _T_573 = mux(_T_572, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_574 = bits(buf_data[3], 31, 24) @[el2_lsu_bus_buffer.scala 216:104]
2020-11-09 15:28:03 +08:00
node _T_575 = and(_T_573, _T_574) @[el2_lsu_bus_buffer.scala 216:91]
node _T_576 = or(_T_560, _T_565) @[el2_lsu_bus_buffer.scala 216:123]
node _T_577 = or(_T_576, _T_570) @[el2_lsu_bus_buffer.scala 216:123]
node _T_578 = or(_T_577, _T_575) @[el2_lsu_bus_buffer.scala 216:123]
2020-11-09 17:22:33 +08:00
node _T_579 = bits(ld_byte_hitvecfn_lo[2], 0, 0) @[el2_lsu_bus_buffer.scala 217:86]
2020-11-08 22:37:07 +08:00
node _T_580 = bits(_T_579, 0, 0) @[Bitwise.scala 72:15]
node _T_581 = mux(_T_580, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_582 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 217:104]
node _T_583 = and(_T_581, _T_582) @[el2_lsu_bus_buffer.scala 217:91]
node _T_584 = bits(ld_byte_hitvecfn_lo[2], 1, 1) @[el2_lsu_bus_buffer.scala 217:86]
2020-11-08 22:37:07 +08:00
node _T_585 = bits(_T_584, 0, 0) @[Bitwise.scala 72:15]
node _T_586 = mux(_T_585, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_587 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 217:104]
node _T_588 = and(_T_586, _T_587) @[el2_lsu_bus_buffer.scala 217:91]
node _T_589 = bits(ld_byte_hitvecfn_lo[2], 2, 2) @[el2_lsu_bus_buffer.scala 217:86]
2020-11-08 22:37:07 +08:00
node _T_590 = bits(_T_589, 0, 0) @[Bitwise.scala 72:15]
node _T_591 = mux(_T_590, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_592 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 217:104]
node _T_593 = and(_T_591, _T_592) @[el2_lsu_bus_buffer.scala 217:91]
node _T_594 = bits(ld_byte_hitvecfn_lo[2], 3, 3) @[el2_lsu_bus_buffer.scala 217:86]
2020-11-08 22:37:07 +08:00
node _T_595 = bits(_T_594, 0, 0) @[Bitwise.scala 72:15]
node _T_596 = mux(_T_595, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_597 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 217:104]
node _T_598 = and(_T_596, _T_597) @[el2_lsu_bus_buffer.scala 217:91]
node _T_599 = or(_T_583, _T_588) @[el2_lsu_bus_buffer.scala 217:123]
node _T_600 = or(_T_599, _T_593) @[el2_lsu_bus_buffer.scala 217:123]
node _T_601 = or(_T_600, _T_598) @[el2_lsu_bus_buffer.scala 217:123]
node _T_602 = bits(ld_byte_hitvecfn_lo[1], 0, 0) @[el2_lsu_bus_buffer.scala 218:86]
2020-11-08 22:37:07 +08:00
node _T_603 = bits(_T_602, 0, 0) @[Bitwise.scala 72:15]
node _T_604 = mux(_T_603, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_605 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 218:104]
node _T_606 = and(_T_604, _T_605) @[el2_lsu_bus_buffer.scala 218:91]
node _T_607 = bits(ld_byte_hitvecfn_lo[1], 1, 1) @[el2_lsu_bus_buffer.scala 218:86]
2020-11-08 22:37:07 +08:00
node _T_608 = bits(_T_607, 0, 0) @[Bitwise.scala 72:15]
node _T_609 = mux(_T_608, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_610 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 218:104]
node _T_611 = and(_T_609, _T_610) @[el2_lsu_bus_buffer.scala 218:91]
node _T_612 = bits(ld_byte_hitvecfn_lo[1], 2, 2) @[el2_lsu_bus_buffer.scala 218:86]
2020-11-08 22:37:07 +08:00
node _T_613 = bits(_T_612, 0, 0) @[Bitwise.scala 72:15]
node _T_614 = mux(_T_613, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_615 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 218:104]
node _T_616 = and(_T_614, _T_615) @[el2_lsu_bus_buffer.scala 218:91]
node _T_617 = bits(ld_byte_hitvecfn_lo[1], 3, 3) @[el2_lsu_bus_buffer.scala 218:86]
2020-11-08 22:37:07 +08:00
node _T_618 = bits(_T_617, 0, 0) @[Bitwise.scala 72:15]
node _T_619 = mux(_T_618, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_620 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 218:104]
node _T_621 = and(_T_619, _T_620) @[el2_lsu_bus_buffer.scala 218:91]
node _T_622 = or(_T_606, _T_611) @[el2_lsu_bus_buffer.scala 218:123]
node _T_623 = or(_T_622, _T_616) @[el2_lsu_bus_buffer.scala 218:123]
node _T_624 = or(_T_623, _T_621) @[el2_lsu_bus_buffer.scala 218:123]
node _T_625 = bits(ld_byte_hitvecfn_lo[0], 0, 0) @[el2_lsu_bus_buffer.scala 219:86]
2020-11-08 22:37:07 +08:00
node _T_626 = bits(_T_625, 0, 0) @[Bitwise.scala 72:15]
node _T_627 = mux(_T_626, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_628 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 219:104]
node _T_629 = and(_T_627, _T_628) @[el2_lsu_bus_buffer.scala 219:91]
node _T_630 = bits(ld_byte_hitvecfn_lo[0], 1, 1) @[el2_lsu_bus_buffer.scala 219:86]
2020-11-08 22:37:07 +08:00
node _T_631 = bits(_T_630, 0, 0) @[Bitwise.scala 72:15]
node _T_632 = mux(_T_631, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_633 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 219:104]
node _T_634 = and(_T_632, _T_633) @[el2_lsu_bus_buffer.scala 219:91]
node _T_635 = bits(ld_byte_hitvecfn_lo[0], 2, 2) @[el2_lsu_bus_buffer.scala 219:86]
2020-11-08 22:37:07 +08:00
node _T_636 = bits(_T_635, 0, 0) @[Bitwise.scala 72:15]
node _T_637 = mux(_T_636, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_638 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 219:104]
node _T_639 = and(_T_637, _T_638) @[el2_lsu_bus_buffer.scala 219:91]
node _T_640 = bits(ld_byte_hitvecfn_lo[0], 3, 3) @[el2_lsu_bus_buffer.scala 219:86]
2020-11-08 22:37:07 +08:00
node _T_641 = bits(_T_640, 0, 0) @[Bitwise.scala 72:15]
node _T_642 = mux(_T_641, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_643 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 219:104]
node _T_644 = and(_T_642, _T_643) @[el2_lsu_bus_buffer.scala 219:91]
node _T_645 = or(_T_629, _T_634) @[el2_lsu_bus_buffer.scala 219:123]
node _T_646 = or(_T_645, _T_639) @[el2_lsu_bus_buffer.scala 219:123]
node _T_647 = or(_T_646, _T_644) @[el2_lsu_bus_buffer.scala 219:123]
2020-11-08 22:37:07 +08:00
node _T_648 = cat(_T_624, _T_647) @[Cat.scala 29:58]
node _T_649 = cat(_T_578, _T_601) @[Cat.scala 29:58]
node _T_650 = cat(_T_649, _T_648) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_651 = and(ld_fwddata_buf_lo_initial, ibuf_data) @[el2_lsu_bus_buffer.scala 220:32]
node _T_652 = or(_T_650, _T_651) @[el2_lsu_bus_buffer.scala 219:129]
2020-11-09 15:28:03 +08:00
io.ld_fwddata_buf_lo <= _T_652 @[el2_lsu_bus_buffer.scala 216:24]
2020-11-09 17:22:33 +08:00
node _T_653 = bits(ld_byte_hitvecfn_hi[3], 0, 0) @[el2_lsu_bus_buffer.scala 222:86]
2020-11-08 22:51:28 +08:00
node _T_654 = bits(_T_653, 0, 0) @[Bitwise.scala 72:15]
node _T_655 = mux(_T_654, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_656 = bits(buf_data[0], 31, 24) @[el2_lsu_bus_buffer.scala 222:104]
node _T_657 = and(_T_655, _T_656) @[el2_lsu_bus_buffer.scala 222:91]
node _T_658 = bits(ld_byte_hitvecfn_hi[3], 1, 1) @[el2_lsu_bus_buffer.scala 222:86]
2020-11-08 22:51:28 +08:00
node _T_659 = bits(_T_658, 0, 0) @[Bitwise.scala 72:15]
node _T_660 = mux(_T_659, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_661 = bits(buf_data[1], 31, 24) @[el2_lsu_bus_buffer.scala 222:104]
node _T_662 = and(_T_660, _T_661) @[el2_lsu_bus_buffer.scala 222:91]
node _T_663 = bits(ld_byte_hitvecfn_hi[3], 2, 2) @[el2_lsu_bus_buffer.scala 222:86]
2020-11-08 22:51:28 +08:00
node _T_664 = bits(_T_663, 0, 0) @[Bitwise.scala 72:15]
node _T_665 = mux(_T_664, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_666 = bits(buf_data[2], 31, 24) @[el2_lsu_bus_buffer.scala 222:104]
node _T_667 = and(_T_665, _T_666) @[el2_lsu_bus_buffer.scala 222:91]
node _T_668 = bits(ld_byte_hitvecfn_hi[3], 3, 3) @[el2_lsu_bus_buffer.scala 222:86]
2020-11-08 22:51:28 +08:00
node _T_669 = bits(_T_668, 0, 0) @[Bitwise.scala 72:15]
node _T_670 = mux(_T_669, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_671 = bits(buf_data[3], 31, 24) @[el2_lsu_bus_buffer.scala 222:104]
node _T_672 = and(_T_670, _T_671) @[el2_lsu_bus_buffer.scala 222:91]
node _T_673 = or(_T_657, _T_662) @[el2_lsu_bus_buffer.scala 222:123]
node _T_674 = or(_T_673, _T_667) @[el2_lsu_bus_buffer.scala 222:123]
node _T_675 = or(_T_674, _T_672) @[el2_lsu_bus_buffer.scala 222:123]
node _T_676 = bits(ld_byte_hitvecfn_hi[2], 0, 0) @[el2_lsu_bus_buffer.scala 223:86]
2020-11-08 22:51:28 +08:00
node _T_677 = bits(_T_676, 0, 0) @[Bitwise.scala 72:15]
node _T_678 = mux(_T_677, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_679 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 223:104]
node _T_680 = and(_T_678, _T_679) @[el2_lsu_bus_buffer.scala 223:91]
node _T_681 = bits(ld_byte_hitvecfn_hi[2], 1, 1) @[el2_lsu_bus_buffer.scala 223:86]
2020-11-08 22:51:28 +08:00
node _T_682 = bits(_T_681, 0, 0) @[Bitwise.scala 72:15]
node _T_683 = mux(_T_682, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_684 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 223:104]
node _T_685 = and(_T_683, _T_684) @[el2_lsu_bus_buffer.scala 223:91]
node _T_686 = bits(ld_byte_hitvecfn_hi[2], 2, 2) @[el2_lsu_bus_buffer.scala 223:86]
2020-11-08 22:51:28 +08:00
node _T_687 = bits(_T_686, 0, 0) @[Bitwise.scala 72:15]
node _T_688 = mux(_T_687, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_689 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 223:104]
node _T_690 = and(_T_688, _T_689) @[el2_lsu_bus_buffer.scala 223:91]
node _T_691 = bits(ld_byte_hitvecfn_hi[2], 3, 3) @[el2_lsu_bus_buffer.scala 223:86]
2020-11-08 22:51:28 +08:00
node _T_692 = bits(_T_691, 0, 0) @[Bitwise.scala 72:15]
node _T_693 = mux(_T_692, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_694 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 223:104]
node _T_695 = and(_T_693, _T_694) @[el2_lsu_bus_buffer.scala 223:91]
node _T_696 = or(_T_680, _T_685) @[el2_lsu_bus_buffer.scala 223:123]
node _T_697 = or(_T_696, _T_690) @[el2_lsu_bus_buffer.scala 223:123]
node _T_698 = or(_T_697, _T_695) @[el2_lsu_bus_buffer.scala 223:123]
node _T_699 = bits(ld_byte_hitvecfn_hi[1], 0, 0) @[el2_lsu_bus_buffer.scala 224:86]
2020-11-08 22:51:28 +08:00
node _T_700 = bits(_T_699, 0, 0) @[Bitwise.scala 72:15]
node _T_701 = mux(_T_700, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_702 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 224:104]
node _T_703 = and(_T_701, _T_702) @[el2_lsu_bus_buffer.scala 224:91]
node _T_704 = bits(ld_byte_hitvecfn_hi[1], 1, 1) @[el2_lsu_bus_buffer.scala 224:86]
2020-11-08 22:51:28 +08:00
node _T_705 = bits(_T_704, 0, 0) @[Bitwise.scala 72:15]
node _T_706 = mux(_T_705, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_707 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 224:104]
node _T_708 = and(_T_706, _T_707) @[el2_lsu_bus_buffer.scala 224:91]
node _T_709 = bits(ld_byte_hitvecfn_hi[1], 2, 2) @[el2_lsu_bus_buffer.scala 224:86]
2020-11-08 22:51:28 +08:00
node _T_710 = bits(_T_709, 0, 0) @[Bitwise.scala 72:15]
node _T_711 = mux(_T_710, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_712 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 224:104]
node _T_713 = and(_T_711, _T_712) @[el2_lsu_bus_buffer.scala 224:91]
node _T_714 = bits(ld_byte_hitvecfn_hi[1], 3, 3) @[el2_lsu_bus_buffer.scala 224:86]
2020-11-08 22:51:28 +08:00
node _T_715 = bits(_T_714, 0, 0) @[Bitwise.scala 72:15]
node _T_716 = mux(_T_715, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_717 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 224:104]
node _T_718 = and(_T_716, _T_717) @[el2_lsu_bus_buffer.scala 224:91]
node _T_719 = or(_T_703, _T_708) @[el2_lsu_bus_buffer.scala 224:123]
node _T_720 = or(_T_719, _T_713) @[el2_lsu_bus_buffer.scala 224:123]
node _T_721 = or(_T_720, _T_718) @[el2_lsu_bus_buffer.scala 224:123]
node _T_722 = bits(ld_byte_hitvecfn_hi[0], 0, 0) @[el2_lsu_bus_buffer.scala 225:86]
2020-11-08 22:51:28 +08:00
node _T_723 = bits(_T_722, 0, 0) @[Bitwise.scala 72:15]
node _T_724 = mux(_T_723, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_725 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 225:104]
node _T_726 = and(_T_724, _T_725) @[el2_lsu_bus_buffer.scala 225:91]
node _T_727 = bits(ld_byte_hitvecfn_hi[0], 1, 1) @[el2_lsu_bus_buffer.scala 225:86]
2020-11-08 22:51:28 +08:00
node _T_728 = bits(_T_727, 0, 0) @[Bitwise.scala 72:15]
node _T_729 = mux(_T_728, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_730 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 225:104]
node _T_731 = and(_T_729, _T_730) @[el2_lsu_bus_buffer.scala 225:91]
node _T_732 = bits(ld_byte_hitvecfn_hi[0], 2, 2) @[el2_lsu_bus_buffer.scala 225:86]
2020-11-08 22:51:28 +08:00
node _T_733 = bits(_T_732, 0, 0) @[Bitwise.scala 72:15]
node _T_734 = mux(_T_733, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_735 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 225:104]
node _T_736 = and(_T_734, _T_735) @[el2_lsu_bus_buffer.scala 225:91]
node _T_737 = bits(ld_byte_hitvecfn_hi[0], 3, 3) @[el2_lsu_bus_buffer.scala 225:86]
2020-11-08 22:51:28 +08:00
node _T_738 = bits(_T_737, 0, 0) @[Bitwise.scala 72:15]
node _T_739 = mux(_T_738, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_740 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 225:104]
node _T_741 = and(_T_739, _T_740) @[el2_lsu_bus_buffer.scala 225:91]
node _T_742 = or(_T_726, _T_731) @[el2_lsu_bus_buffer.scala 225:123]
node _T_743 = or(_T_742, _T_736) @[el2_lsu_bus_buffer.scala 225:123]
node _T_744 = or(_T_743, _T_741) @[el2_lsu_bus_buffer.scala 225:123]
2020-11-08 22:51:28 +08:00
node _T_745 = cat(_T_721, _T_744) @[Cat.scala 29:58]
node _T_746 = cat(_T_675, _T_698) @[Cat.scala 29:58]
node _T_747 = cat(_T_746, _T_745) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_748 = and(ld_fwddata_buf_hi_initial, ibuf_data) @[el2_lsu_bus_buffer.scala 226:32]
node _T_749 = or(_T_747, _T_748) @[el2_lsu_bus_buffer.scala 225:129]
io.ld_fwddata_buf_hi <= _T_749 @[el2_lsu_bus_buffer.scala 222:24]
node bus_coalescing_disable = or(io.dec_tlu_wb_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 228:65]
2020-11-08 22:51:28 +08:00
node _T_750 = mux(io.lsu_pkt_r.by, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_751 = mux(io.lsu_pkt_r.half, UInt<4>("h03"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_752 = mux(io.lsu_pkt_r.word, UInt<4>("h0f"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_753 = or(_T_750, _T_751) @[Mux.scala 27:72]
node _T_754 = or(_T_753, _T_752) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire ldst_byteen_r : UInt<4> @[Mux.scala 27:72]
2020-11-08 22:51:28 +08:00
ldst_byteen_r <= _T_754 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_755 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 233:50]
node _T_756 = eq(_T_755, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 233:55]
node _T_757 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 234:50]
node _T_758 = eq(_T_757, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 234:55]
node _T_759 = bits(ldst_byteen_r, 3, 3) @[el2_lsu_bus_buffer.scala 234:91]
2020-11-08 22:51:28 +08:00
node _T_760 = cat(UInt<3>("h00"), _T_759) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_761 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 235:50]
node _T_762 = eq(_T_761, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 235:55]
node _T_763 = bits(ldst_byteen_r, 3, 2) @[el2_lsu_bus_buffer.scala 235:91]
2020-11-08 22:51:28 +08:00
node _T_764 = cat(UInt<2>("h00"), _T_763) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_765 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 236:50]
node _T_766 = eq(_T_765, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 236:55]
node _T_767 = bits(ldst_byteen_r, 3, 1) @[el2_lsu_bus_buffer.scala 236:91]
2020-11-08 22:51:28 +08:00
node _T_768 = cat(UInt<1>("h00"), _T_767) @[Cat.scala 29:58]
node _T_769 = mux(_T_756, UInt<4>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_770 = mux(_T_758, _T_760, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_771 = mux(_T_762, _T_764, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_772 = mux(_T_766, _T_768, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_773 = or(_T_769, _T_770) @[Mux.scala 27:72]
node _T_774 = or(_T_773, _T_771) @[Mux.scala 27:72]
node _T_775 = or(_T_774, _T_772) @[Mux.scala 27:72]
2020-11-08 15:43:40 +08:00
wire ldst_byteen_hi_r : UInt<4> @[Mux.scala 27:72]
2020-11-08 22:51:28 +08:00
ldst_byteen_hi_r <= _T_775 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_776 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 237:50]
node _T_777 = eq(_T_776, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 237:55]
node _T_778 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 238:50]
node _T_779 = eq(_T_778, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 238:55]
node _T_780 = bits(ldst_byteen_r, 2, 0) @[el2_lsu_bus_buffer.scala 238:81]
2020-11-08 22:51:28 +08:00
node _T_781 = cat(_T_780, UInt<1>("h00")) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_782 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 239:50]
node _T_783 = eq(_T_782, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 239:55]
node _T_784 = bits(ldst_byteen_r, 1, 0) @[el2_lsu_bus_buffer.scala 239:81]
2020-11-08 22:51:28 +08:00
node _T_785 = cat(_T_784, UInt<2>("h00")) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_786 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 240:50]
node _T_787 = eq(_T_786, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 240:55]
node _T_788 = bits(ldst_byteen_r, 0, 0) @[el2_lsu_bus_buffer.scala 240:81]
2020-11-08 22:51:28 +08:00
node _T_789 = cat(_T_788, UInt<3>("h00")) @[Cat.scala 29:58]
node _T_790 = mux(_T_777, ldst_byteen_r, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_791 = mux(_T_779, _T_781, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_792 = mux(_T_783, _T_785, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_793 = mux(_T_787, _T_789, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_794 = or(_T_790, _T_791) @[Mux.scala 27:72]
node _T_795 = or(_T_794, _T_792) @[Mux.scala 27:72]
node _T_796 = or(_T_795, _T_793) @[Mux.scala 27:72]
2020-11-08 15:43:40 +08:00
wire ldst_byteen_lo_r : UInt<4> @[Mux.scala 27:72]
2020-11-08 22:51:28 +08:00
ldst_byteen_lo_r <= _T_796 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_797 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 242:49]
node _T_798 = eq(_T_797, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 242:54]
node _T_799 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 243:49]
node _T_800 = eq(_T_799, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 243:54]
node _T_801 = bits(io.store_data_r, 31, 8) @[el2_lsu_bus_buffer.scala 243:93]
2020-11-08 22:51:28 +08:00
node _T_802 = cat(UInt<8>("h00"), _T_801) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_803 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 244:49]
node _T_804 = eq(_T_803, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 244:54]
node _T_805 = bits(io.store_data_r, 31, 16) @[el2_lsu_bus_buffer.scala 244:93]
2020-11-08 22:51:28 +08:00
node _T_806 = cat(UInt<16>("h00"), _T_805) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_807 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 245:49]
node _T_808 = eq(_T_807, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 245:54]
node _T_809 = bits(io.store_data_r, 31, 24) @[el2_lsu_bus_buffer.scala 245:93]
2020-11-08 22:51:28 +08:00
node _T_810 = cat(UInt<24>("h00"), _T_809) @[Cat.scala 29:58]
node _T_811 = mux(_T_798, UInt<32>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_812 = mux(_T_800, _T_802, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_813 = mux(_T_804, _T_806, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_814 = mux(_T_808, _T_810, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_815 = or(_T_811, _T_812) @[Mux.scala 27:72]
node _T_816 = or(_T_815, _T_813) @[Mux.scala 27:72]
node _T_817 = or(_T_816, _T_814) @[Mux.scala 27:72]
2020-11-08 15:43:40 +08:00
wire store_data_hi_r : UInt<32> @[Mux.scala 27:72]
2020-11-08 22:51:28 +08:00
store_data_hi_r <= _T_817 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_818 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 247:49]
node _T_819 = eq(_T_818, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 247:54]
node _T_820 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 248:49]
node _T_821 = eq(_T_820, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 248:54]
node _T_822 = bits(io.store_data_r, 23, 0) @[el2_lsu_bus_buffer.scala 248:82]
2020-11-08 22:51:28 +08:00
node _T_823 = cat(_T_822, UInt<8>("h00")) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_824 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 249:49]
node _T_825 = eq(_T_824, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 249:54]
node _T_826 = bits(io.store_data_r, 15, 0) @[el2_lsu_bus_buffer.scala 249:82]
2020-11-08 22:51:28 +08:00
node _T_827 = cat(_T_826, UInt<16>("h00")) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_828 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 250:49]
node _T_829 = eq(_T_828, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 250:54]
node _T_830 = bits(io.store_data_r, 7, 0) @[el2_lsu_bus_buffer.scala 250:82]
2020-11-08 22:51:28 +08:00
node _T_831 = cat(_T_830, UInt<24>("h00")) @[Cat.scala 29:58]
node _T_832 = mux(_T_819, io.store_data_r, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_833 = mux(_T_821, _T_823, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_834 = mux(_T_825, _T_827, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_835 = mux(_T_829, _T_831, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_836 = or(_T_832, _T_833) @[Mux.scala 27:72]
node _T_837 = or(_T_836, _T_834) @[Mux.scala 27:72]
node _T_838 = or(_T_837, _T_835) @[Mux.scala 27:72]
2020-11-08 15:43:40 +08:00
wire store_data_lo_r : UInt<32> @[Mux.scala 27:72]
2020-11-08 22:51:28 +08:00
store_data_lo_r <= _T_838 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_839 = bits(io.lsu_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 253:36]
node _T_840 = bits(io.end_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 253:57]
node ldst_samedw_r = eq(_T_839, _T_840) @[el2_lsu_bus_buffer.scala 253:40]
node _T_841 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 254:67]
node _T_842 = eq(_T_841, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 254:74]
node _T_843 = bits(io.lsu_addr_r, 0, 0) @[el2_lsu_bus_buffer.scala 255:40]
node _T_844 = eq(_T_843, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 255:26]
2020-11-08 22:51:28 +08:00
node _T_845 = mux(io.lsu_pkt_r.word, _T_842, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_846 = mux(io.lsu_pkt_r.half, _T_844, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_847 = mux(io.lsu_pkt_r.by, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_848 = or(_T_845, _T_846) @[Mux.scala 27:72]
node _T_849 = or(_T_848, _T_847) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire is_aligned_r : UInt<1> @[Mux.scala 27:72]
2020-11-08 22:51:28 +08:00
is_aligned_r <= _T_849 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_850 = or(io.lsu_pkt_r.load, io.no_word_merge_r) @[el2_lsu_bus_buffer.scala 257:55]
node _T_851 = and(io.lsu_busreq_r, _T_850) @[el2_lsu_bus_buffer.scala 257:34]
node _T_852 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 257:79]
node ibuf_byp = and(_T_851, _T_852) @[el2_lsu_bus_buffer.scala 257:77]
node _T_853 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 258:36]
node _T_854 = eq(ibuf_byp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 258:56]
node ibuf_wr_en = and(_T_853, _T_854) @[el2_lsu_bus_buffer.scala 258:54]
2020-11-06 21:58:23 +08:00
wire ibuf_drain_vld : UInt<1>
ibuf_drain_vld <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_855 = eq(ibuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 260:36]
node _T_856 = and(ibuf_drain_vld, _T_855) @[el2_lsu_bus_buffer.scala 260:34]
node ibuf_rst = or(_T_856, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 260:49]
node _T_857 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 261:44]
node _T_858 = and(io.lsu_busreq_m, _T_857) @[el2_lsu_bus_buffer.scala 261:42]
node _T_859 = and(_T_858, ibuf_valid) @[el2_lsu_bus_buffer.scala 261:61]
node _T_860 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 261:107]
node _T_861 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 261:132]
node _T_862 = neq(_T_860, _T_861) @[el2_lsu_bus_buffer.scala 261:115]
node _T_863 = or(io.lsu_pkt_m.load, _T_862) @[el2_lsu_bus_buffer.scala 261:95]
node ibuf_force_drain = and(_T_859, _T_863) @[el2_lsu_bus_buffer.scala 261:74]
2020-11-06 21:58:23 +08:00
wire ibuf_sideeffect : UInt<1>
ibuf_sideeffect <= UInt<1>("h00")
wire ibuf_timer : UInt<3>
ibuf_timer <= UInt<1>("h00")
wire ibuf_merge_en : UInt<1>
ibuf_merge_en <= UInt<1>("h00")
wire ibuf_merge_in : UInt<1>
ibuf_merge_in <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_864 = eq(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 266:62]
node _T_865 = or(ibuf_wr_en, _T_864) @[el2_lsu_bus_buffer.scala 266:48]
node _T_866 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 266:98]
node _T_867 = eq(_T_866, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 266:82]
node _T_868 = and(_T_865, _T_867) @[el2_lsu_bus_buffer.scala 266:80]
node _T_869 = or(_T_868, ibuf_byp) @[el2_lsu_bus_buffer.scala 267:5]
node _T_870 = or(_T_869, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 267:16]
node _T_871 = or(_T_870, ibuf_sideeffect) @[el2_lsu_bus_buffer.scala 267:35]
node _T_872 = eq(ibuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 267:55]
node _T_873 = or(_T_871, _T_872) @[el2_lsu_bus_buffer.scala 267:53]
node _T_874 = or(_T_873, bus_coalescing_disable) @[el2_lsu_bus_buffer.scala 267:67]
node _T_875 = and(ibuf_valid, _T_874) @[el2_lsu_bus_buffer.scala 266:32]
ibuf_drain_vld <= _T_875 @[el2_lsu_bus_buffer.scala 266:18]
2020-11-06 21:58:23 +08:00
wire ibuf_tag : UInt<2>
ibuf_tag <= UInt<1>("h00")
wire WrPtr1_r : UInt<2>
WrPtr1_r <= UInt<1>("h00")
wire WrPtr0_r : UInt<2>
WrPtr0_r <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_876 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 272:39]
node _T_877 = mux(io.ldst_dual_r, WrPtr1_r, WrPtr0_r) @[el2_lsu_bus_buffer.scala 272:69]
node ibuf_tag_in = mux(_T_876, ibuf_tag, _T_877) @[el2_lsu_bus_buffer.scala 272:24]
2020-11-06 21:58:23 +08:00
node ibuf_sz_in = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node ibuf_addr_in = mux(io.ldst_dual_r, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 275:25]
node _T_878 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 276:42]
node _T_879 = bits(ibuf_byteen, 3, 0) @[el2_lsu_bus_buffer.scala 276:70]
node _T_880 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 276:95]
node _T_881 = or(_T_879, _T_880) @[el2_lsu_bus_buffer.scala 276:77]
node _T_882 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 277:41]
node _T_883 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 277:65]
node _T_884 = mux(io.ldst_dual_r, _T_882, _T_883) @[el2_lsu_bus_buffer.scala 277:8]
node ibuf_byteen_in = mux(_T_878, _T_881, _T_884) @[el2_lsu_bus_buffer.scala 276:27]
node _T_885 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 280:61]
node _T_886 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 281:25]
node _T_887 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 281:45]
node _T_888 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 281:76]
node _T_889 = mux(_T_886, _T_887, _T_888) @[el2_lsu_bus_buffer.scala 281:8]
node _T_890 = bits(store_data_hi_r, 7, 0) @[el2_lsu_bus_buffer.scala 282:40]
node _T_891 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 282:77]
node _T_892 = mux(io.ldst_dual_r, _T_890, _T_891) @[el2_lsu_bus_buffer.scala 282:8]
node _T_893 = mux(_T_885, _T_889, _T_892) @[el2_lsu_bus_buffer.scala 280:46]
node _T_894 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 280:61]
node _T_895 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 281:25]
node _T_896 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 281:45]
node _T_897 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 281:76]
node _T_898 = mux(_T_895, _T_896, _T_897) @[el2_lsu_bus_buffer.scala 281:8]
node _T_899 = bits(store_data_hi_r, 15, 8) @[el2_lsu_bus_buffer.scala 282:40]
node _T_900 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 282:77]
node _T_901 = mux(io.ldst_dual_r, _T_899, _T_900) @[el2_lsu_bus_buffer.scala 282:8]
node _T_902 = mux(_T_894, _T_898, _T_901) @[el2_lsu_bus_buffer.scala 280:46]
node _T_903 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 280:61]
node _T_904 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 281:25]
node _T_905 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 281:45]
node _T_906 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 281:76]
node _T_907 = mux(_T_904, _T_905, _T_906) @[el2_lsu_bus_buffer.scala 281:8]
node _T_908 = bits(store_data_hi_r, 23, 16) @[el2_lsu_bus_buffer.scala 282:40]
node _T_909 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 282:77]
node _T_910 = mux(io.ldst_dual_r, _T_908, _T_909) @[el2_lsu_bus_buffer.scala 282:8]
node _T_911 = mux(_T_903, _T_907, _T_910) @[el2_lsu_bus_buffer.scala 280:46]
node _T_912 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 280:61]
node _T_913 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 281:25]
node _T_914 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 281:45]
node _T_915 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 281:76]
node _T_916 = mux(_T_913, _T_914, _T_915) @[el2_lsu_bus_buffer.scala 281:8]
node _T_917 = bits(store_data_hi_r, 31, 24) @[el2_lsu_bus_buffer.scala 282:40]
node _T_918 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 282:77]
node _T_919 = mux(io.ldst_dual_r, _T_917, _T_918) @[el2_lsu_bus_buffer.scala 282:8]
node _T_920 = mux(_T_912, _T_916, _T_919) @[el2_lsu_bus_buffer.scala 280:46]
2020-11-08 22:51:28 +08:00
node _T_921 = cat(_T_920, _T_911) @[Cat.scala 29:58]
node _T_922 = cat(_T_921, _T_902) @[Cat.scala 29:58]
node ibuf_data_in = cat(_T_922, _T_893) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_923 = lt(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 283:59]
node _T_924 = bits(_T_923, 0, 0) @[el2_lsu_bus_buffer.scala 283:79]
node _T_925 = add(ibuf_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 283:93]
node _T_926 = tail(_T_925, 1) @[el2_lsu_bus_buffer.scala 283:93]
node _T_927 = mux(_T_924, _T_926, ibuf_timer) @[el2_lsu_bus_buffer.scala 283:47]
node ibuf_timer_in = mux(ibuf_wr_en, UInt<1>("h00"), _T_927) @[el2_lsu_bus_buffer.scala 283:26]
node _T_928 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 285:36]
node _T_929 = and(_T_928, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 285:54]
node _T_930 = and(_T_929, ibuf_valid) @[el2_lsu_bus_buffer.scala 285:75]
node _T_931 = and(_T_930, ibuf_write) @[el2_lsu_bus_buffer.scala 285:88]
node _T_932 = bits(io.lsu_addr_r, 31, 2) @[el2_lsu_bus_buffer.scala 285:117]
node _T_933 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 285:137]
node _T_934 = eq(_T_932, _T_933) @[el2_lsu_bus_buffer.scala 285:124]
node _T_935 = and(_T_931, _T_934) @[el2_lsu_bus_buffer.scala 285:101]
node _T_936 = eq(io.is_sideeffects_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 285:147]
node _T_937 = and(_T_935, _T_936) @[el2_lsu_bus_buffer.scala 285:145]
node _T_938 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 285:170]
node _T_939 = and(_T_937, _T_938) @[el2_lsu_bus_buffer.scala 285:168]
ibuf_merge_en <= _T_939 @[el2_lsu_bus_buffer.scala 285:17]
node _T_940 = eq(io.ldst_dual_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 286:20]
ibuf_merge_in <= _T_940 @[el2_lsu_bus_buffer.scala 286:17]
node _T_941 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 287:65]
node _T_942 = and(ibuf_merge_en, _T_941) @[el2_lsu_bus_buffer.scala 287:63]
node _T_943 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 287:92]
node _T_944 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 287:114]
node _T_945 = or(_T_943, _T_944) @[el2_lsu_bus_buffer.scala 287:96]
node _T_946 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 287:130]
node _T_947 = mux(_T_942, _T_945, _T_946) @[el2_lsu_bus_buffer.scala 287:48]
node _T_948 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 287:65]
node _T_949 = and(ibuf_merge_en, _T_948) @[el2_lsu_bus_buffer.scala 287:63]
node _T_950 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 287:92]
node _T_951 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 287:114]
node _T_952 = or(_T_950, _T_951) @[el2_lsu_bus_buffer.scala 287:96]
node _T_953 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 287:130]
node _T_954 = mux(_T_949, _T_952, _T_953) @[el2_lsu_bus_buffer.scala 287:48]
node _T_955 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 287:65]
node _T_956 = and(ibuf_merge_en, _T_955) @[el2_lsu_bus_buffer.scala 287:63]
node _T_957 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 287:92]
node _T_958 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 287:114]
node _T_959 = or(_T_957, _T_958) @[el2_lsu_bus_buffer.scala 287:96]
node _T_960 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 287:130]
node _T_961 = mux(_T_956, _T_959, _T_960) @[el2_lsu_bus_buffer.scala 287:48]
node _T_962 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 287:65]
node _T_963 = and(ibuf_merge_en, _T_962) @[el2_lsu_bus_buffer.scala 287:63]
node _T_964 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 287:92]
node _T_965 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 287:114]
node _T_966 = or(_T_964, _T_965) @[el2_lsu_bus_buffer.scala 287:96]
node _T_967 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 287:130]
node _T_968 = mux(_T_963, _T_966, _T_967) @[el2_lsu_bus_buffer.scala 287:48]
2020-11-08 22:51:28 +08:00
node _T_969 = cat(_T_968, _T_961) @[Cat.scala 29:58]
node _T_970 = cat(_T_969, _T_954) @[Cat.scala 29:58]
node ibuf_byteen_out = cat(_T_970, _T_947) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_971 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 288:62]
node _T_972 = and(ibuf_merge_en, _T_971) @[el2_lsu_bus_buffer.scala 288:60]
node _T_973 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 288:98]
node _T_974 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 288:118]
node _T_975 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 288:143]
node _T_976 = mux(_T_973, _T_974, _T_975) @[el2_lsu_bus_buffer.scala 288:81]
node _T_977 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 288:169]
node _T_978 = mux(_T_972, _T_976, _T_977) @[el2_lsu_bus_buffer.scala 288:45]
node _T_979 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 288:62]
node _T_980 = and(ibuf_merge_en, _T_979) @[el2_lsu_bus_buffer.scala 288:60]
node _T_981 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 288:98]
node _T_982 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 288:118]
node _T_983 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 288:143]
node _T_984 = mux(_T_981, _T_982, _T_983) @[el2_lsu_bus_buffer.scala 288:81]
node _T_985 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 288:169]
node _T_986 = mux(_T_980, _T_984, _T_985) @[el2_lsu_bus_buffer.scala 288:45]
node _T_987 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 288:62]
node _T_988 = and(ibuf_merge_en, _T_987) @[el2_lsu_bus_buffer.scala 288:60]
node _T_989 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 288:98]
node _T_990 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 288:118]
node _T_991 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 288:143]
node _T_992 = mux(_T_989, _T_990, _T_991) @[el2_lsu_bus_buffer.scala 288:81]
node _T_993 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 288:169]
node _T_994 = mux(_T_988, _T_992, _T_993) @[el2_lsu_bus_buffer.scala 288:45]
node _T_995 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 288:62]
node _T_996 = and(ibuf_merge_en, _T_995) @[el2_lsu_bus_buffer.scala 288:60]
node _T_997 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 288:98]
node _T_998 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 288:118]
node _T_999 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 288:143]
node _T_1000 = mux(_T_997, _T_998, _T_999) @[el2_lsu_bus_buffer.scala 288:81]
node _T_1001 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 288:169]
node _T_1002 = mux(_T_996, _T_1000, _T_1001) @[el2_lsu_bus_buffer.scala 288:45]
2020-11-08 22:51:28 +08:00
node _T_1003 = cat(_T_1002, _T_994) @[Cat.scala 29:58]
node _T_1004 = cat(_T_1003, _T_986) @[Cat.scala 29:58]
node ibuf_data_out = cat(_T_1004, _T_978) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1005 = mux(ibuf_wr_en, UInt<1>("h01"), ibuf_valid) @[el2_lsu_bus_buffer.scala 290:28]
node _T_1006 = eq(ibuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 290:63]
node _T_1007 = and(_T_1005, _T_1006) @[el2_lsu_bus_buffer.scala 290:61]
reg _T_1008 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 290:24]
_T_1008 <= _T_1007 @[el2_lsu_bus_buffer.scala 290:24]
ibuf_valid <= _T_1008 @[el2_lsu_bus_buffer.scala 290:14]
node _T_1009 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 291:120]
node _T_1010 = bits(_T_1009, 0, 0) @[el2_lsu_bus_buffer.scala 291:120]
node _T_1011 = and(ibuf_wr_en, _T_1010) @[el2_lsu_bus_buffer.scala 291:89]
2020-11-08 22:51:28 +08:00
reg _T_1012 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_1011 : @[Reg.scala 28:19]
_T_1012 <= ibuf_tag_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
ibuf_tag <= _T_1012 @[el2_lsu_bus_buffer.scala 291:12]
node _T_1013 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 292:131]
node _T_1014 = bits(_T_1013, 0, 0) @[el2_lsu_bus_buffer.scala 292:131]
node _T_1015 = and(ibuf_wr_en, _T_1014) @[el2_lsu_bus_buffer.scala 292:100]
2020-11-06 21:58:23 +08:00
reg ibuf_dualtag : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 22:51:28 +08:00
when _T_1015 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_dualtag <= WrPtr0_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_1016 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 293:127]
node _T_1017 = bits(_T_1016, 0, 0) @[el2_lsu_bus_buffer.scala 293:127]
node _T_1018 = and(ibuf_wr_en, _T_1017) @[el2_lsu_bus_buffer.scala 293:96]
2020-11-06 21:58:23 +08:00
reg ibuf_dual : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 22:51:28 +08:00
when _T_1018 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_dual <= io.ldst_dual_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_1019 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 294:128]
node _T_1020 = bits(_T_1019, 0, 0) @[el2_lsu_bus_buffer.scala 294:128]
node _T_1021 = and(ibuf_wr_en, _T_1020) @[el2_lsu_bus_buffer.scala 294:97]
2020-11-06 21:58:23 +08:00
reg ibuf_samedw : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 22:51:28 +08:00
when _T_1021 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_samedw <= ldst_samedw_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_1022 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 295:135]
node _T_1023 = bits(_T_1022, 0, 0) @[el2_lsu_bus_buffer.scala 295:135]
node _T_1024 = and(ibuf_wr_en, _T_1023) @[el2_lsu_bus_buffer.scala 295:104]
2020-11-06 21:58:23 +08:00
reg ibuf_nomerge : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 22:51:28 +08:00
when _T_1024 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_nomerge <= io.no_dword_merge_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_1025 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 296:135]
node _T_1026 = bits(_T_1025, 0, 0) @[el2_lsu_bus_buffer.scala 296:135]
node _T_1027 = and(ibuf_wr_en, _T_1026) @[el2_lsu_bus_buffer.scala 296:104]
2020-11-08 22:51:28 +08:00
reg _T_1028 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_1027 : @[Reg.scala 28:19]
_T_1028 <= io.is_sideeffects_r @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
ibuf_sideeffect <= _T_1028 @[el2_lsu_bus_buffer.scala 296:19]
node _T_1029 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 297:134]
node _T_1030 = bits(_T_1029, 0, 0) @[el2_lsu_bus_buffer.scala 297:134]
node _T_1031 = and(ibuf_wr_en, _T_1030) @[el2_lsu_bus_buffer.scala 297:103]
2020-11-06 21:58:23 +08:00
reg ibuf_unsign : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 22:51:28 +08:00
when _T_1031 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_unsign <= io.lsu_pkt_r.unsign @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 22:51:28 +08:00
reg _T_1032 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when ibuf_wr_en : @[Reg.scala 28:19]
2020-11-08 22:51:28 +08:00
_T_1032 <= io.lsu_pkt_r.store @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
ibuf_write <= _T_1032 @[el2_lsu_bus_buffer.scala 298:14]
2020-11-06 21:58:23 +08:00
reg ibuf_sz : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when ibuf_wr_en : @[Reg.scala 28:19]
ibuf_sz <= ibuf_sz_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
inst rvclkhdr of rvclkhdr @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr.clock <= clock
rvclkhdr.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr.io.en <= ibuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 22:51:28 +08:00
reg _T_1033 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_1033 <= ibuf_addr_in @[el2_lib.scala 491:16]
2020-11-09 17:22:33 +08:00
ibuf_addr <= _T_1033 @[el2_lsu_bus_buffer.scala 300:13]
2020-11-08 22:51:28 +08:00
reg _T_1034 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when ibuf_wr_en : @[Reg.scala 28:19]
2020-11-08 22:51:28 +08:00
_T_1034 <= ibuf_byteen_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
ibuf_byteen <= _T_1034 @[el2_lsu_bus_buffer.scala 301:15]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_1.clock <= clock
rvclkhdr_1.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_1.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_1.io.en <= ibuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 22:51:28 +08:00
reg _T_1035 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_1035 <= ibuf_data_in @[el2_lib.scala 491:16]
2020-11-09 17:22:33 +08:00
ibuf_data <= _T_1035 @[el2_lsu_bus_buffer.scala 302:13]
reg _T_1036 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 303:59]
_T_1036 <= ibuf_timer_in @[el2_lsu_bus_buffer.scala 303:59]
ibuf_timer <= _T_1036 @[el2_lsu_bus_buffer.scala 303:14]
2020-11-06 21:58:23 +08:00
wire buf_numvld_wrcmd_any : UInt<4>
buf_numvld_wrcmd_any <= UInt<1>("h00")
wire buf_numvld_cmd_any : UInt<4>
buf_numvld_cmd_any <= UInt<1>("h00")
wire obuf_wr_timer : UInt<3>
obuf_wr_timer <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
wire buf_nomerge : UInt<1>[4] @[el2_lsu_bus_buffer.scala 307:25]
buf_nomerge[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 308:15]
buf_nomerge[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 308:15]
buf_nomerge[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 308:15]
buf_nomerge[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 308:15]
2020-11-06 21:58:23 +08:00
wire buf_sideeffect : UInt<4>
buf_sideeffect <= UInt<1>("h00")
wire obuf_force_wr_en : UInt<1>
obuf_force_wr_en <= UInt<1>("h00")
wire obuf_wr_en : UInt<1>
obuf_wr_en <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1037 = eq(buf_numvld_wrcmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 313:43]
node _T_1038 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 313:72]
node _T_1039 = and(_T_1037, _T_1038) @[el2_lsu_bus_buffer.scala 313:51]
node _T_1040 = neq(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 313:97]
node _T_1041 = and(_T_1039, _T_1040) @[el2_lsu_bus_buffer.scala 313:80]
node _T_1042 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 314:5]
node _T_1043 = and(_T_1041, _T_1042) @[el2_lsu_bus_buffer.scala 313:114]
node _T_1044 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 314:114]
node _T_1045 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 314:114]
node _T_1046 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 314:114]
node _T_1047 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 314:114]
2020-11-08 22:51:28 +08:00
node _T_1048 = mux(_T_1044, buf_nomerge[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1049 = mux(_T_1045, buf_nomerge[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1050 = mux(_T_1046, buf_nomerge[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1051 = mux(_T_1047, buf_nomerge[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1052 = or(_T_1048, _T_1049) @[Mux.scala 27:72]
node _T_1053 = or(_T_1052, _T_1050) @[Mux.scala 27:72]
node _T_1054 = or(_T_1053, _T_1051) @[Mux.scala 27:72]
wire _T_1055 : UInt<1> @[Mux.scala 27:72]
_T_1055 <= _T_1054 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1056 = eq(_T_1055, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 314:31]
node _T_1057 = and(_T_1043, _T_1056) @[el2_lsu_bus_buffer.scala 314:29]
node _T_1058 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 315:88]
node _T_1059 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 315:111]
node _T_1060 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 315:88]
node _T_1061 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 315:111]
node _T_1062 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 315:88]
node _T_1063 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 315:111]
node _T_1064 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 315:88]
node _T_1065 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 315:111]
2020-11-08 22:51:28 +08:00
node _T_1066 = mux(_T_1058, _T_1059, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1067 = mux(_T_1060, _T_1061, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1068 = mux(_T_1062, _T_1063, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1069 = mux(_T_1064, _T_1065, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1070 = or(_T_1066, _T_1067) @[Mux.scala 27:72]
node _T_1071 = or(_T_1070, _T_1068) @[Mux.scala 27:72]
node _T_1072 = or(_T_1071, _T_1069) @[Mux.scala 27:72]
wire _T_1073 : UInt<1> @[Mux.scala 27:72]
_T_1073 <= _T_1072 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1074 = eq(_T_1073, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 315:5]
node _T_1075 = and(_T_1057, _T_1074) @[el2_lsu_bus_buffer.scala 314:140]
node _T_1076 = eq(obuf_force_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 315:119]
node obuf_wr_wait = and(_T_1075, _T_1076) @[el2_lsu_bus_buffer.scala 315:117]
node _T_1077 = orr(buf_numvld_cmd_any) @[el2_lsu_bus_buffer.scala 316:75]
node _T_1078 = lt(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 316:95]
node _T_1079 = and(_T_1077, _T_1078) @[el2_lsu_bus_buffer.scala 316:79]
node _T_1080 = add(obuf_wr_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 316:121]
node _T_1081 = tail(_T_1080, 1) @[el2_lsu_bus_buffer.scala 316:121]
node _T_1082 = mux(_T_1079, _T_1081, obuf_wr_timer) @[el2_lsu_bus_buffer.scala 316:55]
node obuf_wr_timer_in = mux(obuf_wr_en, UInt<3>("h00"), _T_1082) @[el2_lsu_bus_buffer.scala 316:29]
node _T_1083 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 317:41]
node _T_1084 = and(io.lsu_busreq_m, _T_1083) @[el2_lsu_bus_buffer.scala 317:39]
node _T_1085 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 317:60]
node _T_1086 = and(_T_1084, _T_1085) @[el2_lsu_bus_buffer.scala 317:58]
node _T_1087 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 317:93]
node _T_1088 = and(_T_1086, _T_1087) @[el2_lsu_bus_buffer.scala 317:72]
node _T_1089 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 317:117]
node _T_1090 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 317:208]
node _T_1091 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 317:228]
node _T_1092 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 317:208]
node _T_1093 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 317:228]
node _T_1094 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 317:208]
node _T_1095 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 317:228]
node _T_1096 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 317:208]
node _T_1097 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 317:228]
2020-11-08 22:51:28 +08:00
node _T_1098 = mux(_T_1090, _T_1091, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1099 = mux(_T_1092, _T_1093, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1100 = mux(_T_1094, _T_1095, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1101 = mux(_T_1096, _T_1097, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1102 = or(_T_1098, _T_1099) @[Mux.scala 27:72]
node _T_1103 = or(_T_1102, _T_1100) @[Mux.scala 27:72]
node _T_1104 = or(_T_1103, _T_1101) @[Mux.scala 27:72]
wire _T_1105 : UInt<30> @[Mux.scala 27:72]
_T_1105 <= _T_1104 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1106 = neq(_T_1089, _T_1105) @[el2_lsu_bus_buffer.scala 317:123]
node _T_1107 = and(_T_1088, _T_1106) @[el2_lsu_bus_buffer.scala 317:101]
obuf_force_wr_en <= _T_1107 @[el2_lsu_bus_buffer.scala 317:20]
2020-11-06 21:58:23 +08:00
wire buf_numvld_pend_any : UInt<4>
buf_numvld_pend_any <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1108 = eq(buf_numvld_pend_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 319:53]
node _T_1109 = and(ibuf_byp, _T_1108) @[el2_lsu_bus_buffer.scala 319:31]
node _T_1110 = eq(io.lsu_pkt_r.store, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 319:64]
node _T_1111 = or(_T_1110, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 319:84]
node ibuf_buf_byp = and(_T_1109, _T_1111) @[el2_lsu_bus_buffer.scala 319:61]
2020-11-06 21:58:23 +08:00
wire bus_sideeffect_pend : UInt<1>
bus_sideeffect_pend <= UInt<1>("h00")
wire found_cmdptr0 : UInt<1>
found_cmdptr0 <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
wire buf_cmd_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 322:34]
buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 323:24]
buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 323:24]
buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 323:24]
buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 323:24]
wire buf_dual : UInt<1>[4] @[el2_lsu_bus_buffer.scala 324:22]
buf_dual[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 325:12]
buf_dual[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 325:12]
buf_dual[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 325:12]
buf_dual[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 325:12]
wire buf_samedw : UInt<1>[4] @[el2_lsu_bus_buffer.scala 326:24]
buf_samedw[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 327:14]
buf_samedw[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 327:14]
buf_samedw[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 327:14]
buf_samedw[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 327:14]
2020-11-06 21:58:23 +08:00
wire found_cmdptr1 : UInt<1>
found_cmdptr1 <= UInt<1>("h00")
wire bus_cmd_ready : UInt<1>
bus_cmd_ready <= UInt<1>("h00")
wire obuf_valid : UInt<1>
obuf_valid <= UInt<1>("h00")
wire obuf_nosend : UInt<1>
obuf_nosend <= UInt<1>("h00")
wire lsu_bus_cntr_overflow : UInt<1>
lsu_bus_cntr_overflow <= UInt<1>("h00")
wire bus_addr_match_pending : UInt<1>
bus_addr_match_pending <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1112 = and(ibuf_buf_byp, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 334:32]
node _T_1113 = and(io.is_sideeffects_r, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 334:74]
node _T_1114 = eq(_T_1113, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 334:52]
node _T_1115 = and(_T_1112, _T_1114) @[el2_lsu_bus_buffer.scala 334:50]
2020-11-09 15:28:03 +08:00
node _T_1116 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1117 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1118 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1119 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1120 = mux(_T_1116, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1121 = mux(_T_1117, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1122 = mux(_T_1118, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1123 = mux(_T_1119, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1124 = or(_T_1120, _T_1121) @[Mux.scala 27:72]
node _T_1125 = or(_T_1124, _T_1122) @[Mux.scala 27:72]
node _T_1126 = or(_T_1125, _T_1123) @[Mux.scala 27:72]
wire _T_1127 : UInt<3> @[Mux.scala 27:72]
_T_1127 <= _T_1126 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1128 = eq(_T_1127, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 335:36]
node _T_1129 = and(_T_1128, found_cmdptr0) @[el2_lsu_bus_buffer.scala 335:47]
2020-11-08 22:51:28 +08:00
node _T_1130 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58]
node _T_1131 = cat(_T_1130, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58]
node _T_1132 = cat(_T_1131, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1133 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1134 = bits(_T_1132, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1135 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1136 = bits(_T_1132, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1137 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1138 = bits(_T_1132, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1139 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1140 = bits(_T_1132, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1141 = mux(_T_1133, _T_1134, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1142 = mux(_T_1135, _T_1136, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1143 = mux(_T_1137, _T_1138, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1144 = mux(_T_1139, _T_1140, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1145 = or(_T_1141, _T_1142) @[Mux.scala 27:72]
node _T_1146 = or(_T_1145, _T_1143) @[Mux.scala 27:72]
node _T_1147 = or(_T_1146, _T_1144) @[Mux.scala 27:72]
wire _T_1148 : UInt<1> @[Mux.scala 27:72]
_T_1148 <= _T_1147 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1149 = eq(_T_1148, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 336:23]
node _T_1150 = and(_T_1129, _T_1149) @[el2_lsu_bus_buffer.scala 336:21]
2020-11-09 15:28:03 +08:00
node _T_1151 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1152 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1153 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1154 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1155 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1156 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1157 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1158 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1159 = mux(_T_1151, _T_1152, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1160 = mux(_T_1153, _T_1154, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1161 = mux(_T_1155, _T_1156, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1162 = mux(_T_1157, _T_1158, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1163 = or(_T_1159, _T_1160) @[Mux.scala 27:72]
node _T_1164 = or(_T_1163, _T_1161) @[Mux.scala 27:72]
node _T_1165 = or(_T_1164, _T_1162) @[Mux.scala 27:72]
wire _T_1166 : UInt<1> @[Mux.scala 27:72]
_T_1166 <= _T_1165 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1167 = and(_T_1166, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 336:141]
node _T_1168 = eq(_T_1167, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 336:105]
node _T_1169 = and(_T_1150, _T_1168) @[el2_lsu_bus_buffer.scala 336:103]
2020-11-08 22:51:28 +08:00
node _T_1170 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58]
node _T_1171 = cat(_T_1170, buf_dual[1]) @[Cat.scala 29:58]
node _T_1172 = cat(_T_1171, buf_dual[0]) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1173 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1174 = bits(_T_1172, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1175 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1176 = bits(_T_1172, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1177 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1178 = bits(_T_1172, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1179 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1180 = bits(_T_1172, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1181 = mux(_T_1173, _T_1174, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1182 = mux(_T_1175, _T_1176, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1183 = mux(_T_1177, _T_1178, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1184 = mux(_T_1179, _T_1180, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1185 = or(_T_1181, _T_1182) @[Mux.scala 27:72]
node _T_1186 = or(_T_1185, _T_1183) @[Mux.scala 27:72]
node _T_1187 = or(_T_1186, _T_1184) @[Mux.scala 27:72]
wire _T_1188 : UInt<1> @[Mux.scala 27:72]
_T_1188 <= _T_1187 @[Mux.scala 27:72]
node _T_1189 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58]
node _T_1190 = cat(_T_1189, buf_samedw[1]) @[Cat.scala 29:58]
node _T_1191 = cat(_T_1190, buf_samedw[0]) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1192 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1193 = bits(_T_1191, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1194 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1195 = bits(_T_1191, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1196 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1197 = bits(_T_1191, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1198 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1199 = bits(_T_1191, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1200 = mux(_T_1192, _T_1193, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1201 = mux(_T_1194, _T_1195, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1202 = mux(_T_1196, _T_1197, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1203 = mux(_T_1198, _T_1199, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1204 = or(_T_1200, _T_1201) @[Mux.scala 27:72]
node _T_1205 = or(_T_1204, _T_1202) @[Mux.scala 27:72]
node _T_1206 = or(_T_1205, _T_1203) @[Mux.scala 27:72]
wire _T_1207 : UInt<1> @[Mux.scala 27:72]
_T_1207 <= _T_1206 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1208 = and(_T_1188, _T_1207) @[el2_lsu_bus_buffer.scala 337:77]
2020-11-09 15:28:03 +08:00
node _T_1209 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1210 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1211 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1212 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1213 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1214 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1215 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1216 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1217 = mux(_T_1209, _T_1210, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1218 = mux(_T_1211, _T_1212, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1219 = mux(_T_1213, _T_1214, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1220 = mux(_T_1215, _T_1216, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1221 = or(_T_1217, _T_1218) @[Mux.scala 27:72]
node _T_1222 = or(_T_1221, _T_1219) @[Mux.scala 27:72]
node _T_1223 = or(_T_1222, _T_1220) @[Mux.scala 27:72]
wire _T_1224 : UInt<1> @[Mux.scala 27:72]
_T_1224 <= _T_1223 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1225 = eq(_T_1224, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 337:150]
node _T_1226 = and(_T_1208, _T_1225) @[el2_lsu_bus_buffer.scala 337:148]
node _T_1227 = eq(_T_1226, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 337:8]
node _T_1228 = or(_T_1227, found_cmdptr1) @[el2_lsu_bus_buffer.scala 337:181]
2020-11-08 22:51:28 +08:00
node _T_1229 = cat(buf_nomerge[3], buf_nomerge[2]) @[Cat.scala 29:58]
node _T_1230 = cat(_T_1229, buf_nomerge[1]) @[Cat.scala 29:58]
node _T_1231 = cat(_T_1230, buf_nomerge[0]) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1232 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1233 = bits(_T_1231, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1234 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1235 = bits(_T_1231, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1236 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1237 = bits(_T_1231, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1238 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1239 = bits(_T_1231, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1240 = mux(_T_1232, _T_1233, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1241 = mux(_T_1234, _T_1235, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1242 = mux(_T_1236, _T_1237, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1243 = mux(_T_1238, _T_1239, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1244 = or(_T_1240, _T_1241) @[Mux.scala 27:72]
node _T_1245 = or(_T_1244, _T_1242) @[Mux.scala 27:72]
node _T_1246 = or(_T_1245, _T_1243) @[Mux.scala 27:72]
wire _T_1247 : UInt<1> @[Mux.scala 27:72]
_T_1247 <= _T_1246 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1248 = or(_T_1228, _T_1247) @[el2_lsu_bus_buffer.scala 337:197]
node _T_1249 = or(_T_1248, obuf_force_wr_en) @[el2_lsu_bus_buffer.scala 337:269]
node _T_1250 = and(_T_1169, _T_1249) @[el2_lsu_bus_buffer.scala 336:164]
node _T_1251 = or(_T_1115, _T_1250) @[el2_lsu_bus_buffer.scala 334:98]
node _T_1252 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 338:48]
node _T_1253 = or(bus_cmd_ready, _T_1252) @[el2_lsu_bus_buffer.scala 338:46]
node _T_1254 = or(_T_1253, obuf_nosend) @[el2_lsu_bus_buffer.scala 338:60]
node _T_1255 = and(_T_1251, _T_1254) @[el2_lsu_bus_buffer.scala 338:29]
node _T_1256 = eq(obuf_wr_wait, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 338:77]
node _T_1257 = and(_T_1255, _T_1256) @[el2_lsu_bus_buffer.scala 338:75]
node _T_1258 = eq(lsu_bus_cntr_overflow, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 338:93]
node _T_1259 = and(_T_1257, _T_1258) @[el2_lsu_bus_buffer.scala 338:91]
node _T_1260 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 338:118]
node _T_1261 = and(_T_1259, _T_1260) @[el2_lsu_bus_buffer.scala 338:116]
node _T_1262 = and(_T_1261, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 338:142]
obuf_wr_en <= _T_1262 @[el2_lsu_bus_buffer.scala 334:14]
2020-11-06 21:58:23 +08:00
wire bus_cmd_sent : UInt<1>
bus_cmd_sent <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1263 = and(obuf_valid, obuf_nosend) @[el2_lsu_bus_buffer.scala 340:47]
node _T_1264 = or(bus_cmd_sent, _T_1263) @[el2_lsu_bus_buffer.scala 340:33]
node _T_1265 = eq(obuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 340:65]
node _T_1266 = and(_T_1264, _T_1265) @[el2_lsu_bus_buffer.scala 340:63]
node _T_1267 = and(_T_1266, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 340:77]
node obuf_rst = or(_T_1267, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 340:98]
2020-11-09 15:28:03 +08:00
node _T_1268 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1269 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1270 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1271 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1272 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1273 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1274 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1275 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1276 = mux(_T_1268, _T_1269, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1277 = mux(_T_1270, _T_1271, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1278 = mux(_T_1272, _T_1273, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1279 = mux(_T_1274, _T_1275, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1280 = or(_T_1276, _T_1277) @[Mux.scala 27:72]
node _T_1281 = or(_T_1280, _T_1278) @[Mux.scala 27:72]
node _T_1282 = or(_T_1281, _T_1279) @[Mux.scala 27:72]
wire _T_1283 : UInt<1> @[Mux.scala 27:72]
_T_1283 <= _T_1282 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node obuf_write_in = mux(ibuf_buf_byp, io.lsu_pkt_r.store, _T_1283) @[el2_lsu_bus_buffer.scala 341:26]
2020-11-09 15:28:03 +08:00
node _T_1284 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1285 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1286 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1287 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1288 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1289 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1290 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1291 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1292 = mux(_T_1284, _T_1285, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1293 = mux(_T_1286, _T_1287, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1294 = mux(_T_1288, _T_1289, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1295 = mux(_T_1290, _T_1291, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1296 = or(_T_1292, _T_1293) @[Mux.scala 27:72]
node _T_1297 = or(_T_1296, _T_1294) @[Mux.scala 27:72]
node _T_1298 = or(_T_1297, _T_1295) @[Mux.scala 27:72]
wire _T_1299 : UInt<1> @[Mux.scala 27:72]
_T_1299 <= _T_1298 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node obuf_sideeffect_in = mux(ibuf_buf_byp, io.is_sideeffects_r, _T_1299) @[el2_lsu_bus_buffer.scala 342:31]
2020-11-09 15:28:03 +08:00
node _T_1300 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1301 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1302 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1303 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1304 = mux(_T_1300, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1305 = mux(_T_1301, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1306 = mux(_T_1302, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1307 = mux(_T_1303, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1308 = or(_T_1304, _T_1305) @[Mux.scala 27:72]
node _T_1309 = or(_T_1308, _T_1306) @[Mux.scala 27:72]
node _T_1310 = or(_T_1309, _T_1307) @[Mux.scala 27:72]
wire _T_1311 : UInt<32> @[Mux.scala 27:72]
_T_1311 <= _T_1310 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node obuf_addr_in = mux(ibuf_buf_byp, io.lsu_addr_r, _T_1311) @[el2_lsu_bus_buffer.scala 343:25]
wire buf_sz : UInt<2>[4] @[el2_lsu_bus_buffer.scala 344:20]
buf_sz[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 345:10]
buf_sz[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 345:10]
buf_sz[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 345:10]
buf_sz[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 345:10]
2020-11-08 22:51:28 +08:00
node _T_1312 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1313 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1314 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1315 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1316 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1317 = mux(_T_1313, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1318 = mux(_T_1314, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1319 = mux(_T_1315, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1320 = mux(_T_1316, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1321 = or(_T_1317, _T_1318) @[Mux.scala 27:72]
node _T_1322 = or(_T_1321, _T_1319) @[Mux.scala 27:72]
node _T_1323 = or(_T_1322, _T_1320) @[Mux.scala 27:72]
wire _T_1324 : UInt<2> @[Mux.scala 27:72]
_T_1324 <= _T_1323 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node obuf_sz_in = mux(ibuf_buf_byp, _T_1312, _T_1324) @[el2_lsu_bus_buffer.scala 346:23]
2020-11-06 21:58:23 +08:00
wire obuf_merge_en : UInt<1>
obuf_merge_en <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node obuf_tag0_in = mux(ibuf_buf_byp, WrPtr0_r, CmdPtr0) @[el2_lsu_bus_buffer.scala 349:25]
2020-11-06 21:58:23 +08:00
wire Cmdptr1 : UInt<2>
Cmdptr1 <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node obuf_tag1_in = mux(ibuf_buf_byp, WrPtr1_r, Cmdptr1) @[el2_lsu_bus_buffer.scala 352:25]
2020-11-06 21:58:23 +08:00
wire obuf_cmd_done : UInt<1>
obuf_cmd_done <= UInt<1>("h00")
wire bus_wcmd_sent : UInt<1>
bus_wcmd_sent <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1325 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 355:39]
node _T_1326 = eq(_T_1325, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 355:26]
node _T_1327 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 355:68]
node obuf_cmd_done_in = and(_T_1326, _T_1327) @[el2_lsu_bus_buffer.scala 355:51]
2020-11-06 21:58:23 +08:00
wire obuf_data_done : UInt<1>
obuf_data_done <= UInt<1>("h00")
wire bus_wdata_sent : UInt<1>
bus_wdata_sent <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1328 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 358:40]
node _T_1329 = eq(_T_1328, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 358:27]
node _T_1330 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 358:70]
node obuf_data_done_in = and(_T_1329, _T_1330) @[el2_lsu_bus_buffer.scala 358:52]
node _T_1331 = bits(obuf_sz_in, 1, 0) @[el2_lsu_bus_buffer.scala 359:67]
node _T_1332 = eq(_T_1331, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 359:72]
node _T_1333 = bits(obuf_sz_in, 0, 0) @[el2_lsu_bus_buffer.scala 359:92]
node _T_1334 = bits(obuf_addr_in, 0, 0) @[el2_lsu_bus_buffer.scala 359:111]
node _T_1335 = eq(_T_1334, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 359:98]
node _T_1336 = and(_T_1333, _T_1335) @[el2_lsu_bus_buffer.scala 359:96]
node _T_1337 = or(_T_1332, _T_1336) @[el2_lsu_bus_buffer.scala 359:79]
node _T_1338 = bits(obuf_sz_in, 1, 1) @[el2_lsu_bus_buffer.scala 359:129]
node _T_1339 = bits(obuf_addr_in, 1, 0) @[el2_lsu_bus_buffer.scala 359:147]
node _T_1340 = orr(_T_1339) @[el2_lsu_bus_buffer.scala 359:153]
node _T_1341 = eq(_T_1340, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 359:134]
node _T_1342 = and(_T_1338, _T_1341) @[el2_lsu_bus_buffer.scala 359:132]
node _T_1343 = or(_T_1337, _T_1342) @[el2_lsu_bus_buffer.scala 359:116]
node obuf_aligned_in = mux(ibuf_buf_byp, is_aligned_r, _T_1343) @[el2_lsu_bus_buffer.scala 359:28]
2020-11-06 21:58:23 +08:00
wire obuf_nosend_in : UInt<1>
obuf_nosend_in <= UInt<1>("h00")
wire obuf_rdrsp_pend : UInt<1>
obuf_rdrsp_pend <= UInt<1>("h00")
wire bus_rsp_read : UInt<1>
bus_rsp_read <= UInt<1>("h00")
wire bus_rsp_read_tag : UInt<3>
bus_rsp_read_tag <= UInt<1>("h00")
wire obuf_rdrsp_tag : UInt<3>
obuf_rdrsp_tag <= UInt<1>("h00")
wire obuf_write : UInt<1>
obuf_write <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1344 = eq(obuf_nosend_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 367:44]
node _T_1345 = and(obuf_wr_en, _T_1344) @[el2_lsu_bus_buffer.scala 367:42]
node _T_1346 = eq(_T_1345, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 367:29]
node _T_1347 = and(_T_1346, obuf_rdrsp_pend) @[el2_lsu_bus_buffer.scala 367:61]
node _T_1348 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 367:116]
node _T_1349 = and(bus_rsp_read, _T_1348) @[el2_lsu_bus_buffer.scala 367:96]
node _T_1350 = eq(_T_1349, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 367:81]
node _T_1351 = and(_T_1347, _T_1350) @[el2_lsu_bus_buffer.scala 367:79]
node _T_1352 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 368:22]
node _T_1353 = and(bus_cmd_sent, _T_1352) @[el2_lsu_bus_buffer.scala 368:20]
node _T_1354 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 368:37]
node _T_1355 = and(_T_1353, _T_1354) @[el2_lsu_bus_buffer.scala 368:35]
node obuf_rdrsp_pend_in = or(_T_1351, _T_1355) @[el2_lsu_bus_buffer.scala 367:138]
2020-11-06 21:58:23 +08:00
wire obuf_tag0 : UInt<3>
obuf_tag0 <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1356 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 370:46]
node _T_1357 = or(bus_cmd_sent, _T_1356) @[el2_lsu_bus_buffer.scala 370:44]
node obuf_rdrsp_tag_in = mux(_T_1357, obuf_tag0, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 370:30]
2020-11-06 21:58:23 +08:00
wire obuf_addr : UInt<32>
obuf_addr <= UInt<1>("h00")
wire obuf_sideeffect : UInt<1>
obuf_sideeffect <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1358 = bits(obuf_addr_in, 31, 3) @[el2_lsu_bus_buffer.scala 373:34]
node _T_1359 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 373:52]
node _T_1360 = eq(_T_1358, _T_1359) @[el2_lsu_bus_buffer.scala 373:40]
node _T_1361 = and(_T_1360, obuf_aligned_in) @[el2_lsu_bus_buffer.scala 373:60]
node _T_1362 = eq(obuf_sideeffect, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 373:80]
node _T_1363 = and(_T_1361, _T_1362) @[el2_lsu_bus_buffer.scala 373:78]
node _T_1364 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 373:99]
node _T_1365 = and(_T_1363, _T_1364) @[el2_lsu_bus_buffer.scala 373:97]
node _T_1366 = eq(obuf_write_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 373:113]
node _T_1367 = and(_T_1365, _T_1366) @[el2_lsu_bus_buffer.scala 373:111]
node _T_1368 = eq(io.dec_tlu_external_ldfwd_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 373:130]
node _T_1369 = and(_T_1367, _T_1368) @[el2_lsu_bus_buffer.scala 373:128]
node _T_1370 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 374:20]
node _T_1371 = and(obuf_valid, _T_1370) @[el2_lsu_bus_buffer.scala 374:18]
node _T_1372 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 374:90]
node _T_1373 = and(bus_rsp_read, _T_1372) @[el2_lsu_bus_buffer.scala 374:70]
node _T_1374 = eq(_T_1373, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 374:55]
node _T_1375 = and(obuf_rdrsp_pend, _T_1374) @[el2_lsu_bus_buffer.scala 374:53]
node _T_1376 = or(_T_1371, _T_1375) @[el2_lsu_bus_buffer.scala 374:34]
node _T_1377 = and(_T_1369, _T_1376) @[el2_lsu_bus_buffer.scala 373:165]
obuf_nosend_in <= _T_1377 @[el2_lsu_bus_buffer.scala 373:18]
node _T_1378 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 375:60]
2020-11-08 22:51:28 +08:00
node _T_1379 = cat(ldst_byteen_lo_r, UInt<4>("h00")) @[Cat.scala 29:58]
node _T_1380 = cat(UInt<4>("h00"), ldst_byteen_lo_r) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1381 = mux(_T_1378, _T_1379, _T_1380) @[el2_lsu_bus_buffer.scala 375:46]
2020-11-09 15:28:03 +08:00
node _T_1382 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1383 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1384 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1385 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1386 = mux(_T_1382, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1387 = mux(_T_1383, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1388 = mux(_T_1384, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1389 = mux(_T_1385, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1390 = or(_T_1386, _T_1387) @[Mux.scala 27:72]
node _T_1391 = or(_T_1390, _T_1388) @[Mux.scala 27:72]
node _T_1392 = or(_T_1391, _T_1389) @[Mux.scala 27:72]
wire _T_1393 : UInt<32> @[Mux.scala 27:72]
_T_1393 <= _T_1392 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1394 = bits(_T_1393, 2, 2) @[el2_lsu_bus_buffer.scala 376:36]
node _T_1395 = bits(_T_1394, 0, 0) @[el2_lsu_bus_buffer.scala 376:46]
2020-11-09 15:28:03 +08:00
node _T_1396 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1397 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1398 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1399 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1400 = mux(_T_1396, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1401 = mux(_T_1397, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1402 = mux(_T_1398, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1403 = mux(_T_1399, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1404 = or(_T_1400, _T_1401) @[Mux.scala 27:72]
node _T_1405 = or(_T_1404, _T_1402) @[Mux.scala 27:72]
node _T_1406 = or(_T_1405, _T_1403) @[Mux.scala 27:72]
wire _T_1407 : UInt<4> @[Mux.scala 27:72]
_T_1407 <= _T_1406 @[Mux.scala 27:72]
node _T_1408 = cat(_T_1407, UInt<4>("h00")) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1409 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1410 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1411 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1412 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1413 = mux(_T_1409, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1414 = mux(_T_1410, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1415 = mux(_T_1411, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1416 = mux(_T_1412, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1417 = or(_T_1413, _T_1414) @[Mux.scala 27:72]
node _T_1418 = or(_T_1417, _T_1415) @[Mux.scala 27:72]
node _T_1419 = or(_T_1418, _T_1416) @[Mux.scala 27:72]
wire _T_1420 : UInt<4> @[Mux.scala 27:72]
_T_1420 <= _T_1419 @[Mux.scala 27:72]
node _T_1421 = cat(UInt<4>("h00"), _T_1420) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1422 = mux(_T_1395, _T_1408, _T_1421) @[el2_lsu_bus_buffer.scala 376:8]
node obuf_byteen0_in = mux(ibuf_buf_byp, _T_1381, _T_1422) @[el2_lsu_bus_buffer.scala 375:28]
node _T_1423 = bits(io.end_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 377:60]
2020-11-08 22:51:28 +08:00
node _T_1424 = cat(ldst_byteen_hi_r, UInt<4>("h00")) @[Cat.scala 29:58]
node _T_1425 = cat(UInt<4>("h00"), ldst_byteen_hi_r) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1426 = mux(_T_1423, _T_1424, _T_1425) @[el2_lsu_bus_buffer.scala 377:46]
2020-11-09 15:28:03 +08:00
node _T_1427 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1428 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1429 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1430 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1431 = mux(_T_1427, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1432 = mux(_T_1428, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1433 = mux(_T_1429, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1434 = mux(_T_1430, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1435 = or(_T_1431, _T_1432) @[Mux.scala 27:72]
node _T_1436 = or(_T_1435, _T_1433) @[Mux.scala 27:72]
node _T_1437 = or(_T_1436, _T_1434) @[Mux.scala 27:72]
wire _T_1438 : UInt<32> @[Mux.scala 27:72]
_T_1438 <= _T_1437 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1439 = bits(_T_1438, 2, 2) @[el2_lsu_bus_buffer.scala 378:36]
node _T_1440 = bits(_T_1439, 0, 0) @[el2_lsu_bus_buffer.scala 378:46]
2020-11-09 15:28:03 +08:00
node _T_1441 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1442 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1443 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1444 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1445 = mux(_T_1441, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1446 = mux(_T_1442, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1447 = mux(_T_1443, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1448 = mux(_T_1444, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1449 = or(_T_1445, _T_1446) @[Mux.scala 27:72]
node _T_1450 = or(_T_1449, _T_1447) @[Mux.scala 27:72]
node _T_1451 = or(_T_1450, _T_1448) @[Mux.scala 27:72]
wire _T_1452 : UInt<4> @[Mux.scala 27:72]
_T_1452 <= _T_1451 @[Mux.scala 27:72]
node _T_1453 = cat(_T_1452, UInt<4>("h00")) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1454 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1455 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1456 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1457 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1458 = mux(_T_1454, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1459 = mux(_T_1455, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1460 = mux(_T_1456, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1461 = mux(_T_1457, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1462 = or(_T_1458, _T_1459) @[Mux.scala 27:72]
node _T_1463 = or(_T_1462, _T_1460) @[Mux.scala 27:72]
node _T_1464 = or(_T_1463, _T_1461) @[Mux.scala 27:72]
wire _T_1465 : UInt<4> @[Mux.scala 27:72]
_T_1465 <= _T_1464 @[Mux.scala 27:72]
node _T_1466 = cat(UInt<4>("h00"), _T_1465) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1467 = mux(_T_1440, _T_1453, _T_1466) @[el2_lsu_bus_buffer.scala 378:8]
node obuf_byteen1_in = mux(ibuf_buf_byp, _T_1426, _T_1467) @[el2_lsu_bus_buffer.scala 377:28]
node _T_1468 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 380:58]
2020-11-08 22:51:28 +08:00
node _T_1469 = cat(store_data_lo_r, UInt<32>("h00")) @[Cat.scala 29:58]
node _T_1470 = cat(UInt<32>("h00"), store_data_lo_r) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1471 = mux(_T_1468, _T_1469, _T_1470) @[el2_lsu_bus_buffer.scala 380:44]
2020-11-09 15:28:03 +08:00
node _T_1472 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1473 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1474 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1475 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1476 = mux(_T_1472, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1477 = mux(_T_1473, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1478 = mux(_T_1474, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1479 = mux(_T_1475, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1480 = or(_T_1476, _T_1477) @[Mux.scala 27:72]
node _T_1481 = or(_T_1480, _T_1478) @[Mux.scala 27:72]
node _T_1482 = or(_T_1481, _T_1479) @[Mux.scala 27:72]
wire _T_1483 : UInt<32> @[Mux.scala 27:72]
_T_1483 <= _T_1482 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1484 = bits(_T_1483, 2, 2) @[el2_lsu_bus_buffer.scala 381:36]
node _T_1485 = bits(_T_1484, 0, 0) @[el2_lsu_bus_buffer.scala 381:46]
2020-11-09 15:28:03 +08:00
node _T_1486 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1487 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1488 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1489 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1490 = mux(_T_1486, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1491 = mux(_T_1487, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1492 = mux(_T_1488, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1493 = mux(_T_1489, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1494 = or(_T_1490, _T_1491) @[Mux.scala 27:72]
node _T_1495 = or(_T_1494, _T_1492) @[Mux.scala 27:72]
node _T_1496 = or(_T_1495, _T_1493) @[Mux.scala 27:72]
wire _T_1497 : UInt<32> @[Mux.scala 27:72]
_T_1497 <= _T_1496 @[Mux.scala 27:72]
node _T_1498 = cat(_T_1497, UInt<32>("h00")) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1499 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1500 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1501 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1502 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1503 = mux(_T_1499, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1504 = mux(_T_1500, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1505 = mux(_T_1501, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1506 = mux(_T_1502, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1507 = or(_T_1503, _T_1504) @[Mux.scala 27:72]
node _T_1508 = or(_T_1507, _T_1505) @[Mux.scala 27:72]
node _T_1509 = or(_T_1508, _T_1506) @[Mux.scala 27:72]
wire _T_1510 : UInt<32> @[Mux.scala 27:72]
_T_1510 <= _T_1509 @[Mux.scala 27:72]
node _T_1511 = cat(UInt<32>("h00"), _T_1510) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1512 = mux(_T_1485, _T_1498, _T_1511) @[el2_lsu_bus_buffer.scala 381:8]
node obuf_data0_in = mux(ibuf_buf_byp, _T_1471, _T_1512) @[el2_lsu_bus_buffer.scala 380:26]
node _T_1513 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 382:58]
2020-11-08 22:51:28 +08:00
node _T_1514 = cat(store_data_hi_r, UInt<32>("h00")) @[Cat.scala 29:58]
node _T_1515 = cat(UInt<32>("h00"), store_data_hi_r) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1516 = mux(_T_1513, _T_1514, _T_1515) @[el2_lsu_bus_buffer.scala 382:44]
2020-11-09 15:28:03 +08:00
node _T_1517 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1518 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1519 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1520 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1521 = mux(_T_1517, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1522 = mux(_T_1518, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1523 = mux(_T_1519, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1524 = mux(_T_1520, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1525 = or(_T_1521, _T_1522) @[Mux.scala 27:72]
node _T_1526 = or(_T_1525, _T_1523) @[Mux.scala 27:72]
node _T_1527 = or(_T_1526, _T_1524) @[Mux.scala 27:72]
wire _T_1528 : UInt<32> @[Mux.scala 27:72]
_T_1528 <= _T_1527 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1529 = bits(_T_1528, 2, 2) @[el2_lsu_bus_buffer.scala 383:36]
node _T_1530 = bits(_T_1529, 0, 0) @[el2_lsu_bus_buffer.scala 383:46]
2020-11-09 15:28:03 +08:00
node _T_1531 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1532 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1533 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1534 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1535 = mux(_T_1531, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1536 = mux(_T_1532, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1537 = mux(_T_1533, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1538 = mux(_T_1534, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1539 = or(_T_1535, _T_1536) @[Mux.scala 27:72]
node _T_1540 = or(_T_1539, _T_1537) @[Mux.scala 27:72]
node _T_1541 = or(_T_1540, _T_1538) @[Mux.scala 27:72]
wire _T_1542 : UInt<32> @[Mux.scala 27:72]
_T_1542 <= _T_1541 @[Mux.scala 27:72]
node _T_1543 = cat(_T_1542, UInt<32>("h00")) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1544 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1545 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1546 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1547 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1548 = mux(_T_1544, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1549 = mux(_T_1545, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1550 = mux(_T_1546, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1551 = mux(_T_1547, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1552 = or(_T_1548, _T_1549) @[Mux.scala 27:72]
node _T_1553 = or(_T_1552, _T_1550) @[Mux.scala 27:72]
node _T_1554 = or(_T_1553, _T_1551) @[Mux.scala 27:72]
wire _T_1555 : UInt<32> @[Mux.scala 27:72]
_T_1555 <= _T_1554 @[Mux.scala 27:72]
node _T_1556 = cat(UInt<32>("h00"), _T_1555) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1557 = mux(_T_1530, _T_1543, _T_1556) @[el2_lsu_bus_buffer.scala 383:8]
node obuf_data1_in = mux(ibuf_buf_byp, _T_1516, _T_1557) @[el2_lsu_bus_buffer.scala 382:26]
node _T_1558 = bits(obuf_byteen0_in, 0, 0) @[el2_lsu_bus_buffer.scala 384:59]
node _T_1559 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 384:97]
node _T_1560 = and(obuf_merge_en, _T_1559) @[el2_lsu_bus_buffer.scala 384:80]
node _T_1561 = or(_T_1558, _T_1560) @[el2_lsu_bus_buffer.scala 384:63]
node _T_1562 = bits(obuf_byteen0_in, 1, 1) @[el2_lsu_bus_buffer.scala 384:59]
node _T_1563 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 384:97]
node _T_1564 = and(obuf_merge_en, _T_1563) @[el2_lsu_bus_buffer.scala 384:80]
node _T_1565 = or(_T_1562, _T_1564) @[el2_lsu_bus_buffer.scala 384:63]
node _T_1566 = bits(obuf_byteen0_in, 2, 2) @[el2_lsu_bus_buffer.scala 384:59]
node _T_1567 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 384:97]
node _T_1568 = and(obuf_merge_en, _T_1567) @[el2_lsu_bus_buffer.scala 384:80]
node _T_1569 = or(_T_1566, _T_1568) @[el2_lsu_bus_buffer.scala 384:63]
node _T_1570 = bits(obuf_byteen0_in, 3, 3) @[el2_lsu_bus_buffer.scala 384:59]
node _T_1571 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 384:97]
node _T_1572 = and(obuf_merge_en, _T_1571) @[el2_lsu_bus_buffer.scala 384:80]
node _T_1573 = or(_T_1570, _T_1572) @[el2_lsu_bus_buffer.scala 384:63]
node _T_1574 = bits(obuf_byteen0_in, 4, 4) @[el2_lsu_bus_buffer.scala 384:59]
node _T_1575 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 384:97]
node _T_1576 = and(obuf_merge_en, _T_1575) @[el2_lsu_bus_buffer.scala 384:80]
node _T_1577 = or(_T_1574, _T_1576) @[el2_lsu_bus_buffer.scala 384:63]
node _T_1578 = bits(obuf_byteen0_in, 5, 5) @[el2_lsu_bus_buffer.scala 384:59]
node _T_1579 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 384:97]
node _T_1580 = and(obuf_merge_en, _T_1579) @[el2_lsu_bus_buffer.scala 384:80]
node _T_1581 = or(_T_1578, _T_1580) @[el2_lsu_bus_buffer.scala 384:63]
node _T_1582 = bits(obuf_byteen0_in, 6, 6) @[el2_lsu_bus_buffer.scala 384:59]
node _T_1583 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 384:97]
node _T_1584 = and(obuf_merge_en, _T_1583) @[el2_lsu_bus_buffer.scala 384:80]
node _T_1585 = or(_T_1582, _T_1584) @[el2_lsu_bus_buffer.scala 384:63]
node _T_1586 = bits(obuf_byteen0_in, 7, 7) @[el2_lsu_bus_buffer.scala 384:59]
node _T_1587 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 384:97]
node _T_1588 = and(obuf_merge_en, _T_1587) @[el2_lsu_bus_buffer.scala 384:80]
node _T_1589 = or(_T_1586, _T_1588) @[el2_lsu_bus_buffer.scala 384:63]
2020-11-08 22:51:28 +08:00
node _T_1590 = cat(_T_1589, _T_1585) @[Cat.scala 29:58]
node _T_1591 = cat(_T_1590, _T_1581) @[Cat.scala 29:58]
node _T_1592 = cat(_T_1591, _T_1577) @[Cat.scala 29:58]
node _T_1593 = cat(_T_1592, _T_1573) @[Cat.scala 29:58]
node _T_1594 = cat(_T_1593, _T_1569) @[Cat.scala 29:58]
node _T_1595 = cat(_T_1594, _T_1565) @[Cat.scala 29:58]
node obuf_byteen_in = cat(_T_1595, _T_1561) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_1596 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 385:76]
node _T_1597 = and(obuf_merge_en, _T_1596) @[el2_lsu_bus_buffer.scala 385:59]
node _T_1598 = bits(obuf_data1_in, 7, 0) @[el2_lsu_bus_buffer.scala 385:94]
node _T_1599 = bits(obuf_data0_in, 7, 0) @[el2_lsu_bus_buffer.scala 385:123]
node _T_1600 = mux(_T_1597, _T_1598, _T_1599) @[el2_lsu_bus_buffer.scala 385:44]
node _T_1601 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 385:76]
node _T_1602 = and(obuf_merge_en, _T_1601) @[el2_lsu_bus_buffer.scala 385:59]
node _T_1603 = bits(obuf_data1_in, 15, 8) @[el2_lsu_bus_buffer.scala 385:94]
node _T_1604 = bits(obuf_data0_in, 15, 8) @[el2_lsu_bus_buffer.scala 385:123]
node _T_1605 = mux(_T_1602, _T_1603, _T_1604) @[el2_lsu_bus_buffer.scala 385:44]
node _T_1606 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 385:76]
node _T_1607 = and(obuf_merge_en, _T_1606) @[el2_lsu_bus_buffer.scala 385:59]
node _T_1608 = bits(obuf_data1_in, 23, 16) @[el2_lsu_bus_buffer.scala 385:94]
node _T_1609 = bits(obuf_data0_in, 23, 16) @[el2_lsu_bus_buffer.scala 385:123]
node _T_1610 = mux(_T_1607, _T_1608, _T_1609) @[el2_lsu_bus_buffer.scala 385:44]
node _T_1611 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 385:76]
node _T_1612 = and(obuf_merge_en, _T_1611) @[el2_lsu_bus_buffer.scala 385:59]
node _T_1613 = bits(obuf_data1_in, 31, 24) @[el2_lsu_bus_buffer.scala 385:94]
node _T_1614 = bits(obuf_data0_in, 31, 24) @[el2_lsu_bus_buffer.scala 385:123]
node _T_1615 = mux(_T_1612, _T_1613, _T_1614) @[el2_lsu_bus_buffer.scala 385:44]
node _T_1616 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 385:76]
node _T_1617 = and(obuf_merge_en, _T_1616) @[el2_lsu_bus_buffer.scala 385:59]
node _T_1618 = bits(obuf_data1_in, 39, 32) @[el2_lsu_bus_buffer.scala 385:94]
node _T_1619 = bits(obuf_data0_in, 39, 32) @[el2_lsu_bus_buffer.scala 385:123]
node _T_1620 = mux(_T_1617, _T_1618, _T_1619) @[el2_lsu_bus_buffer.scala 385:44]
node _T_1621 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 385:76]
node _T_1622 = and(obuf_merge_en, _T_1621) @[el2_lsu_bus_buffer.scala 385:59]
node _T_1623 = bits(obuf_data1_in, 47, 40) @[el2_lsu_bus_buffer.scala 385:94]
node _T_1624 = bits(obuf_data0_in, 47, 40) @[el2_lsu_bus_buffer.scala 385:123]
node _T_1625 = mux(_T_1622, _T_1623, _T_1624) @[el2_lsu_bus_buffer.scala 385:44]
node _T_1626 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 385:76]
node _T_1627 = and(obuf_merge_en, _T_1626) @[el2_lsu_bus_buffer.scala 385:59]
node _T_1628 = bits(obuf_data1_in, 55, 48) @[el2_lsu_bus_buffer.scala 385:94]
node _T_1629 = bits(obuf_data0_in, 55, 48) @[el2_lsu_bus_buffer.scala 385:123]
node _T_1630 = mux(_T_1627, _T_1628, _T_1629) @[el2_lsu_bus_buffer.scala 385:44]
node _T_1631 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 385:76]
node _T_1632 = and(obuf_merge_en, _T_1631) @[el2_lsu_bus_buffer.scala 385:59]
node _T_1633 = bits(obuf_data1_in, 63, 56) @[el2_lsu_bus_buffer.scala 385:94]
node _T_1634 = bits(obuf_data0_in, 63, 56) @[el2_lsu_bus_buffer.scala 385:123]
node _T_1635 = mux(_T_1632, _T_1633, _T_1634) @[el2_lsu_bus_buffer.scala 385:44]
2020-11-08 22:51:28 +08:00
node _T_1636 = cat(_T_1635, _T_1630) @[Cat.scala 29:58]
node _T_1637 = cat(_T_1636, _T_1625) @[Cat.scala 29:58]
node _T_1638 = cat(_T_1637, _T_1620) @[Cat.scala 29:58]
node _T_1639 = cat(_T_1638, _T_1615) @[Cat.scala 29:58]
node _T_1640 = cat(_T_1639, _T_1610) @[Cat.scala 29:58]
node _T_1641 = cat(_T_1640, _T_1605) @[Cat.scala 29:58]
node obuf_data_in = cat(_T_1641, _T_1600) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
wire buf_dualhi : UInt<1>[4] @[el2_lsu_bus_buffer.scala 387:24]
buf_dualhi[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 388:14]
buf_dualhi[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 388:14]
buf_dualhi[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 388:14]
buf_dualhi[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 388:14]
node _T_1642 = neq(CmdPtr0, Cmdptr1) @[el2_lsu_bus_buffer.scala 389:30]
node _T_1643 = and(_T_1642, found_cmdptr0) @[el2_lsu_bus_buffer.scala 389:43]
node _T_1644 = and(_T_1643, found_cmdptr1) @[el2_lsu_bus_buffer.scala 389:59]
2020-11-09 15:28:03 +08:00
node _T_1645 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1646 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1647 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1648 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1649 = mux(_T_1645, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1650 = mux(_T_1646, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1651 = mux(_T_1647, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1652 = mux(_T_1648, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1653 = or(_T_1649, _T_1650) @[Mux.scala 27:72]
node _T_1654 = or(_T_1653, _T_1651) @[Mux.scala 27:72]
node _T_1655 = or(_T_1654, _T_1652) @[Mux.scala 27:72]
wire _T_1656 : UInt<3> @[Mux.scala 27:72]
_T_1656 <= _T_1655 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1657 = eq(_T_1656, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 389:107]
node _T_1658 = and(_T_1644, _T_1657) @[el2_lsu_bus_buffer.scala 389:75]
2020-11-09 15:28:03 +08:00
node _T_1659 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1660 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1661 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1662 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1663 = mux(_T_1659, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1664 = mux(_T_1660, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1665 = mux(_T_1661, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1666 = mux(_T_1662, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1667 = or(_T_1663, _T_1664) @[Mux.scala 27:72]
node _T_1668 = or(_T_1667, _T_1665) @[Mux.scala 27:72]
node _T_1669 = or(_T_1668, _T_1666) @[Mux.scala 27:72]
wire _T_1670 : UInt<3> @[Mux.scala 27:72]
_T_1670 <= _T_1669 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1671 = eq(_T_1670, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 389:150]
node _T_1672 = and(_T_1658, _T_1671) @[el2_lsu_bus_buffer.scala 389:118]
2020-11-08 22:51:28 +08:00
node _T_1673 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58]
node _T_1674 = cat(_T_1673, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58]
node _T_1675 = cat(_T_1674, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1676 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1677 = bits(_T_1675, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1678 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1679 = bits(_T_1675, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1680 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1681 = bits(_T_1675, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1682 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1683 = bits(_T_1675, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1684 = mux(_T_1676, _T_1677, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1685 = mux(_T_1678, _T_1679, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1686 = mux(_T_1680, _T_1681, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1687 = mux(_T_1682, _T_1683, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1688 = or(_T_1684, _T_1685) @[Mux.scala 27:72]
node _T_1689 = or(_T_1688, _T_1686) @[Mux.scala 27:72]
node _T_1690 = or(_T_1689, _T_1687) @[Mux.scala 27:72]
wire _T_1691 : UInt<1> @[Mux.scala 27:72]
_T_1691 <= _T_1690 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1692 = eq(_T_1691, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 390:3]
node _T_1693 = and(_T_1672, _T_1692) @[el2_lsu_bus_buffer.scala 389:161]
2020-11-09 15:28:03 +08:00
node _T_1694 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1695 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1696 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1697 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1698 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1699 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1700 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1701 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1702 = mux(_T_1694, _T_1695, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1703 = mux(_T_1696, _T_1697, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1704 = mux(_T_1698, _T_1699, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1705 = mux(_T_1700, _T_1701, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1706 = or(_T_1702, _T_1703) @[Mux.scala 27:72]
node _T_1707 = or(_T_1706, _T_1704) @[Mux.scala 27:72]
node _T_1708 = or(_T_1707, _T_1705) @[Mux.scala 27:72]
wire _T_1709 : UInt<1> @[Mux.scala 27:72]
_T_1709 <= _T_1708 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1710 = eq(_T_1709, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 390:85]
node _T_1711 = and(_T_1693, _T_1710) @[el2_lsu_bus_buffer.scala 390:83]
2020-11-09 15:28:03 +08:00
node _T_1712 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1713 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1714 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1715 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1716 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1717 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1718 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1719 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1720 = mux(_T_1712, _T_1713, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1721 = mux(_T_1714, _T_1715, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1722 = mux(_T_1716, _T_1717, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1723 = mux(_T_1718, _T_1719, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1724 = or(_T_1720, _T_1721) @[Mux.scala 27:72]
node _T_1725 = or(_T_1724, _T_1722) @[Mux.scala 27:72]
node _T_1726 = or(_T_1725, _T_1723) @[Mux.scala 27:72]
wire _T_1727 : UInt<1> @[Mux.scala 27:72]
_T_1727 <= _T_1726 @[Mux.scala 27:72]
2020-11-09 15:28:03 +08:00
node _T_1728 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1729 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1730 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1731 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1732 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1733 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1734 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1735 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1736 = mux(_T_1728, _T_1729, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1737 = mux(_T_1730, _T_1731, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1738 = mux(_T_1732, _T_1733, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1739 = mux(_T_1734, _T_1735, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1740 = or(_T_1736, _T_1737) @[Mux.scala 27:72]
node _T_1741 = or(_T_1740, _T_1738) @[Mux.scala 27:72]
node _T_1742 = or(_T_1741, _T_1739) @[Mux.scala 27:72]
wire _T_1743 : UInt<1> @[Mux.scala 27:72]
_T_1743 <= _T_1742 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1744 = and(_T_1727, _T_1743) @[el2_lsu_bus_buffer.scala 391:36]
2020-11-09 15:28:03 +08:00
node _T_1745 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1746 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1747 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1748 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1749 = mux(_T_1745, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1750 = mux(_T_1746, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1751 = mux(_T_1747, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1752 = mux(_T_1748, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1753 = or(_T_1749, _T_1750) @[Mux.scala 27:72]
node _T_1754 = or(_T_1753, _T_1751) @[Mux.scala 27:72]
node _T_1755 = or(_T_1754, _T_1752) @[Mux.scala 27:72]
wire _T_1756 : UInt<32> @[Mux.scala 27:72]
_T_1756 <= _T_1755 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1757 = bits(_T_1756, 31, 3) @[el2_lsu_bus_buffer.scala 392:33]
2020-11-09 15:28:03 +08:00
node _T_1758 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1759 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1760 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_1761 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
2020-11-08 22:51:28 +08:00
node _T_1762 = mux(_T_1758, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1763 = mux(_T_1759, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1764 = mux(_T_1760, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1765 = mux(_T_1761, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1766 = or(_T_1762, _T_1763) @[Mux.scala 27:72]
node _T_1767 = or(_T_1766, _T_1764) @[Mux.scala 27:72]
node _T_1768 = or(_T_1767, _T_1765) @[Mux.scala 27:72]
wire _T_1769 : UInt<32> @[Mux.scala 27:72]
_T_1769 <= _T_1768 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1770 = bits(_T_1769, 31, 3) @[el2_lsu_bus_buffer.scala 392:69]
node _T_1771 = eq(_T_1757, _T_1770) @[el2_lsu_bus_buffer.scala 392:39]
node _T_1772 = and(_T_1744, _T_1771) @[el2_lsu_bus_buffer.scala 391:67]
node _T_1773 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 392:79]
node _T_1774 = and(_T_1772, _T_1773) @[el2_lsu_bus_buffer.scala 392:77]
node _T_1775 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 392:105]
node _T_1776 = and(_T_1774, _T_1775) @[el2_lsu_bus_buffer.scala 392:103]
2020-11-09 15:28:03 +08:00
node _T_1777 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1778 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1779 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1780 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1781 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1782 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1783 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1784 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1785 = mux(_T_1777, _T_1778, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1786 = mux(_T_1779, _T_1780, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1787 = mux(_T_1781, _T_1782, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1788 = mux(_T_1783, _T_1784, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1789 = or(_T_1785, _T_1786) @[Mux.scala 27:72]
node _T_1790 = or(_T_1789, _T_1787) @[Mux.scala 27:72]
node _T_1791 = or(_T_1790, _T_1788) @[Mux.scala 27:72]
wire _T_1792 : UInt<1> @[Mux.scala 27:72]
_T_1792 <= _T_1791 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1793 = eq(_T_1792, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 393:6]
2020-11-08 22:51:28 +08:00
node _T_1794 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58]
node _T_1795 = cat(_T_1794, buf_dual[1]) @[Cat.scala 29:58]
node _T_1796 = cat(_T_1795, buf_dual[0]) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1797 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1798 = bits(_T_1796, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1799 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1800 = bits(_T_1796, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1801 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1802 = bits(_T_1796, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1803 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1804 = bits(_T_1796, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1805 = mux(_T_1797, _T_1798, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1806 = mux(_T_1799, _T_1800, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1807 = mux(_T_1801, _T_1802, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1808 = mux(_T_1803, _T_1804, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1809 = or(_T_1805, _T_1806) @[Mux.scala 27:72]
node _T_1810 = or(_T_1809, _T_1807) @[Mux.scala 27:72]
node _T_1811 = or(_T_1810, _T_1808) @[Mux.scala 27:72]
wire _T_1812 : UInt<1> @[Mux.scala 27:72]
_T_1812 <= _T_1811 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1813 = and(_T_1793, _T_1812) @[el2_lsu_bus_buffer.scala 393:36]
2020-11-08 22:51:28 +08:00
node _T_1814 = cat(buf_dualhi[3], buf_dualhi[2]) @[Cat.scala 29:58]
node _T_1815 = cat(_T_1814, buf_dualhi[1]) @[Cat.scala 29:58]
node _T_1816 = cat(_T_1815, buf_dualhi[0]) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1817 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1818 = bits(_T_1816, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1819 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1820 = bits(_T_1816, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1821 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1822 = bits(_T_1816, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1823 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1824 = bits(_T_1816, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1825 = mux(_T_1817, _T_1818, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1826 = mux(_T_1819, _T_1820, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1827 = mux(_T_1821, _T_1822, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1828 = mux(_T_1823, _T_1824, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1829 = or(_T_1825, _T_1826) @[Mux.scala 27:72]
node _T_1830 = or(_T_1829, _T_1827) @[Mux.scala 27:72]
node _T_1831 = or(_T_1830, _T_1828) @[Mux.scala 27:72]
wire _T_1832 : UInt<1> @[Mux.scala 27:72]
_T_1832 <= _T_1831 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1833 = eq(_T_1832, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 393:107]
node _T_1834 = and(_T_1813, _T_1833) @[el2_lsu_bus_buffer.scala 393:105]
2020-11-08 22:51:28 +08:00
node _T_1835 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58]
node _T_1836 = cat(_T_1835, buf_samedw[1]) @[Cat.scala 29:58]
node _T_1837 = cat(_T_1836, buf_samedw[0]) @[Cat.scala 29:58]
2020-11-09 15:28:03 +08:00
node _T_1838 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1839 = bits(_T_1837, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1840 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1841 = bits(_T_1837, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1842 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1843 = bits(_T_1837, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_1844 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_1845 = bits(_T_1837, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
2020-11-08 22:51:28 +08:00
node _T_1846 = mux(_T_1838, _T_1839, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1847 = mux(_T_1840, _T_1841, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1848 = mux(_T_1842, _T_1843, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1849 = mux(_T_1844, _T_1845, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1850 = or(_T_1846, _T_1847) @[Mux.scala 27:72]
node _T_1851 = or(_T_1850, _T_1848) @[Mux.scala 27:72]
node _T_1852 = or(_T_1851, _T_1849) @[Mux.scala 27:72]
wire _T_1853 : UInt<1> @[Mux.scala 27:72]
_T_1853 <= _T_1852 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_1854 = and(_T_1834, _T_1853) @[el2_lsu_bus_buffer.scala 393:177]
node _T_1855 = or(_T_1776, _T_1854) @[el2_lsu_bus_buffer.scala 392:126]
node _T_1856 = and(_T_1711, _T_1855) @[el2_lsu_bus_buffer.scala 390:120]
node _T_1857 = and(ibuf_buf_byp, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 394:19]
node _T_1858 = and(_T_1857, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 394:35]
node _T_1859 = or(_T_1856, _T_1858) @[el2_lsu_bus_buffer.scala 393:251]
obuf_merge_en <= _T_1859 @[el2_lsu_bus_buffer.scala 389:17]
reg obuf_wr_enQ : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 396:55]
obuf_wr_enQ <= obuf_wr_en @[el2_lsu_bus_buffer.scala 396:55]
node _T_1860 = mux(obuf_wr_en, UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 397:58]
node _T_1861 = eq(obuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 397:93]
node _T_1862 = and(_T_1860, _T_1861) @[el2_lsu_bus_buffer.scala 397:91]
reg _T_1863 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 397:54]
_T_1863 <= _T_1862 @[el2_lsu_bus_buffer.scala 397:54]
obuf_valid <= _T_1863 @[el2_lsu_bus_buffer.scala 397:14]
2020-11-08 22:51:28 +08:00
reg _T_1864 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-08 22:51:28 +08:00
_T_1864 <= obuf_nosend_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
obuf_nosend <= _T_1864 @[el2_lsu_bus_buffer.scala 398:15]
reg _T_1865 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 399:54]
_T_1865 <= obuf_cmd_done_in @[el2_lsu_bus_buffer.scala 399:54]
obuf_cmd_done <= _T_1865 @[el2_lsu_bus_buffer.scala 399:17]
reg _T_1866 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 400:55]
_T_1866 <= obuf_data_done_in @[el2_lsu_bus_buffer.scala 400:55]
obuf_data_done <= _T_1866 @[el2_lsu_bus_buffer.scala 400:18]
reg _T_1867 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 401:56]
_T_1867 <= obuf_rdrsp_pend_in @[el2_lsu_bus_buffer.scala 401:56]
obuf_rdrsp_pend <= _T_1867 @[el2_lsu_bus_buffer.scala 401:19]
reg _T_1868 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 402:55]
_T_1868 <= obuf_rdrsp_tag_in @[el2_lsu_bus_buffer.scala 402:55]
obuf_rdrsp_tag <= _T_1868 @[el2_lsu_bus_buffer.scala 402:18]
2020-11-08 22:51:28 +08:00
reg _T_1869 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-08 22:51:28 +08:00
_T_1869 <= obuf_tag0_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
obuf_tag0 <= _T_1869 @[el2_lsu_bus_buffer.scala 403:13]
2020-11-06 21:58:23 +08:00
reg obuf_tag1 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_tag1 <= obuf_tag1_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
reg obuf_merge : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_merge <= obuf_merge_en @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 22:51:28 +08:00
reg _T_1870 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-08 22:51:28 +08:00
_T_1870 <= obuf_write_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
obuf_write <= _T_1870 @[el2_lsu_bus_buffer.scala 406:14]
2020-11-08 22:51:28 +08:00
reg _T_1871 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-08 22:51:28 +08:00
_T_1871 <= obuf_sideeffect_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
obuf_sideeffect <= _T_1871 @[el2_lsu_bus_buffer.scala 407:19]
2020-11-06 21:58:23 +08:00
reg obuf_sz : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_sz <= obuf_sz_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_2 of rvclkhdr_2 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_2.clock <= clock
rvclkhdr_2.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_2.io.clk <= io.lsu_busm_clk @[el2_lib.scala 487:18]
rvclkhdr_2.io.en <= obuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 22:51:28 +08:00
reg _T_1872 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_1872 <= obuf_addr_in @[el2_lib.scala 491:16]
2020-11-09 17:22:33 +08:00
obuf_addr <= _T_1872 @[el2_lsu_bus_buffer.scala 409:13]
2020-11-06 21:58:23 +08:00
reg obuf_byteen : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_byteen <= obuf_byteen_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_3 of rvclkhdr_3 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_3.clock <= clock
rvclkhdr_3.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_3.io.clk <= io.lsu_busm_clk @[el2_lib.scala 487:18]
rvclkhdr_3.io.en <= obuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg obuf_data : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
obuf_data <= obuf_data_in @[el2_lib.scala 491:16]
2020-11-09 17:22:33 +08:00
reg _T_1873 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 412:54]
_T_1873 <= obuf_wr_timer_in @[el2_lsu_bus_buffer.scala 412:54]
obuf_wr_timer <= _T_1873 @[el2_lsu_bus_buffer.scala 412:17]
2020-11-06 21:58:23 +08:00
wire WrPtr0_m : UInt<2>
WrPtr0_m <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1874 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 415:65]
node _T_1875 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 416:30]
node _T_1876 = and(ibuf_valid, _T_1875) @[el2_lsu_bus_buffer.scala 416:19]
node _T_1877 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 417:18]
node _T_1878 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 417:57]
node _T_1879 = and(io.ldst_dual_r, _T_1878) @[el2_lsu_bus_buffer.scala 417:45]
node _T_1880 = or(_T_1877, _T_1879) @[el2_lsu_bus_buffer.scala 417:27]
node _T_1881 = and(io.lsu_busreq_r, _T_1880) @[el2_lsu_bus_buffer.scala 416:58]
node _T_1882 = or(_T_1876, _T_1881) @[el2_lsu_bus_buffer.scala 416:39]
node _T_1883 = eq(_T_1882, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 416:5]
node _T_1884 = and(_T_1874, _T_1883) @[el2_lsu_bus_buffer.scala 415:76]
node _T_1885 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 415:65]
node _T_1886 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 416:30]
node _T_1887 = and(ibuf_valid, _T_1886) @[el2_lsu_bus_buffer.scala 416:19]
node _T_1888 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 417:18]
node _T_1889 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 417:57]
node _T_1890 = and(io.ldst_dual_r, _T_1889) @[el2_lsu_bus_buffer.scala 417:45]
node _T_1891 = or(_T_1888, _T_1890) @[el2_lsu_bus_buffer.scala 417:27]
node _T_1892 = and(io.lsu_busreq_r, _T_1891) @[el2_lsu_bus_buffer.scala 416:58]
node _T_1893 = or(_T_1887, _T_1892) @[el2_lsu_bus_buffer.scala 416:39]
node _T_1894 = eq(_T_1893, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 416:5]
node _T_1895 = and(_T_1885, _T_1894) @[el2_lsu_bus_buffer.scala 415:76]
node _T_1896 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 415:65]
node _T_1897 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 416:30]
node _T_1898 = and(ibuf_valid, _T_1897) @[el2_lsu_bus_buffer.scala 416:19]
node _T_1899 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 417:18]
node _T_1900 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 417:57]
node _T_1901 = and(io.ldst_dual_r, _T_1900) @[el2_lsu_bus_buffer.scala 417:45]
node _T_1902 = or(_T_1899, _T_1901) @[el2_lsu_bus_buffer.scala 417:27]
node _T_1903 = and(io.lsu_busreq_r, _T_1902) @[el2_lsu_bus_buffer.scala 416:58]
node _T_1904 = or(_T_1898, _T_1903) @[el2_lsu_bus_buffer.scala 416:39]
node _T_1905 = eq(_T_1904, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 416:5]
node _T_1906 = and(_T_1896, _T_1905) @[el2_lsu_bus_buffer.scala 415:76]
node _T_1907 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 415:65]
node _T_1908 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 416:30]
node _T_1909 = and(ibuf_valid, _T_1908) @[el2_lsu_bus_buffer.scala 416:19]
node _T_1910 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 417:18]
node _T_1911 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 417:57]
node _T_1912 = and(io.ldst_dual_r, _T_1911) @[el2_lsu_bus_buffer.scala 417:45]
node _T_1913 = or(_T_1910, _T_1912) @[el2_lsu_bus_buffer.scala 417:27]
node _T_1914 = and(io.lsu_busreq_r, _T_1913) @[el2_lsu_bus_buffer.scala 416:58]
node _T_1915 = or(_T_1909, _T_1914) @[el2_lsu_bus_buffer.scala 416:39]
node _T_1916 = eq(_T_1915, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 416:5]
node _T_1917 = and(_T_1907, _T_1916) @[el2_lsu_bus_buffer.scala 415:76]
2020-11-09 15:17:50 +08:00
node _T_1918 = mux(_T_1917, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16]
2020-11-08 22:51:28 +08:00
node _T_1919 = mux(_T_1906, UInt<2>("h02"), _T_1918) @[Mux.scala 98:16]
node _T_1920 = mux(_T_1895, UInt<1>("h01"), _T_1919) @[Mux.scala 98:16]
node _T_1921 = mux(_T_1884, UInt<1>("h00"), _T_1920) @[Mux.scala 98:16]
2020-11-09 17:22:33 +08:00
WrPtr0_m <= _T_1921 @[el2_lsu_bus_buffer.scala 415:12]
2020-11-09 15:10:16 +08:00
wire WrPtr1_m : UInt<2>
WrPtr1_m <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_1922 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 421:65]
node _T_1923 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 421:103]
node _T_1924 = and(ibuf_valid, _T_1923) @[el2_lsu_bus_buffer.scala 421:92]
node _T_1925 = eq(WrPtr0_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 422:33]
node _T_1926 = and(io.lsu_busreq_m, _T_1925) @[el2_lsu_bus_buffer.scala 422:22]
node _T_1927 = or(_T_1924, _T_1926) @[el2_lsu_bus_buffer.scala 421:112]
node _T_1928 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 423:36]
node _T_1929 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:34]
node _T_1930 = and(io.ldst_dual_r, _T_1929) @[el2_lsu_bus_buffer.scala 424:23]
node _T_1931 = or(_T_1928, _T_1930) @[el2_lsu_bus_buffer.scala 423:46]
node _T_1932 = and(io.lsu_busreq_r, _T_1931) @[el2_lsu_bus_buffer.scala 423:22]
node _T_1933 = or(_T_1927, _T_1932) @[el2_lsu_bus_buffer.scala 422:42]
node _T_1934 = eq(_T_1933, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 421:78]
node _T_1935 = and(_T_1922, _T_1934) @[el2_lsu_bus_buffer.scala 421:76]
node _T_1936 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 421:65]
node _T_1937 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 421:103]
node _T_1938 = and(ibuf_valid, _T_1937) @[el2_lsu_bus_buffer.scala 421:92]
node _T_1939 = eq(WrPtr0_m, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 422:33]
node _T_1940 = and(io.lsu_busreq_m, _T_1939) @[el2_lsu_bus_buffer.scala 422:22]
node _T_1941 = or(_T_1938, _T_1940) @[el2_lsu_bus_buffer.scala 421:112]
node _T_1942 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 423:36]
node _T_1943 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 424:34]
node _T_1944 = and(io.ldst_dual_r, _T_1943) @[el2_lsu_bus_buffer.scala 424:23]
node _T_1945 = or(_T_1942, _T_1944) @[el2_lsu_bus_buffer.scala 423:46]
node _T_1946 = and(io.lsu_busreq_r, _T_1945) @[el2_lsu_bus_buffer.scala 423:22]
node _T_1947 = or(_T_1941, _T_1946) @[el2_lsu_bus_buffer.scala 422:42]
node _T_1948 = eq(_T_1947, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 421:78]
node _T_1949 = and(_T_1936, _T_1948) @[el2_lsu_bus_buffer.scala 421:76]
node _T_1950 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 421:65]
node _T_1951 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 421:103]
node _T_1952 = and(ibuf_valid, _T_1951) @[el2_lsu_bus_buffer.scala 421:92]
node _T_1953 = eq(WrPtr0_m, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 422:33]
node _T_1954 = and(io.lsu_busreq_m, _T_1953) @[el2_lsu_bus_buffer.scala 422:22]
node _T_1955 = or(_T_1952, _T_1954) @[el2_lsu_bus_buffer.scala 421:112]
node _T_1956 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 423:36]
node _T_1957 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 424:34]
node _T_1958 = and(io.ldst_dual_r, _T_1957) @[el2_lsu_bus_buffer.scala 424:23]
node _T_1959 = or(_T_1956, _T_1958) @[el2_lsu_bus_buffer.scala 423:46]
node _T_1960 = and(io.lsu_busreq_r, _T_1959) @[el2_lsu_bus_buffer.scala 423:22]
node _T_1961 = or(_T_1955, _T_1960) @[el2_lsu_bus_buffer.scala 422:42]
node _T_1962 = eq(_T_1961, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 421:78]
node _T_1963 = and(_T_1950, _T_1962) @[el2_lsu_bus_buffer.scala 421:76]
node _T_1964 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 421:65]
node _T_1965 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 421:103]
node _T_1966 = and(ibuf_valid, _T_1965) @[el2_lsu_bus_buffer.scala 421:92]
node _T_1967 = eq(WrPtr0_m, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 422:33]
node _T_1968 = and(io.lsu_busreq_m, _T_1967) @[el2_lsu_bus_buffer.scala 422:22]
node _T_1969 = or(_T_1966, _T_1968) @[el2_lsu_bus_buffer.scala 421:112]
node _T_1970 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 423:36]
node _T_1971 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 424:34]
node _T_1972 = and(io.ldst_dual_r, _T_1971) @[el2_lsu_bus_buffer.scala 424:23]
node _T_1973 = or(_T_1970, _T_1972) @[el2_lsu_bus_buffer.scala 423:46]
node _T_1974 = and(io.lsu_busreq_r, _T_1973) @[el2_lsu_bus_buffer.scala 423:22]
node _T_1975 = or(_T_1969, _T_1974) @[el2_lsu_bus_buffer.scala 422:42]
node _T_1976 = eq(_T_1975, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 421:78]
node _T_1977 = and(_T_1964, _T_1976) @[el2_lsu_bus_buffer.scala 421:76]
2020-11-09 15:28:03 +08:00
node _T_1978 = mux(_T_1977, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16]
node _T_1979 = mux(_T_1963, UInt<2>("h02"), _T_1978) @[Mux.scala 98:16]
node _T_1980 = mux(_T_1949, UInt<1>("h01"), _T_1979) @[Mux.scala 98:16]
node _T_1981 = mux(_T_1935, UInt<1>("h00"), _T_1980) @[Mux.scala 98:16]
2020-11-09 17:22:33 +08:00
WrPtr1_m <= _T_1981 @[el2_lsu_bus_buffer.scala 421:12]
wire buf_age : UInt<4>[4] @[el2_lsu_bus_buffer.scala 426:21]
buf_age[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 427:11]
buf_age[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 427:11]
buf_age[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 427:11]
buf_age[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 427:11]
node _T_1982 = orr(buf_age[0]) @[el2_lsu_bus_buffer.scala 429:58]
node _T_1983 = eq(_T_1982, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:45]
node _T_1984 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:78]
node _T_1985 = and(_T_1983, _T_1984) @[el2_lsu_bus_buffer.scala 429:63]
node _T_1986 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:90]
node _T_1987 = and(_T_1985, _T_1986) @[el2_lsu_bus_buffer.scala 429:88]
node _T_1988 = orr(buf_age[1]) @[el2_lsu_bus_buffer.scala 429:58]
node _T_1989 = eq(_T_1988, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:45]
node _T_1990 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:78]
node _T_1991 = and(_T_1989, _T_1990) @[el2_lsu_bus_buffer.scala 429:63]
node _T_1992 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:90]
node _T_1993 = and(_T_1991, _T_1992) @[el2_lsu_bus_buffer.scala 429:88]
node _T_1994 = orr(buf_age[2]) @[el2_lsu_bus_buffer.scala 429:58]
node _T_1995 = eq(_T_1994, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:45]
node _T_1996 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:78]
node _T_1997 = and(_T_1995, _T_1996) @[el2_lsu_bus_buffer.scala 429:63]
node _T_1998 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:90]
node _T_1999 = and(_T_1997, _T_1998) @[el2_lsu_bus_buffer.scala 429:88]
node _T_2000 = orr(buf_age[3]) @[el2_lsu_bus_buffer.scala 429:58]
node _T_2001 = eq(_T_2000, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:45]
node _T_2002 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2003 = and(_T_2001, _T_2002) @[el2_lsu_bus_buffer.scala 429:63]
node _T_2004 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:90]
node _T_2005 = and(_T_2003, _T_2004) @[el2_lsu_bus_buffer.scala 429:88]
2020-11-09 15:28:03 +08:00
node _T_2006 = cat(_T_2005, _T_1999) @[Cat.scala 29:58]
node _T_2007 = cat(_T_2006, _T_1993) @[Cat.scala 29:58]
node CmdPtr0Dec = cat(_T_2007, _T_1987) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2008 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 430:62]
node _T_2009 = and(buf_age[0], _T_2008) @[el2_lsu_bus_buffer.scala 430:59]
node _T_2010 = orr(_T_2009) @[el2_lsu_bus_buffer.scala 430:76]
node _T_2011 = eq(_T_2010, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:45]
node _T_2012 = bits(CmdPtr0Dec, 0, 0) @[el2_lsu_bus_buffer.scala 430:94]
node _T_2013 = eq(_T_2012, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:83]
node _T_2014 = and(_T_2011, _T_2013) @[el2_lsu_bus_buffer.scala 430:81]
node _T_2015 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 430:113]
node _T_2016 = and(_T_2014, _T_2015) @[el2_lsu_bus_buffer.scala 430:98]
node _T_2017 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:125]
node _T_2018 = and(_T_2016, _T_2017) @[el2_lsu_bus_buffer.scala 430:123]
node _T_2019 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 430:62]
node _T_2020 = and(buf_age[1], _T_2019) @[el2_lsu_bus_buffer.scala 430:59]
node _T_2021 = orr(_T_2020) @[el2_lsu_bus_buffer.scala 430:76]
node _T_2022 = eq(_T_2021, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:45]
node _T_2023 = bits(CmdPtr0Dec, 1, 1) @[el2_lsu_bus_buffer.scala 430:94]
node _T_2024 = eq(_T_2023, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:83]
node _T_2025 = and(_T_2022, _T_2024) @[el2_lsu_bus_buffer.scala 430:81]
node _T_2026 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 430:113]
node _T_2027 = and(_T_2025, _T_2026) @[el2_lsu_bus_buffer.scala 430:98]
node _T_2028 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:125]
node _T_2029 = and(_T_2027, _T_2028) @[el2_lsu_bus_buffer.scala 430:123]
node _T_2030 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 430:62]
node _T_2031 = and(buf_age[2], _T_2030) @[el2_lsu_bus_buffer.scala 430:59]
node _T_2032 = orr(_T_2031) @[el2_lsu_bus_buffer.scala 430:76]
node _T_2033 = eq(_T_2032, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:45]
node _T_2034 = bits(CmdPtr0Dec, 2, 2) @[el2_lsu_bus_buffer.scala 430:94]
node _T_2035 = eq(_T_2034, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:83]
node _T_2036 = and(_T_2033, _T_2035) @[el2_lsu_bus_buffer.scala 430:81]
node _T_2037 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 430:113]
node _T_2038 = and(_T_2036, _T_2037) @[el2_lsu_bus_buffer.scala 430:98]
node _T_2039 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:125]
node _T_2040 = and(_T_2038, _T_2039) @[el2_lsu_bus_buffer.scala 430:123]
node _T_2041 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 430:62]
node _T_2042 = and(buf_age[3], _T_2041) @[el2_lsu_bus_buffer.scala 430:59]
node _T_2043 = orr(_T_2042) @[el2_lsu_bus_buffer.scala 430:76]
node _T_2044 = eq(_T_2043, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:45]
node _T_2045 = bits(CmdPtr0Dec, 3, 3) @[el2_lsu_bus_buffer.scala 430:94]
node _T_2046 = eq(_T_2045, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:83]
node _T_2047 = and(_T_2044, _T_2046) @[el2_lsu_bus_buffer.scala 430:81]
node _T_2048 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 430:113]
node _T_2049 = and(_T_2047, _T_2048) @[el2_lsu_bus_buffer.scala 430:98]
node _T_2050 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:125]
node _T_2051 = and(_T_2049, _T_2050) @[el2_lsu_bus_buffer.scala 430:123]
2020-11-09 15:28:03 +08:00
node _T_2052 = cat(_T_2051, _T_2040) @[Cat.scala 29:58]
node _T_2053 = cat(_T_2052, _T_2029) @[Cat.scala 29:58]
node CmdPtr1Dec = cat(_T_2053, _T_2018) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
wire buf_rsp_pickage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 431:29]
buf_rsp_pickage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 432:19]
buf_rsp_pickage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 432:19]
buf_rsp_pickage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 432:19]
buf_rsp_pickage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 432:19]
node _T_2054 = orr(buf_rsp_pickage[0]) @[el2_lsu_bus_buffer.scala 433:65]
node _T_2055 = eq(_T_2054, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:44]
node _T_2056 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 433:85]
node _T_2057 = and(_T_2055, _T_2056) @[el2_lsu_bus_buffer.scala 433:70]
node _T_2058 = orr(buf_rsp_pickage[1]) @[el2_lsu_bus_buffer.scala 433:65]
node _T_2059 = eq(_T_2058, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:44]
node _T_2060 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 433:85]
node _T_2061 = and(_T_2059, _T_2060) @[el2_lsu_bus_buffer.scala 433:70]
node _T_2062 = orr(buf_rsp_pickage[2]) @[el2_lsu_bus_buffer.scala 433:65]
node _T_2063 = eq(_T_2062, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:44]
node _T_2064 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 433:85]
node _T_2065 = and(_T_2063, _T_2064) @[el2_lsu_bus_buffer.scala 433:70]
node _T_2066 = orr(buf_rsp_pickage[3]) @[el2_lsu_bus_buffer.scala 433:65]
node _T_2067 = eq(_T_2066, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:44]
node _T_2068 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 433:85]
node _T_2069 = and(_T_2067, _T_2068) @[el2_lsu_bus_buffer.scala 433:70]
2020-11-09 15:28:03 +08:00
node _T_2070 = cat(_T_2069, _T_2065) @[Cat.scala 29:58]
node _T_2071 = cat(_T_2070, _T_2061) @[Cat.scala 29:58]
node RspPtrDec = cat(_T_2071, _T_2057) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2072 = orr(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 434:31]
found_cmdptr0 <= _T_2072 @[el2_lsu_bus_buffer.scala 434:17]
node _T_2073 = orr(CmdPtr1Dec) @[el2_lsu_bus_buffer.scala 435:31]
found_cmdptr1 <= _T_2073 @[el2_lsu_bus_buffer.scala 435:17]
2020-11-07 21:15:04 +08:00
wire CmdPtr1 : UInt<2>
CmdPtr1 <= UInt<1>("h00")
wire RspPtr : UInt<2>
RspPtr <= UInt<1>("h00")
2020-11-09 15:28:03 +08:00
node _T_2074 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
node _T_2075 = cat(_T_2074, CmdPtr0Dec) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2076 = bits(_T_2075, 4, 4) @[el2_lsu_bus_buffer.scala 437:39]
node _T_2077 = bits(_T_2075, 5, 5) @[el2_lsu_bus_buffer.scala 437:45]
node _T_2078 = or(_T_2076, _T_2077) @[el2_lsu_bus_buffer.scala 437:42]
node _T_2079 = bits(_T_2075, 6, 6) @[el2_lsu_bus_buffer.scala 437:51]
node _T_2080 = or(_T_2078, _T_2079) @[el2_lsu_bus_buffer.scala 437:48]
node _T_2081 = bits(_T_2075, 7, 7) @[el2_lsu_bus_buffer.scala 437:57]
node _T_2082 = or(_T_2080, _T_2081) @[el2_lsu_bus_buffer.scala 437:54]
node _T_2083 = bits(_T_2075, 2, 2) @[el2_lsu_bus_buffer.scala 437:64]
node _T_2084 = bits(_T_2075, 3, 3) @[el2_lsu_bus_buffer.scala 437:70]
node _T_2085 = or(_T_2083, _T_2084) @[el2_lsu_bus_buffer.scala 437:67]
node _T_2086 = bits(_T_2075, 6, 6) @[el2_lsu_bus_buffer.scala 437:76]
node _T_2087 = or(_T_2085, _T_2086) @[el2_lsu_bus_buffer.scala 437:73]
node _T_2088 = bits(_T_2075, 7, 7) @[el2_lsu_bus_buffer.scala 437:82]
node _T_2089 = or(_T_2087, _T_2088) @[el2_lsu_bus_buffer.scala 437:79]
node _T_2090 = bits(_T_2075, 1, 1) @[el2_lsu_bus_buffer.scala 437:89]
node _T_2091 = bits(_T_2075, 3, 3) @[el2_lsu_bus_buffer.scala 437:95]
node _T_2092 = or(_T_2090, _T_2091) @[el2_lsu_bus_buffer.scala 437:92]
node _T_2093 = bits(_T_2075, 5, 5) @[el2_lsu_bus_buffer.scala 437:101]
node _T_2094 = or(_T_2092, _T_2093) @[el2_lsu_bus_buffer.scala 437:98]
node _T_2095 = bits(_T_2075, 7, 7) @[el2_lsu_bus_buffer.scala 437:107]
node _T_2096 = or(_T_2094, _T_2095) @[el2_lsu_bus_buffer.scala 437:104]
2020-11-09 15:28:03 +08:00
node _T_2097 = cat(_T_2082, _T_2089) @[Cat.scala 29:58]
node _T_2098 = cat(_T_2097, _T_2096) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
CmdPtr0 <= _T_2098 @[el2_lsu_bus_buffer.scala 442:11]
2020-11-09 15:28:03 +08:00
node _T_2099 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
node _T_2100 = cat(_T_2099, CmdPtr1Dec) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2101 = bits(_T_2100, 4, 4) @[el2_lsu_bus_buffer.scala 437:39]
node _T_2102 = bits(_T_2100, 5, 5) @[el2_lsu_bus_buffer.scala 437:45]
node _T_2103 = or(_T_2101, _T_2102) @[el2_lsu_bus_buffer.scala 437:42]
node _T_2104 = bits(_T_2100, 6, 6) @[el2_lsu_bus_buffer.scala 437:51]
node _T_2105 = or(_T_2103, _T_2104) @[el2_lsu_bus_buffer.scala 437:48]
node _T_2106 = bits(_T_2100, 7, 7) @[el2_lsu_bus_buffer.scala 437:57]
node _T_2107 = or(_T_2105, _T_2106) @[el2_lsu_bus_buffer.scala 437:54]
node _T_2108 = bits(_T_2100, 2, 2) @[el2_lsu_bus_buffer.scala 437:64]
node _T_2109 = bits(_T_2100, 3, 3) @[el2_lsu_bus_buffer.scala 437:70]
node _T_2110 = or(_T_2108, _T_2109) @[el2_lsu_bus_buffer.scala 437:67]
node _T_2111 = bits(_T_2100, 6, 6) @[el2_lsu_bus_buffer.scala 437:76]
node _T_2112 = or(_T_2110, _T_2111) @[el2_lsu_bus_buffer.scala 437:73]
node _T_2113 = bits(_T_2100, 7, 7) @[el2_lsu_bus_buffer.scala 437:82]
node _T_2114 = or(_T_2112, _T_2113) @[el2_lsu_bus_buffer.scala 437:79]
node _T_2115 = bits(_T_2100, 1, 1) @[el2_lsu_bus_buffer.scala 437:89]
node _T_2116 = bits(_T_2100, 3, 3) @[el2_lsu_bus_buffer.scala 437:95]
node _T_2117 = or(_T_2115, _T_2116) @[el2_lsu_bus_buffer.scala 437:92]
node _T_2118 = bits(_T_2100, 5, 5) @[el2_lsu_bus_buffer.scala 437:101]
node _T_2119 = or(_T_2117, _T_2118) @[el2_lsu_bus_buffer.scala 437:98]
node _T_2120 = bits(_T_2100, 7, 7) @[el2_lsu_bus_buffer.scala 437:107]
node _T_2121 = or(_T_2119, _T_2120) @[el2_lsu_bus_buffer.scala 437:104]
2020-11-09 15:28:03 +08:00
node _T_2122 = cat(_T_2107, _T_2114) @[Cat.scala 29:58]
node _T_2123 = cat(_T_2122, _T_2121) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
CmdPtr1 <= _T_2123 @[el2_lsu_bus_buffer.scala 444:11]
2020-11-09 15:28:03 +08:00
node _T_2124 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
node _T_2125 = cat(_T_2124, RspPtrDec) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2126 = bits(_T_2125, 4, 4) @[el2_lsu_bus_buffer.scala 437:39]
node _T_2127 = bits(_T_2125, 5, 5) @[el2_lsu_bus_buffer.scala 437:45]
node _T_2128 = or(_T_2126, _T_2127) @[el2_lsu_bus_buffer.scala 437:42]
node _T_2129 = bits(_T_2125, 6, 6) @[el2_lsu_bus_buffer.scala 437:51]
node _T_2130 = or(_T_2128, _T_2129) @[el2_lsu_bus_buffer.scala 437:48]
node _T_2131 = bits(_T_2125, 7, 7) @[el2_lsu_bus_buffer.scala 437:57]
node _T_2132 = or(_T_2130, _T_2131) @[el2_lsu_bus_buffer.scala 437:54]
node _T_2133 = bits(_T_2125, 2, 2) @[el2_lsu_bus_buffer.scala 437:64]
node _T_2134 = bits(_T_2125, 3, 3) @[el2_lsu_bus_buffer.scala 437:70]
node _T_2135 = or(_T_2133, _T_2134) @[el2_lsu_bus_buffer.scala 437:67]
node _T_2136 = bits(_T_2125, 6, 6) @[el2_lsu_bus_buffer.scala 437:76]
node _T_2137 = or(_T_2135, _T_2136) @[el2_lsu_bus_buffer.scala 437:73]
node _T_2138 = bits(_T_2125, 7, 7) @[el2_lsu_bus_buffer.scala 437:82]
node _T_2139 = or(_T_2137, _T_2138) @[el2_lsu_bus_buffer.scala 437:79]
node _T_2140 = bits(_T_2125, 1, 1) @[el2_lsu_bus_buffer.scala 437:89]
node _T_2141 = bits(_T_2125, 3, 3) @[el2_lsu_bus_buffer.scala 437:95]
node _T_2142 = or(_T_2140, _T_2141) @[el2_lsu_bus_buffer.scala 437:92]
node _T_2143 = bits(_T_2125, 5, 5) @[el2_lsu_bus_buffer.scala 437:101]
node _T_2144 = or(_T_2142, _T_2143) @[el2_lsu_bus_buffer.scala 437:98]
node _T_2145 = bits(_T_2125, 7, 7) @[el2_lsu_bus_buffer.scala 437:107]
node _T_2146 = or(_T_2144, _T_2145) @[el2_lsu_bus_buffer.scala 437:104]
2020-11-09 15:28:03 +08:00
node _T_2147 = cat(_T_2132, _T_2139) @[Cat.scala 29:58]
node _T_2148 = cat(_T_2147, _T_2146) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
RspPtr <= _T_2148 @[el2_lsu_bus_buffer.scala 445:10]
wire buf_state_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 446:26]
buf_state_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 447:16]
buf_state_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 447:16]
buf_state_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 447:16]
buf_state_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 447:16]
wire buf_rspageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 448:25]
buf_rspageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 449:15]
buf_rspageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 449:15]
buf_rspageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 449:15]
buf_rspageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 449:15]
wire buf_rspage_set : UInt<4>[4] @[el2_lsu_bus_buffer.scala 450:28]
buf_rspage_set[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 451:18]
buf_rspage_set[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 451:18]
buf_rspage_set[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 451:18]
buf_rspage_set[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 451:18]
wire buf_rspage_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 452:27]
buf_rspage_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 453:17]
buf_rspage_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 453:17]
buf_rspage_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 453:17]
buf_rspage_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 453:17]
wire buf_rspage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 454:24]
buf_rspage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 455:14]
buf_rspage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 455:14]
buf_rspage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 455:14]
buf_rspage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 455:14]
node _T_2149 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2150 = and(_T_2149, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2151 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2152 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2153 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2154 = and(_T_2152, _T_2153) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2155 = or(_T_2151, _T_2154) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2156 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2157 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2158 = and(_T_2156, _T_2157) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2159 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2160 = and(_T_2158, _T_2159) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2161 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2162 = and(_T_2160, _T_2161) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2163 = or(_T_2155, _T_2162) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2164 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2165 = and(_T_2164, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2166 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2167 = and(_T_2165, _T_2166) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2168 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2169 = and(_T_2167, _T_2168) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2170 = or(_T_2163, _T_2169) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2171 = and(_T_2150, _T_2170) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2172 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2173 = or(_T_2171, _T_2172) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2174 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2175 = and(_T_2174, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2176 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2177 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2178 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2179 = and(_T_2177, _T_2178) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2180 = or(_T_2176, _T_2179) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2181 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2182 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2183 = and(_T_2181, _T_2182) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2184 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2185 = and(_T_2183, _T_2184) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2186 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2187 = and(_T_2185, _T_2186) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2188 = or(_T_2180, _T_2187) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2189 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2190 = and(_T_2189, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2191 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2192 = and(_T_2190, _T_2191) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2193 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2194 = and(_T_2192, _T_2193) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2195 = or(_T_2188, _T_2194) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2196 = and(_T_2175, _T_2195) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2197 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2198 = or(_T_2196, _T_2197) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2199 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2200 = and(_T_2199, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2201 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2202 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2203 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2204 = and(_T_2202, _T_2203) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2205 = or(_T_2201, _T_2204) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2206 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2207 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2208 = and(_T_2206, _T_2207) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2209 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2210 = and(_T_2208, _T_2209) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2211 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2212 = and(_T_2210, _T_2211) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2213 = or(_T_2205, _T_2212) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2214 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2215 = and(_T_2214, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2216 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2217 = and(_T_2215, _T_2216) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2218 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2219 = and(_T_2217, _T_2218) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2220 = or(_T_2213, _T_2219) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2221 = and(_T_2200, _T_2220) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2222 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2223 = or(_T_2221, _T_2222) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2224 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2225 = and(_T_2224, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2226 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2227 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2228 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2229 = and(_T_2227, _T_2228) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2230 = or(_T_2226, _T_2229) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2231 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2232 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2233 = and(_T_2231, _T_2232) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2234 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2235 = and(_T_2233, _T_2234) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2236 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2237 = and(_T_2235, _T_2236) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2238 = or(_T_2230, _T_2237) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2239 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2240 = and(_T_2239, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2241 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2242 = and(_T_2240, _T_2241) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2243 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2244 = and(_T_2242, _T_2243) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2245 = or(_T_2238, _T_2244) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2246 = and(_T_2225, _T_2245) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2247 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2248 = or(_T_2246, _T_2247) @[el2_lsu_bus_buffer.scala 460:97]
2020-11-09 15:28:03 +08:00
node _T_2249 = cat(_T_2248, _T_2223) @[Cat.scala 29:58]
node _T_2250 = cat(_T_2249, _T_2198) @[Cat.scala 29:58]
node buf_age_in_0 = cat(_T_2250, _T_2173) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2251 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2252 = and(_T_2251, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2253 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2254 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2255 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2256 = and(_T_2254, _T_2255) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2257 = or(_T_2253, _T_2256) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2258 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2259 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2260 = and(_T_2258, _T_2259) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2261 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2262 = and(_T_2260, _T_2261) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2263 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2264 = and(_T_2262, _T_2263) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2265 = or(_T_2257, _T_2264) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2266 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2267 = and(_T_2266, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2268 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2269 = and(_T_2267, _T_2268) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2270 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2271 = and(_T_2269, _T_2270) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2272 = or(_T_2265, _T_2271) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2273 = and(_T_2252, _T_2272) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2274 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2275 = or(_T_2273, _T_2274) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2276 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2277 = and(_T_2276, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2278 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2279 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2280 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2281 = and(_T_2279, _T_2280) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2282 = or(_T_2278, _T_2281) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2283 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2284 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2285 = and(_T_2283, _T_2284) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2286 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2287 = and(_T_2285, _T_2286) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2288 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2289 = and(_T_2287, _T_2288) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2290 = or(_T_2282, _T_2289) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2291 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2292 = and(_T_2291, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2293 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2294 = and(_T_2292, _T_2293) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2295 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2296 = and(_T_2294, _T_2295) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2297 = or(_T_2290, _T_2296) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2298 = and(_T_2277, _T_2297) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2299 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2300 = or(_T_2298, _T_2299) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2301 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2302 = and(_T_2301, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2303 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2304 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2305 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2306 = and(_T_2304, _T_2305) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2307 = or(_T_2303, _T_2306) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2308 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2309 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2310 = and(_T_2308, _T_2309) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2311 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2312 = and(_T_2310, _T_2311) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2313 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2314 = and(_T_2312, _T_2313) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2315 = or(_T_2307, _T_2314) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2316 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2317 = and(_T_2316, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2318 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2319 = and(_T_2317, _T_2318) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2320 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2321 = and(_T_2319, _T_2320) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2322 = or(_T_2315, _T_2321) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2323 = and(_T_2302, _T_2322) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2324 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2325 = or(_T_2323, _T_2324) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2326 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2327 = and(_T_2326, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2328 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2329 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2330 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2331 = and(_T_2329, _T_2330) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2332 = or(_T_2328, _T_2331) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2333 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2334 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2335 = and(_T_2333, _T_2334) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2336 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2337 = and(_T_2335, _T_2336) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2338 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2339 = and(_T_2337, _T_2338) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2340 = or(_T_2332, _T_2339) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2341 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2342 = and(_T_2341, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2343 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2344 = and(_T_2342, _T_2343) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2345 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2346 = and(_T_2344, _T_2345) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2347 = or(_T_2340, _T_2346) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2348 = and(_T_2327, _T_2347) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2349 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2350 = or(_T_2348, _T_2349) @[el2_lsu_bus_buffer.scala 460:97]
2020-11-09 15:28:03 +08:00
node _T_2351 = cat(_T_2350, _T_2325) @[Cat.scala 29:58]
node _T_2352 = cat(_T_2351, _T_2300) @[Cat.scala 29:58]
node buf_age_in_1 = cat(_T_2352, _T_2275) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2353 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2354 = and(_T_2353, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2355 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2356 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2357 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2358 = and(_T_2356, _T_2357) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2359 = or(_T_2355, _T_2358) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2360 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2361 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2362 = and(_T_2360, _T_2361) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2363 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2364 = and(_T_2362, _T_2363) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2365 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2366 = and(_T_2364, _T_2365) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2367 = or(_T_2359, _T_2366) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2368 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2369 = and(_T_2368, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2370 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2371 = and(_T_2369, _T_2370) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2372 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2373 = and(_T_2371, _T_2372) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2374 = or(_T_2367, _T_2373) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2375 = and(_T_2354, _T_2374) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2376 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2377 = or(_T_2375, _T_2376) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2378 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2379 = and(_T_2378, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2380 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2381 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2382 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2383 = and(_T_2381, _T_2382) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2384 = or(_T_2380, _T_2383) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2385 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2386 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2387 = and(_T_2385, _T_2386) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2388 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2389 = and(_T_2387, _T_2388) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2390 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2391 = and(_T_2389, _T_2390) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2392 = or(_T_2384, _T_2391) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2393 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2394 = and(_T_2393, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2395 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2396 = and(_T_2394, _T_2395) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2397 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2398 = and(_T_2396, _T_2397) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2399 = or(_T_2392, _T_2398) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2400 = and(_T_2379, _T_2399) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2401 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2402 = or(_T_2400, _T_2401) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2403 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2404 = and(_T_2403, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2405 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2406 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2407 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2408 = and(_T_2406, _T_2407) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2409 = or(_T_2405, _T_2408) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2410 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2411 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2412 = and(_T_2410, _T_2411) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2413 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2414 = and(_T_2412, _T_2413) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2415 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2416 = and(_T_2414, _T_2415) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2417 = or(_T_2409, _T_2416) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2418 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2419 = and(_T_2418, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2420 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2421 = and(_T_2419, _T_2420) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2422 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2423 = and(_T_2421, _T_2422) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2424 = or(_T_2417, _T_2423) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2425 = and(_T_2404, _T_2424) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2426 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2427 = or(_T_2425, _T_2426) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2428 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2429 = and(_T_2428, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2430 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2431 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2432 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2433 = and(_T_2431, _T_2432) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2434 = or(_T_2430, _T_2433) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2435 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2436 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2437 = and(_T_2435, _T_2436) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2438 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2439 = and(_T_2437, _T_2438) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2440 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2441 = and(_T_2439, _T_2440) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2442 = or(_T_2434, _T_2441) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2443 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2444 = and(_T_2443, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2445 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2446 = and(_T_2444, _T_2445) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2447 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2448 = and(_T_2446, _T_2447) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2449 = or(_T_2442, _T_2448) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2450 = and(_T_2429, _T_2449) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2451 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2452 = or(_T_2450, _T_2451) @[el2_lsu_bus_buffer.scala 460:97]
2020-11-09 15:28:03 +08:00
node _T_2453 = cat(_T_2452, _T_2427) @[Cat.scala 29:58]
node _T_2454 = cat(_T_2453, _T_2402) @[Cat.scala 29:58]
node buf_age_in_2 = cat(_T_2454, _T_2377) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2455 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2456 = and(_T_2455, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2457 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2458 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2459 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2460 = and(_T_2458, _T_2459) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2461 = or(_T_2457, _T_2460) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2462 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2463 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2464 = and(_T_2462, _T_2463) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2465 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2466 = and(_T_2464, _T_2465) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2467 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2468 = and(_T_2466, _T_2467) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2469 = or(_T_2461, _T_2468) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2470 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2471 = and(_T_2470, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2472 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2473 = and(_T_2471, _T_2472) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2474 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2475 = and(_T_2473, _T_2474) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2476 = or(_T_2469, _T_2475) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2477 = and(_T_2456, _T_2476) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2478 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2479 = or(_T_2477, _T_2478) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2480 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2481 = and(_T_2480, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2482 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2483 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2484 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2485 = and(_T_2483, _T_2484) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2486 = or(_T_2482, _T_2485) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2487 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2488 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2489 = and(_T_2487, _T_2488) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2490 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2491 = and(_T_2489, _T_2490) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2492 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2493 = and(_T_2491, _T_2492) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2494 = or(_T_2486, _T_2493) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2495 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2496 = and(_T_2495, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2497 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2498 = and(_T_2496, _T_2497) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2499 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2500 = and(_T_2498, _T_2499) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2501 = or(_T_2494, _T_2500) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2502 = and(_T_2481, _T_2501) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2503 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2504 = or(_T_2502, _T_2503) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2505 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2506 = and(_T_2505, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2507 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2508 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2509 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2510 = and(_T_2508, _T_2509) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2511 = or(_T_2507, _T_2510) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2512 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2513 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2514 = and(_T_2512, _T_2513) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2515 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2516 = and(_T_2514, _T_2515) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2517 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2518 = and(_T_2516, _T_2517) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2519 = or(_T_2511, _T_2518) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2520 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2521 = and(_T_2520, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2522 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2523 = and(_T_2521, _T_2522) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2524 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2525 = and(_T_2523, _T_2524) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2526 = or(_T_2519, _T_2525) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2527 = and(_T_2506, _T_2526) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2528 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2529 = or(_T_2527, _T_2528) @[el2_lsu_bus_buffer.scala 460:97]
node _T_2530 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 457:83]
node _T_2531 = and(_T_2530, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 457:94]
node _T_2532 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 458:20]
node _T_2533 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 458:47]
node _T_2534 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 458:59]
node _T_2535 = and(_T_2533, _T_2534) @[el2_lsu_bus_buffer.scala 458:57]
node _T_2536 = or(_T_2532, _T_2535) @[el2_lsu_bus_buffer.scala 458:31]
node _T_2537 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 459:23]
node _T_2538 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 459:53]
node _T_2539 = and(_T_2537, _T_2538) @[el2_lsu_bus_buffer.scala 459:41]
node _T_2540 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2541 = and(_T_2539, _T_2540) @[el2_lsu_bus_buffer.scala 459:71]
node _T_2542 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 459:104]
node _T_2543 = and(_T_2541, _T_2542) @[el2_lsu_bus_buffer.scala 459:92]
node _T_2544 = or(_T_2536, _T_2543) @[el2_lsu_bus_buffer.scala 458:86]
node _T_2545 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 460:17]
node _T_2546 = and(_T_2545, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:35]
node _T_2547 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 460:64]
node _T_2548 = and(_T_2546, _T_2547) @[el2_lsu_bus_buffer.scala 460:52]
node _T_2549 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 460:85]
node _T_2550 = and(_T_2548, _T_2549) @[el2_lsu_bus_buffer.scala 460:73]
node _T_2551 = or(_T_2544, _T_2550) @[el2_lsu_bus_buffer.scala 459:114]
node _T_2552 = and(_T_2531, _T_2551) @[el2_lsu_bus_buffer.scala 457:113]
node _T_2553 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 460:109]
node _T_2554 = or(_T_2552, _T_2553) @[el2_lsu_bus_buffer.scala 460:97]
2020-11-09 15:28:03 +08:00
node _T_2555 = cat(_T_2554, _T_2529) @[Cat.scala 29:58]
node _T_2556 = cat(_T_2555, _T_2504) @[Cat.scala 29:58]
node buf_age_in_3 = cat(_T_2556, _T_2479) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
wire buf_ageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 461:22]
buf_ageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 462:12]
buf_ageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 462:12]
buf_ageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 462:12]
buf_ageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 462:12]
node _T_2557 = bits(buf_ageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2558 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2559 = and(_T_2558, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2560 = eq(_T_2559, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2561 = and(_T_2557, _T_2560) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2562 = bits(buf_ageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2563 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2564 = and(_T_2563, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2565 = eq(_T_2564, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2566 = and(_T_2562, _T_2565) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2567 = bits(buf_ageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2568 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2569 = and(_T_2568, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2570 = eq(_T_2569, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2571 = and(_T_2567, _T_2570) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2572 = bits(buf_ageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2573 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2574 = and(_T_2573, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2575 = eq(_T_2574, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2576 = and(_T_2572, _T_2575) @[el2_lsu_bus_buffer.scala 463:78]
2020-11-09 15:28:03 +08:00
node _T_2577 = cat(_T_2576, _T_2571) @[Cat.scala 29:58]
node _T_2578 = cat(_T_2577, _T_2566) @[Cat.scala 29:58]
node _T_2579 = cat(_T_2578, _T_2561) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2580 = bits(buf_ageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2581 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2582 = and(_T_2581, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2583 = eq(_T_2582, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2584 = and(_T_2580, _T_2583) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2585 = bits(buf_ageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2586 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2587 = and(_T_2586, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2588 = eq(_T_2587, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2589 = and(_T_2585, _T_2588) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2590 = bits(buf_ageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2591 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2592 = and(_T_2591, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2593 = eq(_T_2592, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2594 = and(_T_2590, _T_2593) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2595 = bits(buf_ageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2596 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2597 = and(_T_2596, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2598 = eq(_T_2597, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2599 = and(_T_2595, _T_2598) @[el2_lsu_bus_buffer.scala 463:78]
2020-11-09 15:28:03 +08:00
node _T_2600 = cat(_T_2599, _T_2594) @[Cat.scala 29:58]
node _T_2601 = cat(_T_2600, _T_2589) @[Cat.scala 29:58]
node _T_2602 = cat(_T_2601, _T_2584) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2603 = bits(buf_ageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2604 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2605 = and(_T_2604, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2606 = eq(_T_2605, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2607 = and(_T_2603, _T_2606) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2608 = bits(buf_ageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2609 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2610 = and(_T_2609, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2611 = eq(_T_2610, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2612 = and(_T_2608, _T_2611) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2613 = bits(buf_ageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2614 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2615 = and(_T_2614, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2616 = eq(_T_2615, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2617 = and(_T_2613, _T_2616) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2618 = bits(buf_ageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2619 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2620 = and(_T_2619, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2621 = eq(_T_2620, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2622 = and(_T_2618, _T_2621) @[el2_lsu_bus_buffer.scala 463:78]
2020-11-09 15:28:03 +08:00
node _T_2623 = cat(_T_2622, _T_2617) @[Cat.scala 29:58]
node _T_2624 = cat(_T_2623, _T_2612) @[Cat.scala 29:58]
node _T_2625 = cat(_T_2624, _T_2607) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2626 = bits(buf_ageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2627 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2628 = and(_T_2627, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2629 = eq(_T_2628, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2630 = and(_T_2626, _T_2629) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2631 = bits(buf_ageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2632 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2633 = and(_T_2632, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2634 = eq(_T_2633, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2635 = and(_T_2631, _T_2634) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2636 = bits(buf_ageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2637 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2638 = and(_T_2637, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2639 = eq(_T_2638, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2640 = and(_T_2636, _T_2639) @[el2_lsu_bus_buffer.scala 463:78]
node _T_2641 = bits(buf_ageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 463:74]
node _T_2642 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 463:95]
node _T_2643 = and(_T_2642, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 463:105]
node _T_2644 = eq(_T_2643, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:80]
node _T_2645 = and(_T_2641, _T_2644) @[el2_lsu_bus_buffer.scala 463:78]
2020-11-09 15:28:03 +08:00
node _T_2646 = cat(_T_2645, _T_2640) @[Cat.scala 29:58]
node _T_2647 = cat(_T_2646, _T_2635) @[Cat.scala 29:58]
node _T_2648 = cat(_T_2647, _T_2630) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_age[0] <= _T_2579 @[el2_lsu_bus_buffer.scala 463:13]
buf_age[1] <= _T_2602 @[el2_lsu_bus_buffer.scala 463:13]
buf_age[2] <= _T_2625 @[el2_lsu_bus_buffer.scala 463:13]
buf_age[3] <= _T_2648 @[el2_lsu_bus_buffer.scala 463:13]
node _T_2649 = eq(UInt<1>("h00"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2650 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2651 = eq(_T_2650, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2652 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2653 = and(_T_2651, _T_2652) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2654 = mux(_T_2649, UInt<1>("h00"), _T_2653) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2655 = eq(UInt<1>("h00"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2656 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2657 = eq(_T_2656, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2658 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2659 = and(_T_2657, _T_2658) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2660 = mux(_T_2655, UInt<1>("h00"), _T_2659) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2661 = eq(UInt<1>("h00"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2662 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2663 = eq(_T_2662, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2664 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2665 = and(_T_2663, _T_2664) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2666 = mux(_T_2661, UInt<1>("h00"), _T_2665) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2667 = eq(UInt<1>("h00"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2668 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2669 = eq(_T_2668, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2670 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2671 = and(_T_2669, _T_2670) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2672 = mux(_T_2667, UInt<1>("h00"), _T_2671) @[el2_lsu_bus_buffer.scala 464:74]
2020-11-09 15:28:03 +08:00
node _T_2673 = cat(_T_2672, _T_2666) @[Cat.scala 29:58]
node _T_2674 = cat(_T_2673, _T_2660) @[Cat.scala 29:58]
node _T_2675 = cat(_T_2674, _T_2654) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2676 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2677 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2678 = eq(_T_2677, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2679 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2680 = and(_T_2678, _T_2679) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2681 = mux(_T_2676, UInt<1>("h00"), _T_2680) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2682 = eq(UInt<1>("h01"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2683 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2684 = eq(_T_2683, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2685 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2686 = and(_T_2684, _T_2685) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2687 = mux(_T_2682, UInt<1>("h00"), _T_2686) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2688 = eq(UInt<1>("h01"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2689 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2690 = eq(_T_2689, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2691 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2692 = and(_T_2690, _T_2691) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2693 = mux(_T_2688, UInt<1>("h00"), _T_2692) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2694 = eq(UInt<1>("h01"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2695 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2696 = eq(_T_2695, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2697 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2698 = and(_T_2696, _T_2697) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2699 = mux(_T_2694, UInt<1>("h00"), _T_2698) @[el2_lsu_bus_buffer.scala 464:74]
2020-11-09 15:28:03 +08:00
node _T_2700 = cat(_T_2699, _T_2693) @[Cat.scala 29:58]
node _T_2701 = cat(_T_2700, _T_2687) @[Cat.scala 29:58]
node _T_2702 = cat(_T_2701, _T_2681) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2703 = eq(UInt<2>("h02"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2704 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2705 = eq(_T_2704, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2706 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2707 = and(_T_2705, _T_2706) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2708 = mux(_T_2703, UInt<1>("h00"), _T_2707) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2709 = eq(UInt<2>("h02"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2710 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2711 = eq(_T_2710, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2712 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2713 = and(_T_2711, _T_2712) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2714 = mux(_T_2709, UInt<1>("h00"), _T_2713) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2715 = eq(UInt<2>("h02"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2716 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2717 = eq(_T_2716, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2718 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2719 = and(_T_2717, _T_2718) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2720 = mux(_T_2715, UInt<1>("h00"), _T_2719) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2721 = eq(UInt<2>("h02"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2722 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2723 = eq(_T_2722, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2724 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2725 = and(_T_2723, _T_2724) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2726 = mux(_T_2721, UInt<1>("h00"), _T_2725) @[el2_lsu_bus_buffer.scala 464:74]
2020-11-09 15:28:03 +08:00
node _T_2727 = cat(_T_2726, _T_2720) @[Cat.scala 29:58]
node _T_2728 = cat(_T_2727, _T_2714) @[Cat.scala 29:58]
node _T_2729 = cat(_T_2728, _T_2708) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2730 = eq(UInt<2>("h03"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2731 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2732 = eq(_T_2731, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2733 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2734 = and(_T_2732, _T_2733) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2735 = mux(_T_2730, UInt<1>("h00"), _T_2734) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2736 = eq(UInt<2>("h03"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2737 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2738 = eq(_T_2737, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2739 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2740 = and(_T_2738, _T_2739) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2741 = mux(_T_2736, UInt<1>("h00"), _T_2740) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2742 = eq(UInt<2>("h03"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2743 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2744 = eq(_T_2743, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2745 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2746 = and(_T_2744, _T_2745) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2747 = mux(_T_2742, UInt<1>("h00"), _T_2746) @[el2_lsu_bus_buffer.scala 464:74]
node _T_2748 = eq(UInt<2>("h03"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 464:78]
node _T_2749 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 464:102]
node _T_2750 = eq(_T_2749, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:91]
node _T_2751 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 464:121]
node _T_2752 = and(_T_2750, _T_2751) @[el2_lsu_bus_buffer.scala 464:106]
node _T_2753 = mux(_T_2748, UInt<1>("h00"), _T_2752) @[el2_lsu_bus_buffer.scala 464:74]
2020-11-09 15:28:03 +08:00
node _T_2754 = cat(_T_2753, _T_2747) @[Cat.scala 29:58]
node _T_2755 = cat(_T_2754, _T_2741) @[Cat.scala 29:58]
node _T_2756 = cat(_T_2755, _T_2735) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_age_younger[0] <= _T_2675 @[el2_lsu_bus_buffer.scala 464:21]
buf_age_younger[1] <= _T_2702 @[el2_lsu_bus_buffer.scala 464:21]
buf_age_younger[2] <= _T_2729 @[el2_lsu_bus_buffer.scala 464:21]
buf_age_younger[3] <= _T_2756 @[el2_lsu_bus_buffer.scala 464:21]
node _T_2757 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2758 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2759 = and(_T_2757, _T_2758) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2760 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2761 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2762 = and(_T_2760, _T_2761) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2763 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2764 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2765 = and(_T_2763, _T_2764) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2766 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2767 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2768 = and(_T_2766, _T_2767) @[el2_lsu_bus_buffer.scala 465:89]
2020-11-09 15:28:03 +08:00
node _T_2769 = cat(_T_2768, _T_2765) @[Cat.scala 29:58]
node _T_2770 = cat(_T_2769, _T_2762) @[Cat.scala 29:58]
node _T_2771 = cat(_T_2770, _T_2759) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2772 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2773 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2774 = and(_T_2772, _T_2773) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2775 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2776 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2777 = and(_T_2775, _T_2776) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2778 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2779 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2780 = and(_T_2778, _T_2779) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2781 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2782 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2783 = and(_T_2781, _T_2782) @[el2_lsu_bus_buffer.scala 465:89]
2020-11-09 15:28:03 +08:00
node _T_2784 = cat(_T_2783, _T_2780) @[Cat.scala 29:58]
node _T_2785 = cat(_T_2784, _T_2777) @[Cat.scala 29:58]
node _T_2786 = cat(_T_2785, _T_2774) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2787 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2788 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2789 = and(_T_2787, _T_2788) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2790 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2791 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2792 = and(_T_2790, _T_2791) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2793 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2794 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2795 = and(_T_2793, _T_2794) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2796 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2797 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2798 = and(_T_2796, _T_2797) @[el2_lsu_bus_buffer.scala 465:89]
2020-11-09 15:28:03 +08:00
node _T_2799 = cat(_T_2798, _T_2795) @[Cat.scala 29:58]
node _T_2800 = cat(_T_2799, _T_2792) @[Cat.scala 29:58]
node _T_2801 = cat(_T_2800, _T_2789) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2802 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2803 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2804 = and(_T_2802, _T_2803) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2805 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2806 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2807 = and(_T_2805, _T_2806) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2808 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2809 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2810 = and(_T_2808, _T_2809) @[el2_lsu_bus_buffer.scala 465:89]
node _T_2811 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 465:85]
node _T_2812 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 465:104]
node _T_2813 = and(_T_2811, _T_2812) @[el2_lsu_bus_buffer.scala 465:89]
2020-11-09 15:28:03 +08:00
node _T_2814 = cat(_T_2813, _T_2810) @[Cat.scala 29:58]
node _T_2815 = cat(_T_2814, _T_2807) @[Cat.scala 29:58]
node _T_2816 = cat(_T_2815, _T_2804) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_rsp_pickage[0] <= _T_2771 @[el2_lsu_bus_buffer.scala 465:21]
buf_rsp_pickage[1] <= _T_2786 @[el2_lsu_bus_buffer.scala 465:21]
buf_rsp_pickage[2] <= _T_2801 @[el2_lsu_bus_buffer.scala 465:21]
buf_rsp_pickage[3] <= _T_2816 @[el2_lsu_bus_buffer.scala 465:21]
node _T_2817 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_2818 = and(_T_2817, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_2819 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_2820 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_2821 = or(_T_2819, _T_2820) @[el2_lsu_bus_buffer.scala 468:34]
node _T_2822 = eq(_T_2821, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_2823 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_2824 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_2825 = and(_T_2823, _T_2824) @[el2_lsu_bus_buffer.scala 469:43]
node _T_2826 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2827 = and(_T_2825, _T_2826) @[el2_lsu_bus_buffer.scala 469:73]
node _T_2828 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_2829 = and(_T_2827, _T_2828) @[el2_lsu_bus_buffer.scala 469:92]
node _T_2830 = or(_T_2822, _T_2829) @[el2_lsu_bus_buffer.scala 468:61]
node _T_2831 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_2832 = and(_T_2831, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_2833 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_2834 = and(_T_2832, _T_2833) @[el2_lsu_bus_buffer.scala 470:54]
node _T_2835 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_2836 = and(_T_2834, _T_2835) @[el2_lsu_bus_buffer.scala 470:73]
node _T_2837 = or(_T_2830, _T_2836) @[el2_lsu_bus_buffer.scala 469:112]
node _T_2838 = and(_T_2818, _T_2837) @[el2_lsu_bus_buffer.scala 467:114]
node _T_2839 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_2840 = and(_T_2839, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_2841 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_2842 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_2843 = or(_T_2841, _T_2842) @[el2_lsu_bus_buffer.scala 468:34]
node _T_2844 = eq(_T_2843, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_2845 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_2846 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_2847 = and(_T_2845, _T_2846) @[el2_lsu_bus_buffer.scala 469:43]
node _T_2848 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2849 = and(_T_2847, _T_2848) @[el2_lsu_bus_buffer.scala 469:73]
node _T_2850 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_2851 = and(_T_2849, _T_2850) @[el2_lsu_bus_buffer.scala 469:92]
node _T_2852 = or(_T_2844, _T_2851) @[el2_lsu_bus_buffer.scala 468:61]
node _T_2853 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_2854 = and(_T_2853, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_2855 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_2856 = and(_T_2854, _T_2855) @[el2_lsu_bus_buffer.scala 470:54]
node _T_2857 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_2858 = and(_T_2856, _T_2857) @[el2_lsu_bus_buffer.scala 470:73]
node _T_2859 = or(_T_2852, _T_2858) @[el2_lsu_bus_buffer.scala 469:112]
node _T_2860 = and(_T_2840, _T_2859) @[el2_lsu_bus_buffer.scala 467:114]
node _T_2861 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_2862 = and(_T_2861, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_2863 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_2864 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_2865 = or(_T_2863, _T_2864) @[el2_lsu_bus_buffer.scala 468:34]
node _T_2866 = eq(_T_2865, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_2867 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_2868 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_2869 = and(_T_2867, _T_2868) @[el2_lsu_bus_buffer.scala 469:43]
node _T_2870 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2871 = and(_T_2869, _T_2870) @[el2_lsu_bus_buffer.scala 469:73]
node _T_2872 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_2873 = and(_T_2871, _T_2872) @[el2_lsu_bus_buffer.scala 469:92]
node _T_2874 = or(_T_2866, _T_2873) @[el2_lsu_bus_buffer.scala 468:61]
node _T_2875 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_2876 = and(_T_2875, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_2877 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_2878 = and(_T_2876, _T_2877) @[el2_lsu_bus_buffer.scala 470:54]
node _T_2879 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_2880 = and(_T_2878, _T_2879) @[el2_lsu_bus_buffer.scala 470:73]
node _T_2881 = or(_T_2874, _T_2880) @[el2_lsu_bus_buffer.scala 469:112]
node _T_2882 = and(_T_2862, _T_2881) @[el2_lsu_bus_buffer.scala 467:114]
node _T_2883 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_2884 = and(_T_2883, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_2885 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_2886 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_2887 = or(_T_2885, _T_2886) @[el2_lsu_bus_buffer.scala 468:34]
node _T_2888 = eq(_T_2887, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_2889 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_2890 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_2891 = and(_T_2889, _T_2890) @[el2_lsu_bus_buffer.scala 469:43]
node _T_2892 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2893 = and(_T_2891, _T_2892) @[el2_lsu_bus_buffer.scala 469:73]
node _T_2894 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_2895 = and(_T_2893, _T_2894) @[el2_lsu_bus_buffer.scala 469:92]
node _T_2896 = or(_T_2888, _T_2895) @[el2_lsu_bus_buffer.scala 468:61]
node _T_2897 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_2898 = and(_T_2897, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_2899 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_2900 = and(_T_2898, _T_2899) @[el2_lsu_bus_buffer.scala 470:54]
node _T_2901 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_2902 = and(_T_2900, _T_2901) @[el2_lsu_bus_buffer.scala 470:73]
node _T_2903 = or(_T_2896, _T_2902) @[el2_lsu_bus_buffer.scala 469:112]
node _T_2904 = and(_T_2884, _T_2903) @[el2_lsu_bus_buffer.scala 467:114]
2020-11-09 15:28:03 +08:00
node _T_2905 = cat(_T_2904, _T_2882) @[Cat.scala 29:58]
node _T_2906 = cat(_T_2905, _T_2860) @[Cat.scala 29:58]
node _T_2907 = cat(_T_2906, _T_2838) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2908 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_2909 = and(_T_2908, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_2910 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_2911 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_2912 = or(_T_2910, _T_2911) @[el2_lsu_bus_buffer.scala 468:34]
node _T_2913 = eq(_T_2912, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_2914 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_2915 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_2916 = and(_T_2914, _T_2915) @[el2_lsu_bus_buffer.scala 469:43]
node _T_2917 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2918 = and(_T_2916, _T_2917) @[el2_lsu_bus_buffer.scala 469:73]
node _T_2919 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_2920 = and(_T_2918, _T_2919) @[el2_lsu_bus_buffer.scala 469:92]
node _T_2921 = or(_T_2913, _T_2920) @[el2_lsu_bus_buffer.scala 468:61]
node _T_2922 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_2923 = and(_T_2922, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_2924 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_2925 = and(_T_2923, _T_2924) @[el2_lsu_bus_buffer.scala 470:54]
node _T_2926 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_2927 = and(_T_2925, _T_2926) @[el2_lsu_bus_buffer.scala 470:73]
node _T_2928 = or(_T_2921, _T_2927) @[el2_lsu_bus_buffer.scala 469:112]
node _T_2929 = and(_T_2909, _T_2928) @[el2_lsu_bus_buffer.scala 467:114]
node _T_2930 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_2931 = and(_T_2930, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_2932 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_2933 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_2934 = or(_T_2932, _T_2933) @[el2_lsu_bus_buffer.scala 468:34]
node _T_2935 = eq(_T_2934, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_2936 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_2937 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_2938 = and(_T_2936, _T_2937) @[el2_lsu_bus_buffer.scala 469:43]
node _T_2939 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2940 = and(_T_2938, _T_2939) @[el2_lsu_bus_buffer.scala 469:73]
node _T_2941 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_2942 = and(_T_2940, _T_2941) @[el2_lsu_bus_buffer.scala 469:92]
node _T_2943 = or(_T_2935, _T_2942) @[el2_lsu_bus_buffer.scala 468:61]
node _T_2944 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_2945 = and(_T_2944, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_2946 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_2947 = and(_T_2945, _T_2946) @[el2_lsu_bus_buffer.scala 470:54]
node _T_2948 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_2949 = and(_T_2947, _T_2948) @[el2_lsu_bus_buffer.scala 470:73]
node _T_2950 = or(_T_2943, _T_2949) @[el2_lsu_bus_buffer.scala 469:112]
node _T_2951 = and(_T_2931, _T_2950) @[el2_lsu_bus_buffer.scala 467:114]
node _T_2952 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_2953 = and(_T_2952, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_2954 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_2955 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_2956 = or(_T_2954, _T_2955) @[el2_lsu_bus_buffer.scala 468:34]
node _T_2957 = eq(_T_2956, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_2958 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_2959 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_2960 = and(_T_2958, _T_2959) @[el2_lsu_bus_buffer.scala 469:43]
node _T_2961 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2962 = and(_T_2960, _T_2961) @[el2_lsu_bus_buffer.scala 469:73]
node _T_2963 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_2964 = and(_T_2962, _T_2963) @[el2_lsu_bus_buffer.scala 469:92]
node _T_2965 = or(_T_2957, _T_2964) @[el2_lsu_bus_buffer.scala 468:61]
node _T_2966 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_2967 = and(_T_2966, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_2968 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_2969 = and(_T_2967, _T_2968) @[el2_lsu_bus_buffer.scala 470:54]
node _T_2970 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_2971 = and(_T_2969, _T_2970) @[el2_lsu_bus_buffer.scala 470:73]
node _T_2972 = or(_T_2965, _T_2971) @[el2_lsu_bus_buffer.scala 469:112]
node _T_2973 = and(_T_2953, _T_2972) @[el2_lsu_bus_buffer.scala 467:114]
node _T_2974 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_2975 = and(_T_2974, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_2976 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_2977 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_2978 = or(_T_2976, _T_2977) @[el2_lsu_bus_buffer.scala 468:34]
node _T_2979 = eq(_T_2978, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_2980 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_2981 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_2982 = and(_T_2980, _T_2981) @[el2_lsu_bus_buffer.scala 469:43]
node _T_2983 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2984 = and(_T_2982, _T_2983) @[el2_lsu_bus_buffer.scala 469:73]
node _T_2985 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_2986 = and(_T_2984, _T_2985) @[el2_lsu_bus_buffer.scala 469:92]
node _T_2987 = or(_T_2979, _T_2986) @[el2_lsu_bus_buffer.scala 468:61]
node _T_2988 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_2989 = and(_T_2988, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_2990 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_2991 = and(_T_2989, _T_2990) @[el2_lsu_bus_buffer.scala 470:54]
node _T_2992 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_2993 = and(_T_2991, _T_2992) @[el2_lsu_bus_buffer.scala 470:73]
node _T_2994 = or(_T_2987, _T_2993) @[el2_lsu_bus_buffer.scala 469:112]
node _T_2995 = and(_T_2975, _T_2994) @[el2_lsu_bus_buffer.scala 467:114]
2020-11-09 15:28:03 +08:00
node _T_2996 = cat(_T_2995, _T_2973) @[Cat.scala 29:58]
node _T_2997 = cat(_T_2996, _T_2951) @[Cat.scala 29:58]
node _T_2998 = cat(_T_2997, _T_2929) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_2999 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_3000 = and(_T_2999, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_3001 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_3002 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_3003 = or(_T_3001, _T_3002) @[el2_lsu_bus_buffer.scala 468:34]
node _T_3004 = eq(_T_3003, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_3005 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_3006 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_3007 = and(_T_3005, _T_3006) @[el2_lsu_bus_buffer.scala 469:43]
node _T_3008 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3009 = and(_T_3007, _T_3008) @[el2_lsu_bus_buffer.scala 469:73]
node _T_3010 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_3011 = and(_T_3009, _T_3010) @[el2_lsu_bus_buffer.scala 469:92]
node _T_3012 = or(_T_3004, _T_3011) @[el2_lsu_bus_buffer.scala 468:61]
node _T_3013 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_3014 = and(_T_3013, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_3015 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_3016 = and(_T_3014, _T_3015) @[el2_lsu_bus_buffer.scala 470:54]
node _T_3017 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_3018 = and(_T_3016, _T_3017) @[el2_lsu_bus_buffer.scala 470:73]
node _T_3019 = or(_T_3012, _T_3018) @[el2_lsu_bus_buffer.scala 469:112]
node _T_3020 = and(_T_3000, _T_3019) @[el2_lsu_bus_buffer.scala 467:114]
node _T_3021 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_3022 = and(_T_3021, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_3023 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_3024 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_3025 = or(_T_3023, _T_3024) @[el2_lsu_bus_buffer.scala 468:34]
node _T_3026 = eq(_T_3025, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_3027 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_3028 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_3029 = and(_T_3027, _T_3028) @[el2_lsu_bus_buffer.scala 469:43]
node _T_3030 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3031 = and(_T_3029, _T_3030) @[el2_lsu_bus_buffer.scala 469:73]
node _T_3032 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_3033 = and(_T_3031, _T_3032) @[el2_lsu_bus_buffer.scala 469:92]
node _T_3034 = or(_T_3026, _T_3033) @[el2_lsu_bus_buffer.scala 468:61]
node _T_3035 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_3036 = and(_T_3035, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_3037 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_3038 = and(_T_3036, _T_3037) @[el2_lsu_bus_buffer.scala 470:54]
node _T_3039 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_3040 = and(_T_3038, _T_3039) @[el2_lsu_bus_buffer.scala 470:73]
node _T_3041 = or(_T_3034, _T_3040) @[el2_lsu_bus_buffer.scala 469:112]
node _T_3042 = and(_T_3022, _T_3041) @[el2_lsu_bus_buffer.scala 467:114]
node _T_3043 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_3044 = and(_T_3043, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_3045 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_3046 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_3047 = or(_T_3045, _T_3046) @[el2_lsu_bus_buffer.scala 468:34]
node _T_3048 = eq(_T_3047, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_3049 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_3050 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_3051 = and(_T_3049, _T_3050) @[el2_lsu_bus_buffer.scala 469:43]
node _T_3052 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3053 = and(_T_3051, _T_3052) @[el2_lsu_bus_buffer.scala 469:73]
node _T_3054 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_3055 = and(_T_3053, _T_3054) @[el2_lsu_bus_buffer.scala 469:92]
node _T_3056 = or(_T_3048, _T_3055) @[el2_lsu_bus_buffer.scala 468:61]
node _T_3057 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_3058 = and(_T_3057, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_3059 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_3060 = and(_T_3058, _T_3059) @[el2_lsu_bus_buffer.scala 470:54]
node _T_3061 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_3062 = and(_T_3060, _T_3061) @[el2_lsu_bus_buffer.scala 470:73]
node _T_3063 = or(_T_3056, _T_3062) @[el2_lsu_bus_buffer.scala 469:112]
node _T_3064 = and(_T_3044, _T_3063) @[el2_lsu_bus_buffer.scala 467:114]
node _T_3065 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_3066 = and(_T_3065, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_3067 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_3068 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_3069 = or(_T_3067, _T_3068) @[el2_lsu_bus_buffer.scala 468:34]
node _T_3070 = eq(_T_3069, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_3071 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_3072 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_3073 = and(_T_3071, _T_3072) @[el2_lsu_bus_buffer.scala 469:43]
node _T_3074 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3075 = and(_T_3073, _T_3074) @[el2_lsu_bus_buffer.scala 469:73]
node _T_3076 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_3077 = and(_T_3075, _T_3076) @[el2_lsu_bus_buffer.scala 469:92]
node _T_3078 = or(_T_3070, _T_3077) @[el2_lsu_bus_buffer.scala 468:61]
node _T_3079 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_3080 = and(_T_3079, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_3081 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_3082 = and(_T_3080, _T_3081) @[el2_lsu_bus_buffer.scala 470:54]
node _T_3083 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_3084 = and(_T_3082, _T_3083) @[el2_lsu_bus_buffer.scala 470:73]
node _T_3085 = or(_T_3078, _T_3084) @[el2_lsu_bus_buffer.scala 469:112]
node _T_3086 = and(_T_3066, _T_3085) @[el2_lsu_bus_buffer.scala 467:114]
2020-11-09 15:28:03 +08:00
node _T_3087 = cat(_T_3086, _T_3064) @[Cat.scala 29:58]
node _T_3088 = cat(_T_3087, _T_3042) @[Cat.scala 29:58]
node _T_3089 = cat(_T_3088, _T_3020) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3090 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_3091 = and(_T_3090, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_3092 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_3093 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_3094 = or(_T_3092, _T_3093) @[el2_lsu_bus_buffer.scala 468:34]
node _T_3095 = eq(_T_3094, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_3096 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_3097 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_3098 = and(_T_3096, _T_3097) @[el2_lsu_bus_buffer.scala 469:43]
node _T_3099 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3100 = and(_T_3098, _T_3099) @[el2_lsu_bus_buffer.scala 469:73]
node _T_3101 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_3102 = and(_T_3100, _T_3101) @[el2_lsu_bus_buffer.scala 469:92]
node _T_3103 = or(_T_3095, _T_3102) @[el2_lsu_bus_buffer.scala 468:61]
node _T_3104 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_3105 = and(_T_3104, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_3106 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_3107 = and(_T_3105, _T_3106) @[el2_lsu_bus_buffer.scala 470:54]
node _T_3108 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_3109 = and(_T_3107, _T_3108) @[el2_lsu_bus_buffer.scala 470:73]
node _T_3110 = or(_T_3103, _T_3109) @[el2_lsu_bus_buffer.scala 469:112]
node _T_3111 = and(_T_3091, _T_3110) @[el2_lsu_bus_buffer.scala 467:114]
node _T_3112 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_3113 = and(_T_3112, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_3114 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_3115 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_3116 = or(_T_3114, _T_3115) @[el2_lsu_bus_buffer.scala 468:34]
node _T_3117 = eq(_T_3116, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_3118 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_3119 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_3120 = and(_T_3118, _T_3119) @[el2_lsu_bus_buffer.scala 469:43]
node _T_3121 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3122 = and(_T_3120, _T_3121) @[el2_lsu_bus_buffer.scala 469:73]
node _T_3123 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_3124 = and(_T_3122, _T_3123) @[el2_lsu_bus_buffer.scala 469:92]
node _T_3125 = or(_T_3117, _T_3124) @[el2_lsu_bus_buffer.scala 468:61]
node _T_3126 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_3127 = and(_T_3126, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_3128 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_3129 = and(_T_3127, _T_3128) @[el2_lsu_bus_buffer.scala 470:54]
node _T_3130 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_3131 = and(_T_3129, _T_3130) @[el2_lsu_bus_buffer.scala 470:73]
node _T_3132 = or(_T_3125, _T_3131) @[el2_lsu_bus_buffer.scala 469:112]
node _T_3133 = and(_T_3113, _T_3132) @[el2_lsu_bus_buffer.scala 467:114]
node _T_3134 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_3135 = and(_T_3134, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_3136 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_3137 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_3138 = or(_T_3136, _T_3137) @[el2_lsu_bus_buffer.scala 468:34]
node _T_3139 = eq(_T_3138, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_3140 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_3141 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_3142 = and(_T_3140, _T_3141) @[el2_lsu_bus_buffer.scala 469:43]
node _T_3143 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3144 = and(_T_3142, _T_3143) @[el2_lsu_bus_buffer.scala 469:73]
node _T_3145 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_3146 = and(_T_3144, _T_3145) @[el2_lsu_bus_buffer.scala 469:92]
node _T_3147 = or(_T_3139, _T_3146) @[el2_lsu_bus_buffer.scala 468:61]
node _T_3148 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_3149 = and(_T_3148, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_3150 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_3151 = and(_T_3149, _T_3150) @[el2_lsu_bus_buffer.scala 470:54]
node _T_3152 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_3153 = and(_T_3151, _T_3152) @[el2_lsu_bus_buffer.scala 470:73]
node _T_3154 = or(_T_3147, _T_3153) @[el2_lsu_bus_buffer.scala 469:112]
node _T_3155 = and(_T_3135, _T_3154) @[el2_lsu_bus_buffer.scala 467:114]
node _T_3156 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:84]
node _T_3157 = and(_T_3156, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 467:95]
node _T_3158 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 468:23]
node _T_3159 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 468:49]
node _T_3160 = or(_T_3158, _T_3159) @[el2_lsu_bus_buffer.scala 468:34]
node _T_3161 = eq(_T_3160, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 468:8]
node _T_3162 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 469:25]
node _T_3163 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 469:55]
node _T_3164 = and(_T_3162, _T_3163) @[el2_lsu_bus_buffer.scala 469:43]
node _T_3165 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3166 = and(_T_3164, _T_3165) @[el2_lsu_bus_buffer.scala 469:73]
node _T_3167 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 469:103]
node _T_3168 = and(_T_3166, _T_3167) @[el2_lsu_bus_buffer.scala 469:92]
node _T_3169 = or(_T_3161, _T_3168) @[el2_lsu_bus_buffer.scala 468:61]
node _T_3170 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 470:19]
node _T_3171 = and(_T_3170, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 470:37]
node _T_3172 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 470:65]
node _T_3173 = and(_T_3171, _T_3172) @[el2_lsu_bus_buffer.scala 470:54]
node _T_3174 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 470:84]
node _T_3175 = and(_T_3173, _T_3174) @[el2_lsu_bus_buffer.scala 470:73]
node _T_3176 = or(_T_3169, _T_3175) @[el2_lsu_bus_buffer.scala 469:112]
node _T_3177 = and(_T_3157, _T_3176) @[el2_lsu_bus_buffer.scala 467:114]
2020-11-09 15:28:03 +08:00
node _T_3178 = cat(_T_3177, _T_3155) @[Cat.scala 29:58]
node _T_3179 = cat(_T_3178, _T_3133) @[Cat.scala 29:58]
node _T_3180 = cat(_T_3179, _T_3111) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_rspage_set[0] <= _T_2907 @[el2_lsu_bus_buffer.scala 467:20]
buf_rspage_set[1] <= _T_2998 @[el2_lsu_bus_buffer.scala 467:20]
buf_rspage_set[2] <= _T_3089 @[el2_lsu_bus_buffer.scala 467:20]
buf_rspage_set[3] <= _T_3180 @[el2_lsu_bus_buffer.scala 467:20]
node _T_3181 = bits(buf_rspage_set[0], 0, 0) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3182 = bits(buf_rspage[0], 0, 0) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3183 = or(_T_3181, _T_3182) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3184 = bits(buf_rspage_set[0], 1, 1) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3185 = bits(buf_rspage[0], 1, 1) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3186 = or(_T_3184, _T_3185) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3187 = bits(buf_rspage_set[0], 2, 2) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3188 = bits(buf_rspage[0], 2, 2) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3189 = or(_T_3187, _T_3188) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3190 = bits(buf_rspage_set[0], 3, 3) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3191 = bits(buf_rspage[0], 3, 3) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3192 = or(_T_3190, _T_3191) @[el2_lsu_bus_buffer.scala 471:90]
2020-11-09 15:28:03 +08:00
node _T_3193 = cat(_T_3192, _T_3189) @[Cat.scala 29:58]
node _T_3194 = cat(_T_3193, _T_3186) @[Cat.scala 29:58]
node _T_3195 = cat(_T_3194, _T_3183) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3196 = bits(buf_rspage_set[1], 0, 0) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3197 = bits(buf_rspage[1], 0, 0) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3198 = or(_T_3196, _T_3197) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3199 = bits(buf_rspage_set[1], 1, 1) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3200 = bits(buf_rspage[1], 1, 1) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3201 = or(_T_3199, _T_3200) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3202 = bits(buf_rspage_set[1], 2, 2) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3203 = bits(buf_rspage[1], 2, 2) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3204 = or(_T_3202, _T_3203) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3205 = bits(buf_rspage_set[1], 3, 3) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3206 = bits(buf_rspage[1], 3, 3) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3207 = or(_T_3205, _T_3206) @[el2_lsu_bus_buffer.scala 471:90]
2020-11-09 15:28:03 +08:00
node _T_3208 = cat(_T_3207, _T_3204) @[Cat.scala 29:58]
node _T_3209 = cat(_T_3208, _T_3201) @[Cat.scala 29:58]
node _T_3210 = cat(_T_3209, _T_3198) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3211 = bits(buf_rspage_set[2], 0, 0) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3212 = bits(buf_rspage[2], 0, 0) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3213 = or(_T_3211, _T_3212) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3214 = bits(buf_rspage_set[2], 1, 1) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3215 = bits(buf_rspage[2], 1, 1) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3216 = or(_T_3214, _T_3215) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3217 = bits(buf_rspage_set[2], 2, 2) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3218 = bits(buf_rspage[2], 2, 2) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3219 = or(_T_3217, _T_3218) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3220 = bits(buf_rspage_set[2], 3, 3) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3221 = bits(buf_rspage[2], 3, 3) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3222 = or(_T_3220, _T_3221) @[el2_lsu_bus_buffer.scala 471:90]
2020-11-09 15:28:03 +08:00
node _T_3223 = cat(_T_3222, _T_3219) @[Cat.scala 29:58]
node _T_3224 = cat(_T_3223, _T_3216) @[Cat.scala 29:58]
node _T_3225 = cat(_T_3224, _T_3213) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3226 = bits(buf_rspage_set[3], 0, 0) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3227 = bits(buf_rspage[3], 0, 0) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3228 = or(_T_3226, _T_3227) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3229 = bits(buf_rspage_set[3], 1, 1) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3230 = bits(buf_rspage[3], 1, 1) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3231 = or(_T_3229, _T_3230) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3232 = bits(buf_rspage_set[3], 2, 2) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3233 = bits(buf_rspage[3], 2, 2) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3234 = or(_T_3232, _T_3233) @[el2_lsu_bus_buffer.scala 471:90]
node _T_3235 = bits(buf_rspage_set[3], 3, 3) @[el2_lsu_bus_buffer.scala 471:86]
node _T_3236 = bits(buf_rspage[3], 3, 3) @[el2_lsu_bus_buffer.scala 471:105]
node _T_3237 = or(_T_3235, _T_3236) @[el2_lsu_bus_buffer.scala 471:90]
2020-11-09 15:28:03 +08:00
node _T_3238 = cat(_T_3237, _T_3234) @[Cat.scala 29:58]
node _T_3239 = cat(_T_3238, _T_3231) @[Cat.scala 29:58]
node _T_3240 = cat(_T_3239, _T_3228) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_rspage_in[0] <= _T_3195 @[el2_lsu_bus_buffer.scala 471:19]
buf_rspage_in[1] <= _T_3210 @[el2_lsu_bus_buffer.scala 471:19]
buf_rspage_in[2] <= _T_3225 @[el2_lsu_bus_buffer.scala 471:19]
buf_rspage_in[3] <= _T_3240 @[el2_lsu_bus_buffer.scala 471:19]
node _T_3241 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3242 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3243 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3244 = or(_T_3242, _T_3243) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3245 = eq(_T_3244, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3246 = and(_T_3241, _T_3245) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3247 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3248 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3249 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3250 = or(_T_3248, _T_3249) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3251 = eq(_T_3250, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3252 = and(_T_3247, _T_3251) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3253 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3254 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3255 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3256 = or(_T_3254, _T_3255) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3257 = eq(_T_3256, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3258 = and(_T_3253, _T_3257) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3259 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3260 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3261 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3262 = or(_T_3260, _T_3261) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3263 = eq(_T_3262, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3264 = and(_T_3259, _T_3263) @[el2_lsu_bus_buffer.scala 472:84]
2020-11-09 15:28:03 +08:00
node _T_3265 = cat(_T_3264, _T_3258) @[Cat.scala 29:58]
node _T_3266 = cat(_T_3265, _T_3252) @[Cat.scala 29:58]
node _T_3267 = cat(_T_3266, _T_3246) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3268 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3269 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3270 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3271 = or(_T_3269, _T_3270) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3272 = eq(_T_3271, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3273 = and(_T_3268, _T_3272) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3274 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3275 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3276 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3277 = or(_T_3275, _T_3276) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3278 = eq(_T_3277, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3279 = and(_T_3274, _T_3278) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3280 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3281 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3282 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3283 = or(_T_3281, _T_3282) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3284 = eq(_T_3283, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3285 = and(_T_3280, _T_3284) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3286 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3287 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3288 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3289 = or(_T_3287, _T_3288) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3290 = eq(_T_3289, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3291 = and(_T_3286, _T_3290) @[el2_lsu_bus_buffer.scala 472:84]
2020-11-09 15:28:03 +08:00
node _T_3292 = cat(_T_3291, _T_3285) @[Cat.scala 29:58]
node _T_3293 = cat(_T_3292, _T_3279) @[Cat.scala 29:58]
node _T_3294 = cat(_T_3293, _T_3273) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3295 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3296 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3297 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3298 = or(_T_3296, _T_3297) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3299 = eq(_T_3298, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3300 = and(_T_3295, _T_3299) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3301 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3302 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3303 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3304 = or(_T_3302, _T_3303) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3305 = eq(_T_3304, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3306 = and(_T_3301, _T_3305) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3307 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3308 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3309 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3310 = or(_T_3308, _T_3309) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3311 = eq(_T_3310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3312 = and(_T_3307, _T_3311) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3313 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3314 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3315 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3316 = or(_T_3314, _T_3315) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3317 = eq(_T_3316, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3318 = and(_T_3313, _T_3317) @[el2_lsu_bus_buffer.scala 472:84]
2020-11-09 15:28:03 +08:00
node _T_3319 = cat(_T_3318, _T_3312) @[Cat.scala 29:58]
node _T_3320 = cat(_T_3319, _T_3306) @[Cat.scala 29:58]
node _T_3321 = cat(_T_3320, _T_3300) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3322 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3323 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3324 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3325 = or(_T_3323, _T_3324) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3326 = eq(_T_3325, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3327 = and(_T_3322, _T_3326) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3328 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3329 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3330 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3331 = or(_T_3329, _T_3330) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3332 = eq(_T_3331, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3333 = and(_T_3328, _T_3332) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3334 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3335 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3336 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3337 = or(_T_3335, _T_3336) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3338 = eq(_T_3337, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3339 = and(_T_3334, _T_3338) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3340 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 472:80]
node _T_3341 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 472:101]
node _T_3342 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 472:127]
node _T_3343 = or(_T_3341, _T_3342) @[el2_lsu_bus_buffer.scala 472:112]
node _T_3344 = eq(_T_3343, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:86]
node _T_3345 = and(_T_3340, _T_3344) @[el2_lsu_bus_buffer.scala 472:84]
2020-11-09 15:28:03 +08:00
node _T_3346 = cat(_T_3345, _T_3339) @[Cat.scala 29:58]
node _T_3347 = cat(_T_3346, _T_3333) @[Cat.scala 29:58]
node _T_3348 = cat(_T_3347, _T_3327) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_rspage[0] <= _T_3267 @[el2_lsu_bus_buffer.scala 472:16]
buf_rspage[1] <= _T_3294 @[el2_lsu_bus_buffer.scala 472:16]
buf_rspage[2] <= _T_3321 @[el2_lsu_bus_buffer.scala 472:16]
buf_rspage[3] <= _T_3348 @[el2_lsu_bus_buffer.scala 472:16]
node _T_3349 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 477:77]
node _T_3350 = and(ibuf_drain_vld, _T_3349) @[el2_lsu_bus_buffer.scala 477:65]
node _T_3351 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 477:77]
node _T_3352 = and(ibuf_drain_vld, _T_3351) @[el2_lsu_bus_buffer.scala 477:65]
node _T_3353 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 477:77]
node _T_3354 = and(ibuf_drain_vld, _T_3353) @[el2_lsu_bus_buffer.scala 477:65]
node _T_3355 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 477:77]
node _T_3356 = and(ibuf_drain_vld, _T_3355) @[el2_lsu_bus_buffer.scala 477:65]
2020-11-09 15:28:03 +08:00
node _T_3357 = cat(_T_3356, _T_3354) @[Cat.scala 29:58]
node _T_3358 = cat(_T_3357, _T_3352) @[Cat.scala 29:58]
node _T_3359 = cat(_T_3358, _T_3350) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
ibuf_drainvec_vld <= _T_3359 @[el2_lsu_bus_buffer.scala 477:23]
node _T_3360 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 478:66]
node _T_3361 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 478:86]
node _T_3362 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 479:20]
node _T_3363 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:48]
node _T_3364 = and(_T_3362, _T_3363) @[el2_lsu_bus_buffer.scala 479:37]
node _T_3365 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 479:73]
node _T_3366 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 479:96]
node _T_3367 = mux(_T_3364, _T_3365, _T_3366) @[el2_lsu_bus_buffer.scala 479:10]
node _T_3368 = mux(_T_3360, _T_3361, _T_3367) @[el2_lsu_bus_buffer.scala 478:48]
node _T_3369 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 478:66]
node _T_3370 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 478:86]
node _T_3371 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 479:20]
node _T_3372 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 479:48]
node _T_3373 = and(_T_3371, _T_3372) @[el2_lsu_bus_buffer.scala 479:37]
node _T_3374 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 479:73]
node _T_3375 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 479:96]
node _T_3376 = mux(_T_3373, _T_3374, _T_3375) @[el2_lsu_bus_buffer.scala 479:10]
node _T_3377 = mux(_T_3369, _T_3370, _T_3376) @[el2_lsu_bus_buffer.scala 478:48]
node _T_3378 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 478:66]
node _T_3379 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 478:86]
node _T_3380 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 479:20]
node _T_3381 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 479:48]
node _T_3382 = and(_T_3380, _T_3381) @[el2_lsu_bus_buffer.scala 479:37]
node _T_3383 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 479:73]
node _T_3384 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 479:96]
node _T_3385 = mux(_T_3382, _T_3383, _T_3384) @[el2_lsu_bus_buffer.scala 479:10]
node _T_3386 = mux(_T_3378, _T_3379, _T_3385) @[el2_lsu_bus_buffer.scala 478:48]
node _T_3387 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 478:66]
node _T_3388 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 478:86]
node _T_3389 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 479:20]
node _T_3390 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 479:48]
node _T_3391 = and(_T_3389, _T_3390) @[el2_lsu_bus_buffer.scala 479:37]
node _T_3392 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 479:73]
node _T_3393 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 479:96]
node _T_3394 = mux(_T_3391, _T_3392, _T_3393) @[el2_lsu_bus_buffer.scala 479:10]
node _T_3395 = mux(_T_3387, _T_3388, _T_3394) @[el2_lsu_bus_buffer.scala 478:48]
buf_byteen_in[0] <= _T_3368 @[el2_lsu_bus_buffer.scala 478:19]
buf_byteen_in[1] <= _T_3377 @[el2_lsu_bus_buffer.scala 478:19]
buf_byteen_in[2] <= _T_3386 @[el2_lsu_bus_buffer.scala 478:19]
buf_byteen_in[3] <= _T_3395 @[el2_lsu_bus_buffer.scala 478:19]
node _T_3396 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 480:64]
node _T_3397 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 480:93]
node _T_3398 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 480:121]
node _T_3399 = and(_T_3397, _T_3398) @[el2_lsu_bus_buffer.scala 480:110]
node _T_3400 = mux(_T_3399, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 480:83]
node _T_3401 = mux(_T_3396, ibuf_addr, _T_3400) @[el2_lsu_bus_buffer.scala 480:46]
node _T_3402 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 480:64]
node _T_3403 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 480:93]
node _T_3404 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 480:121]
node _T_3405 = and(_T_3403, _T_3404) @[el2_lsu_bus_buffer.scala 480:110]
node _T_3406 = mux(_T_3405, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 480:83]
node _T_3407 = mux(_T_3402, ibuf_addr, _T_3406) @[el2_lsu_bus_buffer.scala 480:46]
node _T_3408 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 480:64]
node _T_3409 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 480:93]
node _T_3410 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 480:121]
node _T_3411 = and(_T_3409, _T_3410) @[el2_lsu_bus_buffer.scala 480:110]
node _T_3412 = mux(_T_3411, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 480:83]
node _T_3413 = mux(_T_3408, ibuf_addr, _T_3412) @[el2_lsu_bus_buffer.scala 480:46]
node _T_3414 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 480:64]
node _T_3415 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 480:93]
node _T_3416 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 480:121]
node _T_3417 = and(_T_3415, _T_3416) @[el2_lsu_bus_buffer.scala 480:110]
node _T_3418 = mux(_T_3417, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 480:83]
node _T_3419 = mux(_T_3414, ibuf_addr, _T_3418) @[el2_lsu_bus_buffer.scala 480:46]
buf_addr_in[0] <= _T_3401 @[el2_lsu_bus_buffer.scala 480:17]
buf_addr_in[1] <= _T_3407 @[el2_lsu_bus_buffer.scala 480:17]
buf_addr_in[2] <= _T_3413 @[el2_lsu_bus_buffer.scala 480:17]
buf_addr_in[3] <= _T_3419 @[el2_lsu_bus_buffer.scala 480:17]
node _T_3420 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 481:65]
node _T_3421 = mux(_T_3420, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 481:47]
node _T_3422 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 481:65]
node _T_3423 = mux(_T_3422, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 481:47]
node _T_3424 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 481:65]
node _T_3425 = mux(_T_3424, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 481:47]
node _T_3426 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 481:65]
node _T_3427 = mux(_T_3426, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 481:47]
2020-11-09 15:28:03 +08:00
node _T_3428 = cat(_T_3427, _T_3425) @[Cat.scala 29:58]
node _T_3429 = cat(_T_3428, _T_3423) @[Cat.scala 29:58]
node _T_3430 = cat(_T_3429, _T_3421) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_dual_in <= _T_3430 @[el2_lsu_bus_buffer.scala 481:17]
node _T_3431 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 482:67]
node _T_3432 = mux(_T_3431, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 482:49]
node _T_3433 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 482:67]
node _T_3434 = mux(_T_3433, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 482:49]
node _T_3435 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 482:67]
node _T_3436 = mux(_T_3435, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 482:49]
node _T_3437 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 482:67]
node _T_3438 = mux(_T_3437, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 482:49]
2020-11-09 15:28:03 +08:00
node _T_3439 = cat(_T_3438, _T_3436) @[Cat.scala 29:58]
node _T_3440 = cat(_T_3439, _T_3434) @[Cat.scala 29:58]
node _T_3441 = cat(_T_3440, _T_3432) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_samedw_in <= _T_3441 @[el2_lsu_bus_buffer.scala 482:19]
node _T_3442 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 483:68]
node _T_3443 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 483:86]
node _T_3444 = mux(_T_3442, _T_3443, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 483:50]
node _T_3445 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 483:68]
node _T_3446 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 483:86]
node _T_3447 = mux(_T_3445, _T_3446, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 483:50]
node _T_3448 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 483:68]
node _T_3449 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 483:86]
node _T_3450 = mux(_T_3448, _T_3449, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 483:50]
node _T_3451 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 483:68]
node _T_3452 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 483:86]
node _T_3453 = mux(_T_3451, _T_3452, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 483:50]
2020-11-09 15:28:03 +08:00
node _T_3454 = cat(_T_3453, _T_3450) @[Cat.scala 29:58]
node _T_3455 = cat(_T_3454, _T_3447) @[Cat.scala 29:58]
node _T_3456 = cat(_T_3455, _T_3444) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_nomerge_in <= _T_3456 @[el2_lsu_bus_buffer.scala 483:20]
node _T_3457 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 484:67]
node _T_3458 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 484:92]
node _T_3459 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 484:120]
node _T_3460 = and(_T_3458, _T_3459) @[el2_lsu_bus_buffer.scala 484:109]
node _T_3461 = mux(_T_3457, ibuf_dual, _T_3460) @[el2_lsu_bus_buffer.scala 484:49]
node _T_3462 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 484:67]
node _T_3463 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 484:92]
node _T_3464 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 484:120]
node _T_3465 = and(_T_3463, _T_3464) @[el2_lsu_bus_buffer.scala 484:109]
node _T_3466 = mux(_T_3462, ibuf_dual, _T_3465) @[el2_lsu_bus_buffer.scala 484:49]
node _T_3467 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 484:67]
node _T_3468 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 484:92]
node _T_3469 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 484:120]
node _T_3470 = and(_T_3468, _T_3469) @[el2_lsu_bus_buffer.scala 484:109]
node _T_3471 = mux(_T_3467, ibuf_dual, _T_3470) @[el2_lsu_bus_buffer.scala 484:49]
node _T_3472 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 484:67]
node _T_3473 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 484:92]
node _T_3474 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 484:120]
node _T_3475 = and(_T_3473, _T_3474) @[el2_lsu_bus_buffer.scala 484:109]
node _T_3476 = mux(_T_3472, ibuf_dual, _T_3475) @[el2_lsu_bus_buffer.scala 484:49]
2020-11-09 15:28:03 +08:00
node _T_3477 = cat(_T_3476, _T_3471) @[Cat.scala 29:58]
node _T_3478 = cat(_T_3477, _T_3466) @[Cat.scala 29:58]
node _T_3479 = cat(_T_3478, _T_3461) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_dualhi_in <= _T_3479 @[el2_lsu_bus_buffer.scala 484:19]
node _T_3480 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 485:67]
node _T_3481 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 485:99]
node _T_3482 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 485:127]
node _T_3483 = and(_T_3481, _T_3482) @[el2_lsu_bus_buffer.scala 485:116]
node _T_3484 = mux(_T_3483, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 485:89]
node _T_3485 = mux(_T_3480, ibuf_dualtag, _T_3484) @[el2_lsu_bus_buffer.scala 485:49]
node _T_3486 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 485:67]
node _T_3487 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 485:99]
node _T_3488 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 485:127]
node _T_3489 = and(_T_3487, _T_3488) @[el2_lsu_bus_buffer.scala 485:116]
node _T_3490 = mux(_T_3489, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 485:89]
node _T_3491 = mux(_T_3486, ibuf_dualtag, _T_3490) @[el2_lsu_bus_buffer.scala 485:49]
node _T_3492 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 485:67]
node _T_3493 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 485:99]
node _T_3494 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 485:127]
node _T_3495 = and(_T_3493, _T_3494) @[el2_lsu_bus_buffer.scala 485:116]
node _T_3496 = mux(_T_3495, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 485:89]
node _T_3497 = mux(_T_3492, ibuf_dualtag, _T_3496) @[el2_lsu_bus_buffer.scala 485:49]
node _T_3498 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 485:67]
node _T_3499 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 485:99]
node _T_3500 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 485:127]
node _T_3501 = and(_T_3499, _T_3500) @[el2_lsu_bus_buffer.scala 485:116]
node _T_3502 = mux(_T_3501, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 485:89]
node _T_3503 = mux(_T_3498, ibuf_dualtag, _T_3502) @[el2_lsu_bus_buffer.scala 485:49]
buf_dualtag_in[0] <= _T_3485 @[el2_lsu_bus_buffer.scala 485:20]
buf_dualtag_in[1] <= _T_3491 @[el2_lsu_bus_buffer.scala 485:20]
buf_dualtag_in[2] <= _T_3497 @[el2_lsu_bus_buffer.scala 485:20]
buf_dualtag_in[3] <= _T_3503 @[el2_lsu_bus_buffer.scala 485:20]
node _T_3504 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 486:71]
node _T_3505 = mux(_T_3504, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 486:53]
node _T_3506 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 486:71]
node _T_3507 = mux(_T_3506, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 486:53]
node _T_3508 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 486:71]
node _T_3509 = mux(_T_3508, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 486:53]
node _T_3510 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 486:71]
node _T_3511 = mux(_T_3510, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 486:53]
2020-11-09 15:28:03 +08:00
node _T_3512 = cat(_T_3511, _T_3509) @[Cat.scala 29:58]
node _T_3513 = cat(_T_3512, _T_3507) @[Cat.scala 29:58]
node _T_3514 = cat(_T_3513, _T_3505) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_sideeffect_in <= _T_3514 @[el2_lsu_bus_buffer.scala 486:23]
node _T_3515 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 487:67]
node _T_3516 = mux(_T_3515, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 487:49]
node _T_3517 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 487:67]
node _T_3518 = mux(_T_3517, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 487:49]
node _T_3519 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 487:67]
node _T_3520 = mux(_T_3519, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 487:49]
node _T_3521 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 487:67]
node _T_3522 = mux(_T_3521, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 487:49]
2020-11-09 15:28:03 +08:00
node _T_3523 = cat(_T_3522, _T_3520) @[Cat.scala 29:58]
node _T_3524 = cat(_T_3523, _T_3518) @[Cat.scala 29:58]
node _T_3525 = cat(_T_3524, _T_3516) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_unsign_in <= _T_3525 @[el2_lsu_bus_buffer.scala 487:19]
node _T_3526 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 488:62]
2020-11-09 15:28:03 +08:00
node _T_3527 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3528 = mux(_T_3526, ibuf_sz, _T_3527) @[el2_lsu_bus_buffer.scala 488:44]
node _T_3529 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 488:62]
2020-11-09 15:10:16 +08:00
node _T_3530 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3531 = mux(_T_3529, ibuf_sz, _T_3530) @[el2_lsu_bus_buffer.scala 488:44]
node _T_3532 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 488:62]
2020-11-09 15:10:16 +08:00
node _T_3533 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3534 = mux(_T_3532, ibuf_sz, _T_3533) @[el2_lsu_bus_buffer.scala 488:44]
node _T_3535 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 488:62]
2020-11-09 15:10:16 +08:00
node _T_3536 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_3537 = mux(_T_3535, ibuf_sz, _T_3536) @[el2_lsu_bus_buffer.scala 488:44]
buf_sz_in[0] <= _T_3528 @[el2_lsu_bus_buffer.scala 488:15]
buf_sz_in[1] <= _T_3531 @[el2_lsu_bus_buffer.scala 488:15]
buf_sz_in[2] <= _T_3534 @[el2_lsu_bus_buffer.scala 488:15]
buf_sz_in[3] <= _T_3537 @[el2_lsu_bus_buffer.scala 488:15]
node _T_3538 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 489:66]
node _T_3539 = mux(_T_3538, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 489:48]
node _T_3540 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 489:66]
node _T_3541 = mux(_T_3540, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 489:48]
node _T_3542 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 489:66]
node _T_3543 = mux(_T_3542, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 489:48]
node _T_3544 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 489:66]
node _T_3545 = mux(_T_3544, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 489:48]
2020-11-09 15:28:03 +08:00
node _T_3546 = cat(_T_3545, _T_3543) @[Cat.scala 29:58]
node _T_3547 = cat(_T_3546, _T_3541) @[Cat.scala 29:58]
node _T_3548 = cat(_T_3547, _T_3539) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_write_in <= _T_3548 @[el2_lsu_bus_buffer.scala 489:18]
2020-11-09 15:28:03 +08:00
node _T_3549 = eq(UInt<3>("h00"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3549 : @[Conditional.scala 40:58]
2020-11-09 17:22:33 +08:00
node _T_3550 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 494:56]
node _T_3551 = mux(_T_3550, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 494:31]
buf_nxtstate[0] <= _T_3551 @[el2_lsu_bus_buffer.scala 494:25]
node _T_3552 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 495:45]
node _T_3553 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 495:77]
node _T_3554 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 495:97]
node _T_3555 = and(_T_3553, _T_3554) @[el2_lsu_bus_buffer.scala 495:95]
node _T_3556 = eq(UInt<1>("h00"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 495:117]
node _T_3557 = and(_T_3555, _T_3556) @[el2_lsu_bus_buffer.scala 495:112]
node _T_3558 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 495:144]
node _T_3559 = eq(UInt<1>("h00"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 495:166]
node _T_3560 = and(_T_3558, _T_3559) @[el2_lsu_bus_buffer.scala 495:161]
node _T_3561 = or(_T_3557, _T_3560) @[el2_lsu_bus_buffer.scala 495:132]
node _T_3562 = and(_T_3552, _T_3561) @[el2_lsu_bus_buffer.scala 495:63]
node _T_3563 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 495:206]
node _T_3564 = and(ibuf_drain_vld, _T_3563) @[el2_lsu_bus_buffer.scala 495:201]
node _T_3565 = or(_T_3562, _T_3564) @[el2_lsu_bus_buffer.scala 495:183]
buf_state_en[0] <= _T_3565 @[el2_lsu_bus_buffer.scala 495:25]
buf_wr_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 496:22]
buf_data_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 497:24]
node _T_3566 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 498:52]
node _T_3567 = and(ibuf_drain_vld, _T_3566) @[el2_lsu_bus_buffer.scala 498:47]
node _T_3568 = bits(_T_3567, 0, 0) @[el2_lsu_bus_buffer.scala 498:73]
node _T_3569 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 498:90]
node _T_3570 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 498:114]
node _T_3571 = mux(_T_3568, _T_3569, _T_3570) @[el2_lsu_bus_buffer.scala 498:30]
buf_data_in[0] <= _T_3571 @[el2_lsu_bus_buffer.scala 498:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3572 = eq(UInt<3>("h01"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3572 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3573 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 501:60]
node _T_3574 = mux(_T_3573, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 501:31]
buf_nxtstate[0] <= _T_3574 @[el2_lsu_bus_buffer.scala 501:25]
node _T_3575 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 502:46]
buf_state_en[0] <= _T_3575 @[el2_lsu_bus_buffer.scala 502:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3576 = eq(UInt<3>("h02"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3576 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3577 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 505:60]
node _T_3578 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 505:89]
node _T_3579 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 505:124]
node _T_3580 = and(_T_3578, _T_3579) @[el2_lsu_bus_buffer.scala 505:104]
node _T_3581 = mux(_T_3580, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 505:75]
node _T_3582 = mux(_T_3577, UInt<3>("h00"), _T_3581) @[el2_lsu_bus_buffer.scala 505:31]
buf_nxtstate[0] <= _T_3582 @[el2_lsu_bus_buffer.scala 505:25]
node _T_3583 = eq(obuf_tag0, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 506:48]
node _T_3584 = eq(obuf_tag1, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 506:104]
node _T_3585 = and(obuf_merge, _T_3584) @[el2_lsu_bus_buffer.scala 506:91]
node _T_3586 = or(_T_3583, _T_3585) @[el2_lsu_bus_buffer.scala 506:77]
node _T_3587 = and(_T_3586, obuf_valid) @[el2_lsu_bus_buffer.scala 506:135]
node _T_3588 = and(_T_3587, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 506:148]
buf_cmd_state_bus_en[0] <= _T_3588 @[el2_lsu_bus_buffer.scala 506:33]
buf_state_bus_en[0] <= buf_cmd_state_bus_en[0] @[el2_lsu_bus_buffer.scala 507:29]
node _T_3589 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 508:49]
node _T_3590 = or(_T_3589, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 508:70]
buf_state_en[0] <= _T_3590 @[el2_lsu_bus_buffer.scala 508:25]
buf_ldfwd_in[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 509:25]
node _T_3591 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 510:56]
node _T_3592 = eq(_T_3591, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 510:46]
node _T_3593 = and(buf_state_en[0], _T_3592) @[el2_lsu_bus_buffer.scala 510:44]
node _T_3594 = and(_T_3593, obuf_nosend) @[el2_lsu_bus_buffer.scala 510:60]
node _T_3595 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 510:76]
node _T_3596 = and(_T_3594, _T_3595) @[el2_lsu_bus_buffer.scala 510:74]
buf_ldfwd_en[0] <= _T_3596 @[el2_lsu_bus_buffer.scala 510:25]
node _T_3597 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 511:46]
buf_ldfwdtag_in[0] <= _T_3597 @[el2_lsu_bus_buffer.scala 511:28]
node _T_3598 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 512:47]
node _T_3599 = and(_T_3598, obuf_nosend) @[el2_lsu_bus_buffer.scala 512:67]
node _T_3600 = and(_T_3599, bus_rsp_read) @[el2_lsu_bus_buffer.scala 512:81]
buf_data_en[0] <= _T_3600 @[el2_lsu_bus_buffer.scala 512:24]
node _T_3601 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 513:48]
node _T_3602 = and(_T_3601, obuf_nosend) @[el2_lsu_bus_buffer.scala 513:68]
node _T_3603 = and(_T_3602, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 513:82]
buf_error_en[0] <= _T_3603 @[el2_lsu_bus_buffer.scala 513:25]
node _T_3604 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 514:61]
node _T_3605 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 514:85]
node _T_3606 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 514:103]
node _T_3607 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 514:126]
node _T_3608 = mux(_T_3605, _T_3606, _T_3607) @[el2_lsu_bus_buffer.scala 514:73]
node _T_3609 = mux(buf_error_en[0], _T_3604, _T_3608) @[el2_lsu_bus_buffer.scala 514:30]
buf_data_in[0] <= _T_3609 @[el2_lsu_bus_buffer.scala 514:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3610 = eq(UInt<3>("h03"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3610 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3611 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 517:67]
node _T_3612 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 517:94]
node _T_3613 = eq(_T_3612, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 517:73]
node _T_3614 = and(_T_3611, _T_3613) @[el2_lsu_bus_buffer.scala 517:71]
node _T_3615 = or(io.dec_tlu_force_halt, _T_3614) @[el2_lsu_bus_buffer.scala 517:55]
node _T_3616 = bits(_T_3615, 0, 0) @[el2_lsu_bus_buffer.scala 517:125]
node _T_3617 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 518:30]
node _T_3618 = and(buf_dual[0], _T_3617) @[el2_lsu_bus_buffer.scala 518:28]
node _T_3619 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 518:57]
node _T_3620 = eq(_T_3619, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 518:47]
node _T_3621 = and(_T_3618, _T_3620) @[el2_lsu_bus_buffer.scala 518:45]
node _T_3622 = neq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 518:90]
node _T_3623 = and(_T_3621, _T_3622) @[el2_lsu_bus_buffer.scala 518:61]
node _T_3624 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 519:27]
node _T_3625 = or(_T_3624, any_done_wait_state) @[el2_lsu_bus_buffer.scala 519:31]
node _T_3626 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:70]
node _T_3627 = and(buf_dual[0], _T_3626) @[el2_lsu_bus_buffer.scala 519:68]
node _T_3628 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 519:97]
node _T_3629 = eq(_T_3628, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:87]
node _T_3630 = and(_T_3627, _T_3629) @[el2_lsu_bus_buffer.scala 519:85]
2020-11-09 15:28:03 +08:00
node _T_3631 = eq(buf_dualtag[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_3632 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_3633 = eq(buf_dualtag[0], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_3634 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_3635 = eq(buf_dualtag[0], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_3636 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_3637 = eq(buf_dualtag[0], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_3638 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
node _T_3639 = mux(_T_3631, _T_3632, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3640 = mux(_T_3633, _T_3634, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3641 = mux(_T_3635, _T_3636, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3642 = mux(_T_3637, _T_3638, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3643 = or(_T_3639, _T_3640) @[Mux.scala 27:72]
node _T_3644 = or(_T_3643, _T_3641) @[Mux.scala 27:72]
node _T_3645 = or(_T_3644, _T_3642) @[Mux.scala 27:72]
wire _T_3646 : UInt<1> @[Mux.scala 27:72]
_T_3646 <= _T_3645 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_3647 = and(_T_3630, _T_3646) @[el2_lsu_bus_buffer.scala 519:101]
node _T_3648 = eq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 519:167]
node _T_3649 = and(_T_3647, _T_3648) @[el2_lsu_bus_buffer.scala 519:138]
node _T_3650 = and(_T_3649, any_done_wait_state) @[el2_lsu_bus_buffer.scala 519:187]
node _T_3651 = or(_T_3625, _T_3650) @[el2_lsu_bus_buffer.scala 519:53]
node _T_3652 = mux(_T_3651, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 519:16]
node _T_3653 = mux(_T_3623, UInt<3>("h04"), _T_3652) @[el2_lsu_bus_buffer.scala 518:14]
node _T_3654 = mux(_T_3616, UInt<3>("h00"), _T_3653) @[el2_lsu_bus_buffer.scala 517:31]
buf_nxtstate[0] <= _T_3654 @[el2_lsu_bus_buffer.scala 517:25]
node _T_3655 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 520:73]
node _T_3656 = and(bus_rsp_write, _T_3655) @[el2_lsu_bus_buffer.scala 520:52]
node _T_3657 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 521:46]
node _T_3658 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 522:23]
node _T_3659 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 522:47]
node _T_3660 = and(_T_3658, _T_3659) @[el2_lsu_bus_buffer.scala 522:27]
node _T_3661 = or(_T_3657, _T_3660) @[el2_lsu_bus_buffer.scala 521:77]
node _T_3662 = and(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 523:26]
node _T_3663 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 523:54]
node _T_3664 = not(_T_3663) @[el2_lsu_bus_buffer.scala 523:44]
node _T_3665 = and(_T_3662, _T_3664) @[el2_lsu_bus_buffer.scala 523:42]
node _T_3666 = and(_T_3665, buf_samedw[0]) @[el2_lsu_bus_buffer.scala 523:58]
node _T_3667 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 523:94]
node _T_3668 = and(_T_3666, _T_3667) @[el2_lsu_bus_buffer.scala 523:74]
node _T_3669 = or(_T_3661, _T_3668) @[el2_lsu_bus_buffer.scala 522:71]
node _T_3670 = and(bus_rsp_read, _T_3669) @[el2_lsu_bus_buffer.scala 521:25]
node _T_3671 = or(_T_3656, _T_3670) @[el2_lsu_bus_buffer.scala 520:105]
buf_resp_state_bus_en[0] <= _T_3671 @[el2_lsu_bus_buffer.scala 520:34]
buf_state_bus_en[0] <= buf_resp_state_bus_en[0] @[el2_lsu_bus_buffer.scala 524:29]
node _T_3672 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 525:49]
node _T_3673 = or(_T_3672, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 525:70]
buf_state_en[0] <= _T_3673 @[el2_lsu_bus_buffer.scala 525:25]
node _T_3674 = and(buf_state_bus_en[0], bus_rsp_read) @[el2_lsu_bus_buffer.scala 526:47]
node _T_3675 = and(_T_3674, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 526:62]
buf_data_en[0] <= _T_3675 @[el2_lsu_bus_buffer.scala 526:24]
node _T_3676 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 527:48]
node _T_3677 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 527:111]
node _T_3678 = and(bus_rsp_read_error, _T_3677) @[el2_lsu_bus_buffer.scala 527:91]
node _T_3679 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 528:42]
node _T_3680 = and(bus_rsp_read_error, _T_3679) @[el2_lsu_bus_buffer.scala 528:31]
node _T_3681 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 528:66]
node _T_3682 = and(_T_3680, _T_3681) @[el2_lsu_bus_buffer.scala 528:46]
node _T_3683 = or(_T_3678, _T_3682) @[el2_lsu_bus_buffer.scala 527:143]
node _T_3684 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 529:32]
node _T_3685 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 529:74]
node _T_3686 = and(_T_3684, _T_3685) @[el2_lsu_bus_buffer.scala 529:53]
node _T_3687 = or(_T_3683, _T_3686) @[el2_lsu_bus_buffer.scala 528:88]
node _T_3688 = and(_T_3676, _T_3687) @[el2_lsu_bus_buffer.scala 527:68]
buf_error_en[0] <= _T_3688 @[el2_lsu_bus_buffer.scala 527:25]
node _T_3689 = eq(buf_error_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 530:50]
node _T_3690 = and(buf_state_en[0], _T_3689) @[el2_lsu_bus_buffer.scala 530:48]
node _T_3691 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 530:84]
node _T_3692 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 530:102]
node _T_3693 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 530:125]
node _T_3694 = mux(_T_3691, _T_3692, _T_3693) @[el2_lsu_bus_buffer.scala 530:72]
node _T_3695 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 530:148]
node _T_3696 = mux(_T_3690, _T_3694, _T_3695) @[el2_lsu_bus_buffer.scala 530:30]
buf_data_in[0] <= _T_3696 @[el2_lsu_bus_buffer.scala 530:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3697 = eq(UInt<3>("h04"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3697 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3698 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 533:60]
node _T_3699 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 533:86]
node _T_3700 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 533:101]
node _T_3701 = bits(_T_3700, 0, 0) @[el2_lsu_bus_buffer.scala 533:101]
node _T_3702 = or(_T_3699, _T_3701) @[el2_lsu_bus_buffer.scala 533:90]
node _T_3703 = or(_T_3702, any_done_wait_state) @[el2_lsu_bus_buffer.scala 533:118]
node _T_3704 = mux(_T_3703, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 533:75]
node _T_3705 = mux(_T_3698, UInt<3>("h00"), _T_3704) @[el2_lsu_bus_buffer.scala 533:31]
buf_nxtstate[0] <= _T_3705 @[el2_lsu_bus_buffer.scala 533:25]
node _T_3706 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 534:66]
node _T_3707 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 535:21]
node _T_3708 = bits(_T_3707, 0, 0) @[el2_lsu_bus_buffer.scala 535:21]
node _T_3709 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[0]]) @[el2_lsu_bus_buffer.scala 535:58]
node _T_3710 = and(_T_3708, _T_3709) @[el2_lsu_bus_buffer.scala 535:38]
node _T_3711 = or(_T_3706, _T_3710) @[el2_lsu_bus_buffer.scala 534:95]
node _T_3712 = and(bus_rsp_read, _T_3711) @[el2_lsu_bus_buffer.scala 534:45]
buf_state_bus_en[0] <= _T_3712 @[el2_lsu_bus_buffer.scala 534:29]
node _T_3713 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 536:49]
node _T_3714 = or(_T_3713, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 536:70]
buf_state_en[0] <= _T_3714 @[el2_lsu_bus_buffer.scala 536:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3715 = eq(UInt<3>("h05"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3715 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3716 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 539:60]
node _T_3717 = mux(_T_3716, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 539:31]
buf_nxtstate[0] <= _T_3717 @[el2_lsu_bus_buffer.scala 539:25]
node _T_3718 = eq(RspPtr, UInt<2>("h00")) @[el2_lsu_bus_buffer.scala 540:37]
node _T_3719 = eq(buf_dualtag[0], RspPtr) @[el2_lsu_bus_buffer.scala 540:98]
node _T_3720 = and(buf_dual[0], _T_3719) @[el2_lsu_bus_buffer.scala 540:80]
node _T_3721 = or(_T_3718, _T_3720) @[el2_lsu_bus_buffer.scala 540:65]
node _T_3722 = or(_T_3721, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 540:112]
buf_state_en[0] <= _T_3722 @[el2_lsu_bus_buffer.scala 540:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3723 = eq(UInt<3>("h06"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3723 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
buf_nxtstate[0] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 543:25]
buf_rst[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 544:20]
buf_state_en[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 545:25]
buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 546:25]
buf_ldfwd_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 547:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3724 = bits(buf_state_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 550:108]
2020-11-09 15:28:03 +08:00
reg _T_3725 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3724 : @[Reg.scala 28:19]
_T_3725 <= buf_nxtstate[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_state[0] <= _T_3725 @[el2_lsu_bus_buffer.scala 550:18]
reg _T_3726 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 551:60]
_T_3726 <= buf_age_in_0 @[el2_lsu_bus_buffer.scala 551:60]
buf_ageQ[0] <= _T_3726 @[el2_lsu_bus_buffer.scala 551:17]
reg _T_3727 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 552:63]
_T_3727 <= buf_rspage_in[0] @[el2_lsu_bus_buffer.scala 552:63]
buf_rspageQ[0] <= _T_3727 @[el2_lsu_bus_buffer.scala 552:20]
node _T_3728 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 553:109]
2020-11-09 15:28:03 +08:00
reg _T_3729 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3728 : @[Reg.scala 28:19]
_T_3729 <= buf_dualtag_in[0] @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dualtag[0] <= _T_3729 @[el2_lsu_bus_buffer.scala 553:20]
node _T_3730 = bits(buf_dual_in, 0, 0) @[el2_lsu_bus_buffer.scala 554:74]
node _T_3731 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 554:107]
2020-11-09 15:28:03 +08:00
reg _T_3732 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-09 15:10:16 +08:00
when _T_3731 : @[Reg.scala 28:19]
2020-11-09 15:28:03 +08:00
_T_3732 <= _T_3730 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dual[0] <= _T_3732 @[el2_lsu_bus_buffer.scala 554:17]
node _T_3733 = bits(buf_samedw_in, 0, 0) @[el2_lsu_bus_buffer.scala 555:78]
node _T_3734 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 555:111]
2020-11-09 15:10:16 +08:00
reg _T_3735 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3734 : @[Reg.scala 28:19]
_T_3735 <= _T_3733 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_samedw[0] <= _T_3735 @[el2_lsu_bus_buffer.scala 555:19]
node _T_3736 = bits(buf_nomerge_in, 0, 0) @[el2_lsu_bus_buffer.scala 556:80]
node _T_3737 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 556:113]
2020-11-09 15:10:16 +08:00
reg _T_3738 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3737 : @[Reg.scala 28:19]
_T_3738 <= _T_3736 @[Reg.scala 28:23]
2020-11-07 21:08:25 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_nomerge[0] <= _T_3738 @[el2_lsu_bus_buffer.scala 556:20]
node _T_3739 = bits(buf_dualhi_in, 0, 0) @[el2_lsu_bus_buffer.scala 557:78]
node _T_3740 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 557:111]
2020-11-09 15:10:16 +08:00
reg _T_3741 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3740 : @[Reg.scala 28:19]
_T_3741 <= _T_3739 @[Reg.scala 28:23]
2020-11-07 21:15:04 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dualhi[0] <= _T_3741 @[el2_lsu_bus_buffer.scala 557:19]
2020-11-09 15:28:03 +08:00
node _T_3742 = eq(UInt<3>("h00"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3742 : @[Conditional.scala 40:58]
2020-11-09 17:22:33 +08:00
node _T_3743 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 494:56]
node _T_3744 = mux(_T_3743, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 494:31]
buf_nxtstate[1] <= _T_3744 @[el2_lsu_bus_buffer.scala 494:25]
node _T_3745 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 495:45]
node _T_3746 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 495:77]
node _T_3747 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 495:97]
node _T_3748 = and(_T_3746, _T_3747) @[el2_lsu_bus_buffer.scala 495:95]
node _T_3749 = eq(UInt<1>("h01"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 495:117]
node _T_3750 = and(_T_3748, _T_3749) @[el2_lsu_bus_buffer.scala 495:112]
node _T_3751 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 495:144]
node _T_3752 = eq(UInt<1>("h01"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 495:166]
node _T_3753 = and(_T_3751, _T_3752) @[el2_lsu_bus_buffer.scala 495:161]
node _T_3754 = or(_T_3750, _T_3753) @[el2_lsu_bus_buffer.scala 495:132]
node _T_3755 = and(_T_3745, _T_3754) @[el2_lsu_bus_buffer.scala 495:63]
node _T_3756 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 495:206]
node _T_3757 = and(ibuf_drain_vld, _T_3756) @[el2_lsu_bus_buffer.scala 495:201]
node _T_3758 = or(_T_3755, _T_3757) @[el2_lsu_bus_buffer.scala 495:183]
buf_state_en[1] <= _T_3758 @[el2_lsu_bus_buffer.scala 495:25]
buf_wr_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 496:22]
buf_data_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 497:24]
node _T_3759 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 498:52]
node _T_3760 = and(ibuf_drain_vld, _T_3759) @[el2_lsu_bus_buffer.scala 498:47]
node _T_3761 = bits(_T_3760, 0, 0) @[el2_lsu_bus_buffer.scala 498:73]
node _T_3762 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 498:90]
node _T_3763 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 498:114]
node _T_3764 = mux(_T_3761, _T_3762, _T_3763) @[el2_lsu_bus_buffer.scala 498:30]
buf_data_in[1] <= _T_3764 @[el2_lsu_bus_buffer.scala 498:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3765 = eq(UInt<3>("h01"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3765 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3766 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 501:60]
node _T_3767 = mux(_T_3766, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 501:31]
buf_nxtstate[1] <= _T_3767 @[el2_lsu_bus_buffer.scala 501:25]
node _T_3768 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 502:46]
buf_state_en[1] <= _T_3768 @[el2_lsu_bus_buffer.scala 502:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3769 = eq(UInt<3>("h02"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3769 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3770 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 505:60]
node _T_3771 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 505:89]
node _T_3772 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 505:124]
node _T_3773 = and(_T_3771, _T_3772) @[el2_lsu_bus_buffer.scala 505:104]
node _T_3774 = mux(_T_3773, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 505:75]
node _T_3775 = mux(_T_3770, UInt<3>("h00"), _T_3774) @[el2_lsu_bus_buffer.scala 505:31]
buf_nxtstate[1] <= _T_3775 @[el2_lsu_bus_buffer.scala 505:25]
node _T_3776 = eq(obuf_tag0, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 506:48]
node _T_3777 = eq(obuf_tag1, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 506:104]
node _T_3778 = and(obuf_merge, _T_3777) @[el2_lsu_bus_buffer.scala 506:91]
node _T_3779 = or(_T_3776, _T_3778) @[el2_lsu_bus_buffer.scala 506:77]
node _T_3780 = and(_T_3779, obuf_valid) @[el2_lsu_bus_buffer.scala 506:135]
node _T_3781 = and(_T_3780, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 506:148]
buf_cmd_state_bus_en[1] <= _T_3781 @[el2_lsu_bus_buffer.scala 506:33]
buf_state_bus_en[1] <= buf_cmd_state_bus_en[1] @[el2_lsu_bus_buffer.scala 507:29]
node _T_3782 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 508:49]
node _T_3783 = or(_T_3782, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 508:70]
buf_state_en[1] <= _T_3783 @[el2_lsu_bus_buffer.scala 508:25]
buf_ldfwd_in[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 509:25]
node _T_3784 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 510:56]
node _T_3785 = eq(_T_3784, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 510:46]
node _T_3786 = and(buf_state_en[1], _T_3785) @[el2_lsu_bus_buffer.scala 510:44]
node _T_3787 = and(_T_3786, obuf_nosend) @[el2_lsu_bus_buffer.scala 510:60]
node _T_3788 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 510:76]
node _T_3789 = and(_T_3787, _T_3788) @[el2_lsu_bus_buffer.scala 510:74]
buf_ldfwd_en[1] <= _T_3789 @[el2_lsu_bus_buffer.scala 510:25]
node _T_3790 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 511:46]
buf_ldfwdtag_in[1] <= _T_3790 @[el2_lsu_bus_buffer.scala 511:28]
node _T_3791 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 512:47]
node _T_3792 = and(_T_3791, obuf_nosend) @[el2_lsu_bus_buffer.scala 512:67]
node _T_3793 = and(_T_3792, bus_rsp_read) @[el2_lsu_bus_buffer.scala 512:81]
buf_data_en[1] <= _T_3793 @[el2_lsu_bus_buffer.scala 512:24]
node _T_3794 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 513:48]
node _T_3795 = and(_T_3794, obuf_nosend) @[el2_lsu_bus_buffer.scala 513:68]
node _T_3796 = and(_T_3795, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 513:82]
buf_error_en[1] <= _T_3796 @[el2_lsu_bus_buffer.scala 513:25]
node _T_3797 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 514:61]
node _T_3798 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 514:85]
node _T_3799 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 514:103]
node _T_3800 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 514:126]
node _T_3801 = mux(_T_3798, _T_3799, _T_3800) @[el2_lsu_bus_buffer.scala 514:73]
node _T_3802 = mux(buf_error_en[1], _T_3797, _T_3801) @[el2_lsu_bus_buffer.scala 514:30]
buf_data_in[1] <= _T_3802 @[el2_lsu_bus_buffer.scala 514:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3803 = eq(UInt<3>("h03"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3803 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3804 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 517:67]
node _T_3805 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 517:94]
node _T_3806 = eq(_T_3805, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 517:73]
node _T_3807 = and(_T_3804, _T_3806) @[el2_lsu_bus_buffer.scala 517:71]
node _T_3808 = or(io.dec_tlu_force_halt, _T_3807) @[el2_lsu_bus_buffer.scala 517:55]
node _T_3809 = bits(_T_3808, 0, 0) @[el2_lsu_bus_buffer.scala 517:125]
node _T_3810 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 518:30]
node _T_3811 = and(buf_dual[1], _T_3810) @[el2_lsu_bus_buffer.scala 518:28]
node _T_3812 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 518:57]
node _T_3813 = eq(_T_3812, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 518:47]
node _T_3814 = and(_T_3811, _T_3813) @[el2_lsu_bus_buffer.scala 518:45]
node _T_3815 = neq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 518:90]
node _T_3816 = and(_T_3814, _T_3815) @[el2_lsu_bus_buffer.scala 518:61]
node _T_3817 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 519:27]
node _T_3818 = or(_T_3817, any_done_wait_state) @[el2_lsu_bus_buffer.scala 519:31]
node _T_3819 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:70]
node _T_3820 = and(buf_dual[1], _T_3819) @[el2_lsu_bus_buffer.scala 519:68]
node _T_3821 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 519:97]
node _T_3822 = eq(_T_3821, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:87]
node _T_3823 = and(_T_3820, _T_3822) @[el2_lsu_bus_buffer.scala 519:85]
2020-11-09 15:28:03 +08:00
node _T_3824 = eq(buf_dualtag[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_3825 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_3826 = eq(buf_dualtag[1], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_3827 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_3828 = eq(buf_dualtag[1], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_3829 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_3830 = eq(buf_dualtag[1], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_3831 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
node _T_3832 = mux(_T_3824, _T_3825, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3833 = mux(_T_3826, _T_3827, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3834 = mux(_T_3828, _T_3829, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3835 = mux(_T_3830, _T_3831, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3836 = or(_T_3832, _T_3833) @[Mux.scala 27:72]
node _T_3837 = or(_T_3836, _T_3834) @[Mux.scala 27:72]
node _T_3838 = or(_T_3837, _T_3835) @[Mux.scala 27:72]
wire _T_3839 : UInt<1> @[Mux.scala 27:72]
_T_3839 <= _T_3838 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_3840 = and(_T_3823, _T_3839) @[el2_lsu_bus_buffer.scala 519:101]
node _T_3841 = eq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 519:167]
node _T_3842 = and(_T_3840, _T_3841) @[el2_lsu_bus_buffer.scala 519:138]
node _T_3843 = and(_T_3842, any_done_wait_state) @[el2_lsu_bus_buffer.scala 519:187]
node _T_3844 = or(_T_3818, _T_3843) @[el2_lsu_bus_buffer.scala 519:53]
node _T_3845 = mux(_T_3844, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 519:16]
node _T_3846 = mux(_T_3816, UInt<3>("h04"), _T_3845) @[el2_lsu_bus_buffer.scala 518:14]
node _T_3847 = mux(_T_3809, UInt<3>("h00"), _T_3846) @[el2_lsu_bus_buffer.scala 517:31]
buf_nxtstate[1] <= _T_3847 @[el2_lsu_bus_buffer.scala 517:25]
node _T_3848 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 520:73]
node _T_3849 = and(bus_rsp_write, _T_3848) @[el2_lsu_bus_buffer.scala 520:52]
node _T_3850 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 521:46]
node _T_3851 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 522:23]
node _T_3852 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 522:47]
node _T_3853 = and(_T_3851, _T_3852) @[el2_lsu_bus_buffer.scala 522:27]
node _T_3854 = or(_T_3850, _T_3853) @[el2_lsu_bus_buffer.scala 521:77]
node _T_3855 = and(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 523:26]
node _T_3856 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 523:54]
node _T_3857 = not(_T_3856) @[el2_lsu_bus_buffer.scala 523:44]
node _T_3858 = and(_T_3855, _T_3857) @[el2_lsu_bus_buffer.scala 523:42]
node _T_3859 = and(_T_3858, buf_samedw[1]) @[el2_lsu_bus_buffer.scala 523:58]
node _T_3860 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 523:94]
node _T_3861 = and(_T_3859, _T_3860) @[el2_lsu_bus_buffer.scala 523:74]
node _T_3862 = or(_T_3854, _T_3861) @[el2_lsu_bus_buffer.scala 522:71]
node _T_3863 = and(bus_rsp_read, _T_3862) @[el2_lsu_bus_buffer.scala 521:25]
node _T_3864 = or(_T_3849, _T_3863) @[el2_lsu_bus_buffer.scala 520:105]
buf_resp_state_bus_en[1] <= _T_3864 @[el2_lsu_bus_buffer.scala 520:34]
buf_state_bus_en[1] <= buf_resp_state_bus_en[1] @[el2_lsu_bus_buffer.scala 524:29]
node _T_3865 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 525:49]
node _T_3866 = or(_T_3865, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 525:70]
buf_state_en[1] <= _T_3866 @[el2_lsu_bus_buffer.scala 525:25]
node _T_3867 = and(buf_state_bus_en[1], bus_rsp_read) @[el2_lsu_bus_buffer.scala 526:47]
node _T_3868 = and(_T_3867, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 526:62]
buf_data_en[1] <= _T_3868 @[el2_lsu_bus_buffer.scala 526:24]
node _T_3869 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 527:48]
node _T_3870 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 527:111]
node _T_3871 = and(bus_rsp_read_error, _T_3870) @[el2_lsu_bus_buffer.scala 527:91]
node _T_3872 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 528:42]
node _T_3873 = and(bus_rsp_read_error, _T_3872) @[el2_lsu_bus_buffer.scala 528:31]
node _T_3874 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 528:66]
node _T_3875 = and(_T_3873, _T_3874) @[el2_lsu_bus_buffer.scala 528:46]
node _T_3876 = or(_T_3871, _T_3875) @[el2_lsu_bus_buffer.scala 527:143]
node _T_3877 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 529:32]
node _T_3878 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 529:74]
node _T_3879 = and(_T_3877, _T_3878) @[el2_lsu_bus_buffer.scala 529:53]
node _T_3880 = or(_T_3876, _T_3879) @[el2_lsu_bus_buffer.scala 528:88]
node _T_3881 = and(_T_3869, _T_3880) @[el2_lsu_bus_buffer.scala 527:68]
buf_error_en[1] <= _T_3881 @[el2_lsu_bus_buffer.scala 527:25]
node _T_3882 = eq(buf_error_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 530:50]
node _T_3883 = and(buf_state_en[1], _T_3882) @[el2_lsu_bus_buffer.scala 530:48]
node _T_3884 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 530:84]
node _T_3885 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 530:102]
node _T_3886 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 530:125]
node _T_3887 = mux(_T_3884, _T_3885, _T_3886) @[el2_lsu_bus_buffer.scala 530:72]
node _T_3888 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 530:148]
node _T_3889 = mux(_T_3883, _T_3887, _T_3888) @[el2_lsu_bus_buffer.scala 530:30]
buf_data_in[1] <= _T_3889 @[el2_lsu_bus_buffer.scala 530:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3890 = eq(UInt<3>("h04"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3890 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3891 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 533:60]
node _T_3892 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 533:86]
node _T_3893 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 533:101]
node _T_3894 = bits(_T_3893, 0, 0) @[el2_lsu_bus_buffer.scala 533:101]
node _T_3895 = or(_T_3892, _T_3894) @[el2_lsu_bus_buffer.scala 533:90]
node _T_3896 = or(_T_3895, any_done_wait_state) @[el2_lsu_bus_buffer.scala 533:118]
node _T_3897 = mux(_T_3896, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 533:75]
node _T_3898 = mux(_T_3891, UInt<3>("h00"), _T_3897) @[el2_lsu_bus_buffer.scala 533:31]
buf_nxtstate[1] <= _T_3898 @[el2_lsu_bus_buffer.scala 533:25]
node _T_3899 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 534:66]
node _T_3900 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 535:21]
node _T_3901 = bits(_T_3900, 0, 0) @[el2_lsu_bus_buffer.scala 535:21]
node _T_3902 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[1]]) @[el2_lsu_bus_buffer.scala 535:58]
node _T_3903 = and(_T_3901, _T_3902) @[el2_lsu_bus_buffer.scala 535:38]
node _T_3904 = or(_T_3899, _T_3903) @[el2_lsu_bus_buffer.scala 534:95]
node _T_3905 = and(bus_rsp_read, _T_3904) @[el2_lsu_bus_buffer.scala 534:45]
buf_state_bus_en[1] <= _T_3905 @[el2_lsu_bus_buffer.scala 534:29]
node _T_3906 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 536:49]
node _T_3907 = or(_T_3906, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 536:70]
buf_state_en[1] <= _T_3907 @[el2_lsu_bus_buffer.scala 536:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3908 = eq(UInt<3>("h05"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3908 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3909 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 539:60]
node _T_3910 = mux(_T_3909, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 539:31]
buf_nxtstate[1] <= _T_3910 @[el2_lsu_bus_buffer.scala 539:25]
node _T_3911 = eq(RspPtr, UInt<2>("h01")) @[el2_lsu_bus_buffer.scala 540:37]
node _T_3912 = eq(buf_dualtag[1], RspPtr) @[el2_lsu_bus_buffer.scala 540:98]
node _T_3913 = and(buf_dual[1], _T_3912) @[el2_lsu_bus_buffer.scala 540:80]
node _T_3914 = or(_T_3911, _T_3913) @[el2_lsu_bus_buffer.scala 540:65]
node _T_3915 = or(_T_3914, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 540:112]
buf_state_en[1] <= _T_3915 @[el2_lsu_bus_buffer.scala 540:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3916 = eq(UInt<3>("h06"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3916 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
buf_nxtstate[1] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 543:25]
buf_rst[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 544:20]
buf_state_en[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 545:25]
buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 546:25]
buf_ldfwd_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 547:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3917 = bits(buf_state_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 550:108]
2020-11-09 15:28:03 +08:00
reg _T_3918 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3917 : @[Reg.scala 28:19]
_T_3918 <= buf_nxtstate[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_state[1] <= _T_3918 @[el2_lsu_bus_buffer.scala 550:18]
reg _T_3919 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 551:60]
_T_3919 <= buf_age_in_1 @[el2_lsu_bus_buffer.scala 551:60]
buf_ageQ[1] <= _T_3919 @[el2_lsu_bus_buffer.scala 551:17]
reg _T_3920 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 552:63]
_T_3920 <= buf_rspage_in[1] @[el2_lsu_bus_buffer.scala 552:63]
buf_rspageQ[1] <= _T_3920 @[el2_lsu_bus_buffer.scala 552:20]
node _T_3921 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 553:109]
2020-11-09 15:28:03 +08:00
reg _T_3922 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3921 : @[Reg.scala 28:19]
_T_3922 <= buf_dualtag_in[1] @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dualtag[1] <= _T_3922 @[el2_lsu_bus_buffer.scala 553:20]
node _T_3923 = bits(buf_dual_in, 1, 1) @[el2_lsu_bus_buffer.scala 554:74]
node _T_3924 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 554:107]
2020-11-09 15:28:03 +08:00
reg _T_3925 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-09 15:10:16 +08:00
when _T_3924 : @[Reg.scala 28:19]
2020-11-09 15:28:03 +08:00
_T_3925 <= _T_3923 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dual[1] <= _T_3925 @[el2_lsu_bus_buffer.scala 554:17]
node _T_3926 = bits(buf_samedw_in, 1, 1) @[el2_lsu_bus_buffer.scala 555:78]
node _T_3927 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 555:111]
2020-11-09 15:10:16 +08:00
reg _T_3928 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3927 : @[Reg.scala 28:19]
_T_3928 <= _T_3926 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_samedw[1] <= _T_3928 @[el2_lsu_bus_buffer.scala 555:19]
node _T_3929 = bits(buf_nomerge_in, 1, 1) @[el2_lsu_bus_buffer.scala 556:80]
node _T_3930 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 556:113]
2020-11-09 15:10:16 +08:00
reg _T_3931 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3930 : @[Reg.scala 28:19]
_T_3931 <= _T_3929 @[Reg.scala 28:23]
2020-11-07 21:08:25 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_nomerge[1] <= _T_3931 @[el2_lsu_bus_buffer.scala 556:20]
node _T_3932 = bits(buf_dualhi_in, 1, 1) @[el2_lsu_bus_buffer.scala 557:78]
node _T_3933 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 557:111]
2020-11-09 15:10:16 +08:00
reg _T_3934 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3933 : @[Reg.scala 28:19]
_T_3934 <= _T_3932 @[Reg.scala 28:23]
2020-11-07 21:15:04 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dualhi[1] <= _T_3934 @[el2_lsu_bus_buffer.scala 557:19]
2020-11-09 15:28:03 +08:00
node _T_3935 = eq(UInt<3>("h00"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3935 : @[Conditional.scala 40:58]
2020-11-09 17:22:33 +08:00
node _T_3936 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 494:56]
node _T_3937 = mux(_T_3936, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 494:31]
buf_nxtstate[2] <= _T_3937 @[el2_lsu_bus_buffer.scala 494:25]
node _T_3938 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 495:45]
node _T_3939 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 495:77]
node _T_3940 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 495:97]
node _T_3941 = and(_T_3939, _T_3940) @[el2_lsu_bus_buffer.scala 495:95]
node _T_3942 = eq(UInt<2>("h02"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 495:117]
node _T_3943 = and(_T_3941, _T_3942) @[el2_lsu_bus_buffer.scala 495:112]
node _T_3944 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 495:144]
node _T_3945 = eq(UInt<2>("h02"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 495:166]
node _T_3946 = and(_T_3944, _T_3945) @[el2_lsu_bus_buffer.scala 495:161]
node _T_3947 = or(_T_3943, _T_3946) @[el2_lsu_bus_buffer.scala 495:132]
node _T_3948 = and(_T_3938, _T_3947) @[el2_lsu_bus_buffer.scala 495:63]
node _T_3949 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 495:206]
node _T_3950 = and(ibuf_drain_vld, _T_3949) @[el2_lsu_bus_buffer.scala 495:201]
node _T_3951 = or(_T_3948, _T_3950) @[el2_lsu_bus_buffer.scala 495:183]
buf_state_en[2] <= _T_3951 @[el2_lsu_bus_buffer.scala 495:25]
buf_wr_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 496:22]
buf_data_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 497:24]
node _T_3952 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 498:52]
node _T_3953 = and(ibuf_drain_vld, _T_3952) @[el2_lsu_bus_buffer.scala 498:47]
node _T_3954 = bits(_T_3953, 0, 0) @[el2_lsu_bus_buffer.scala 498:73]
node _T_3955 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 498:90]
node _T_3956 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 498:114]
node _T_3957 = mux(_T_3954, _T_3955, _T_3956) @[el2_lsu_bus_buffer.scala 498:30]
buf_data_in[2] <= _T_3957 @[el2_lsu_bus_buffer.scala 498:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3958 = eq(UInt<3>("h01"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3958 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3959 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 501:60]
node _T_3960 = mux(_T_3959, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 501:31]
buf_nxtstate[2] <= _T_3960 @[el2_lsu_bus_buffer.scala 501:25]
node _T_3961 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 502:46]
buf_state_en[2] <= _T_3961 @[el2_lsu_bus_buffer.scala 502:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3962 = eq(UInt<3>("h02"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3962 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3963 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 505:60]
node _T_3964 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 505:89]
node _T_3965 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 505:124]
node _T_3966 = and(_T_3964, _T_3965) @[el2_lsu_bus_buffer.scala 505:104]
node _T_3967 = mux(_T_3966, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 505:75]
node _T_3968 = mux(_T_3963, UInt<3>("h00"), _T_3967) @[el2_lsu_bus_buffer.scala 505:31]
buf_nxtstate[2] <= _T_3968 @[el2_lsu_bus_buffer.scala 505:25]
node _T_3969 = eq(obuf_tag0, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 506:48]
node _T_3970 = eq(obuf_tag1, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 506:104]
node _T_3971 = and(obuf_merge, _T_3970) @[el2_lsu_bus_buffer.scala 506:91]
node _T_3972 = or(_T_3969, _T_3971) @[el2_lsu_bus_buffer.scala 506:77]
node _T_3973 = and(_T_3972, obuf_valid) @[el2_lsu_bus_buffer.scala 506:135]
node _T_3974 = and(_T_3973, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 506:148]
buf_cmd_state_bus_en[2] <= _T_3974 @[el2_lsu_bus_buffer.scala 506:33]
buf_state_bus_en[2] <= buf_cmd_state_bus_en[2] @[el2_lsu_bus_buffer.scala 507:29]
node _T_3975 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 508:49]
node _T_3976 = or(_T_3975, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 508:70]
buf_state_en[2] <= _T_3976 @[el2_lsu_bus_buffer.scala 508:25]
buf_ldfwd_in[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 509:25]
node _T_3977 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 510:56]
node _T_3978 = eq(_T_3977, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 510:46]
node _T_3979 = and(buf_state_en[2], _T_3978) @[el2_lsu_bus_buffer.scala 510:44]
node _T_3980 = and(_T_3979, obuf_nosend) @[el2_lsu_bus_buffer.scala 510:60]
node _T_3981 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 510:76]
node _T_3982 = and(_T_3980, _T_3981) @[el2_lsu_bus_buffer.scala 510:74]
buf_ldfwd_en[2] <= _T_3982 @[el2_lsu_bus_buffer.scala 510:25]
node _T_3983 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 511:46]
buf_ldfwdtag_in[2] <= _T_3983 @[el2_lsu_bus_buffer.scala 511:28]
node _T_3984 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 512:47]
node _T_3985 = and(_T_3984, obuf_nosend) @[el2_lsu_bus_buffer.scala 512:67]
node _T_3986 = and(_T_3985, bus_rsp_read) @[el2_lsu_bus_buffer.scala 512:81]
buf_data_en[2] <= _T_3986 @[el2_lsu_bus_buffer.scala 512:24]
node _T_3987 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 513:48]
node _T_3988 = and(_T_3987, obuf_nosend) @[el2_lsu_bus_buffer.scala 513:68]
node _T_3989 = and(_T_3988, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 513:82]
buf_error_en[2] <= _T_3989 @[el2_lsu_bus_buffer.scala 513:25]
node _T_3990 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 514:61]
node _T_3991 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 514:85]
node _T_3992 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 514:103]
node _T_3993 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 514:126]
node _T_3994 = mux(_T_3991, _T_3992, _T_3993) @[el2_lsu_bus_buffer.scala 514:73]
node _T_3995 = mux(buf_error_en[2], _T_3990, _T_3994) @[el2_lsu_bus_buffer.scala 514:30]
buf_data_in[2] <= _T_3995 @[el2_lsu_bus_buffer.scala 514:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_3996 = eq(UInt<3>("h03"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3996 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_3997 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 517:67]
node _T_3998 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 517:94]
node _T_3999 = eq(_T_3998, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 517:73]
node _T_4000 = and(_T_3997, _T_3999) @[el2_lsu_bus_buffer.scala 517:71]
node _T_4001 = or(io.dec_tlu_force_halt, _T_4000) @[el2_lsu_bus_buffer.scala 517:55]
node _T_4002 = bits(_T_4001, 0, 0) @[el2_lsu_bus_buffer.scala 517:125]
node _T_4003 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 518:30]
node _T_4004 = and(buf_dual[2], _T_4003) @[el2_lsu_bus_buffer.scala 518:28]
node _T_4005 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 518:57]
node _T_4006 = eq(_T_4005, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 518:47]
node _T_4007 = and(_T_4004, _T_4006) @[el2_lsu_bus_buffer.scala 518:45]
node _T_4008 = neq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 518:90]
node _T_4009 = and(_T_4007, _T_4008) @[el2_lsu_bus_buffer.scala 518:61]
node _T_4010 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 519:27]
node _T_4011 = or(_T_4010, any_done_wait_state) @[el2_lsu_bus_buffer.scala 519:31]
node _T_4012 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:70]
node _T_4013 = and(buf_dual[2], _T_4012) @[el2_lsu_bus_buffer.scala 519:68]
node _T_4014 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 519:97]
node _T_4015 = eq(_T_4014, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:87]
node _T_4016 = and(_T_4013, _T_4015) @[el2_lsu_bus_buffer.scala 519:85]
2020-11-09 15:28:03 +08:00
node _T_4017 = eq(buf_dualtag[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4018 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4019 = eq(buf_dualtag[2], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4020 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4021 = eq(buf_dualtag[2], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4022 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4023 = eq(buf_dualtag[2], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4024 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4025 = mux(_T_4017, _T_4018, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4026 = mux(_T_4019, _T_4020, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4027 = mux(_T_4021, _T_4022, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4028 = mux(_T_4023, _T_4024, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4029 = or(_T_4025, _T_4026) @[Mux.scala 27:72]
node _T_4030 = or(_T_4029, _T_4027) @[Mux.scala 27:72]
node _T_4031 = or(_T_4030, _T_4028) @[Mux.scala 27:72]
wire _T_4032 : UInt<1> @[Mux.scala 27:72]
_T_4032 <= _T_4031 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_4033 = and(_T_4016, _T_4032) @[el2_lsu_bus_buffer.scala 519:101]
node _T_4034 = eq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 519:167]
node _T_4035 = and(_T_4033, _T_4034) @[el2_lsu_bus_buffer.scala 519:138]
node _T_4036 = and(_T_4035, any_done_wait_state) @[el2_lsu_bus_buffer.scala 519:187]
node _T_4037 = or(_T_4011, _T_4036) @[el2_lsu_bus_buffer.scala 519:53]
node _T_4038 = mux(_T_4037, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 519:16]
node _T_4039 = mux(_T_4009, UInt<3>("h04"), _T_4038) @[el2_lsu_bus_buffer.scala 518:14]
node _T_4040 = mux(_T_4002, UInt<3>("h00"), _T_4039) @[el2_lsu_bus_buffer.scala 517:31]
buf_nxtstate[2] <= _T_4040 @[el2_lsu_bus_buffer.scala 517:25]
node _T_4041 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 520:73]
node _T_4042 = and(bus_rsp_write, _T_4041) @[el2_lsu_bus_buffer.scala 520:52]
node _T_4043 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 521:46]
node _T_4044 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 522:23]
node _T_4045 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 522:47]
node _T_4046 = and(_T_4044, _T_4045) @[el2_lsu_bus_buffer.scala 522:27]
node _T_4047 = or(_T_4043, _T_4046) @[el2_lsu_bus_buffer.scala 521:77]
node _T_4048 = and(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 523:26]
node _T_4049 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 523:54]
node _T_4050 = not(_T_4049) @[el2_lsu_bus_buffer.scala 523:44]
node _T_4051 = and(_T_4048, _T_4050) @[el2_lsu_bus_buffer.scala 523:42]
node _T_4052 = and(_T_4051, buf_samedw[2]) @[el2_lsu_bus_buffer.scala 523:58]
node _T_4053 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 523:94]
node _T_4054 = and(_T_4052, _T_4053) @[el2_lsu_bus_buffer.scala 523:74]
node _T_4055 = or(_T_4047, _T_4054) @[el2_lsu_bus_buffer.scala 522:71]
node _T_4056 = and(bus_rsp_read, _T_4055) @[el2_lsu_bus_buffer.scala 521:25]
node _T_4057 = or(_T_4042, _T_4056) @[el2_lsu_bus_buffer.scala 520:105]
buf_resp_state_bus_en[2] <= _T_4057 @[el2_lsu_bus_buffer.scala 520:34]
buf_state_bus_en[2] <= buf_resp_state_bus_en[2] @[el2_lsu_bus_buffer.scala 524:29]
node _T_4058 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 525:49]
node _T_4059 = or(_T_4058, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 525:70]
buf_state_en[2] <= _T_4059 @[el2_lsu_bus_buffer.scala 525:25]
node _T_4060 = and(buf_state_bus_en[2], bus_rsp_read) @[el2_lsu_bus_buffer.scala 526:47]
node _T_4061 = and(_T_4060, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 526:62]
buf_data_en[2] <= _T_4061 @[el2_lsu_bus_buffer.scala 526:24]
node _T_4062 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 527:48]
node _T_4063 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 527:111]
node _T_4064 = and(bus_rsp_read_error, _T_4063) @[el2_lsu_bus_buffer.scala 527:91]
node _T_4065 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 528:42]
node _T_4066 = and(bus_rsp_read_error, _T_4065) @[el2_lsu_bus_buffer.scala 528:31]
node _T_4067 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 528:66]
node _T_4068 = and(_T_4066, _T_4067) @[el2_lsu_bus_buffer.scala 528:46]
node _T_4069 = or(_T_4064, _T_4068) @[el2_lsu_bus_buffer.scala 527:143]
node _T_4070 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 529:32]
node _T_4071 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 529:74]
node _T_4072 = and(_T_4070, _T_4071) @[el2_lsu_bus_buffer.scala 529:53]
node _T_4073 = or(_T_4069, _T_4072) @[el2_lsu_bus_buffer.scala 528:88]
node _T_4074 = and(_T_4062, _T_4073) @[el2_lsu_bus_buffer.scala 527:68]
buf_error_en[2] <= _T_4074 @[el2_lsu_bus_buffer.scala 527:25]
node _T_4075 = eq(buf_error_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 530:50]
node _T_4076 = and(buf_state_en[2], _T_4075) @[el2_lsu_bus_buffer.scala 530:48]
node _T_4077 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 530:84]
node _T_4078 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 530:102]
node _T_4079 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 530:125]
node _T_4080 = mux(_T_4077, _T_4078, _T_4079) @[el2_lsu_bus_buffer.scala 530:72]
node _T_4081 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 530:148]
node _T_4082 = mux(_T_4076, _T_4080, _T_4081) @[el2_lsu_bus_buffer.scala 530:30]
buf_data_in[2] <= _T_4082 @[el2_lsu_bus_buffer.scala 530:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_4083 = eq(UInt<3>("h04"), buf_state[2]) @[Conditional.scala 37:30]
when _T_4083 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_4084 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 533:60]
node _T_4085 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 533:86]
node _T_4086 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 533:101]
node _T_4087 = bits(_T_4086, 0, 0) @[el2_lsu_bus_buffer.scala 533:101]
node _T_4088 = or(_T_4085, _T_4087) @[el2_lsu_bus_buffer.scala 533:90]
node _T_4089 = or(_T_4088, any_done_wait_state) @[el2_lsu_bus_buffer.scala 533:118]
node _T_4090 = mux(_T_4089, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 533:75]
node _T_4091 = mux(_T_4084, UInt<3>("h00"), _T_4090) @[el2_lsu_bus_buffer.scala 533:31]
buf_nxtstate[2] <= _T_4091 @[el2_lsu_bus_buffer.scala 533:25]
node _T_4092 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 534:66]
node _T_4093 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 535:21]
node _T_4094 = bits(_T_4093, 0, 0) @[el2_lsu_bus_buffer.scala 535:21]
node _T_4095 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[2]]) @[el2_lsu_bus_buffer.scala 535:58]
node _T_4096 = and(_T_4094, _T_4095) @[el2_lsu_bus_buffer.scala 535:38]
node _T_4097 = or(_T_4092, _T_4096) @[el2_lsu_bus_buffer.scala 534:95]
node _T_4098 = and(bus_rsp_read, _T_4097) @[el2_lsu_bus_buffer.scala 534:45]
buf_state_bus_en[2] <= _T_4098 @[el2_lsu_bus_buffer.scala 534:29]
node _T_4099 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 536:49]
node _T_4100 = or(_T_4099, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 536:70]
buf_state_en[2] <= _T_4100 @[el2_lsu_bus_buffer.scala 536:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_4101 = eq(UInt<3>("h05"), buf_state[2]) @[Conditional.scala 37:30]
when _T_4101 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_4102 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 539:60]
node _T_4103 = mux(_T_4102, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 539:31]
buf_nxtstate[2] <= _T_4103 @[el2_lsu_bus_buffer.scala 539:25]
node _T_4104 = eq(RspPtr, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 540:37]
node _T_4105 = eq(buf_dualtag[2], RspPtr) @[el2_lsu_bus_buffer.scala 540:98]
node _T_4106 = and(buf_dual[2], _T_4105) @[el2_lsu_bus_buffer.scala 540:80]
node _T_4107 = or(_T_4104, _T_4106) @[el2_lsu_bus_buffer.scala 540:65]
node _T_4108 = or(_T_4107, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 540:112]
buf_state_en[2] <= _T_4108 @[el2_lsu_bus_buffer.scala 540:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_4109 = eq(UInt<3>("h06"), buf_state[2]) @[Conditional.scala 37:30]
when _T_4109 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
buf_nxtstate[2] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 543:25]
buf_rst[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 544:20]
buf_state_en[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 545:25]
buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 546:25]
buf_ldfwd_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 547:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_4110 = bits(buf_state_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 550:108]
2020-11-09 15:28:03 +08:00
reg _T_4111 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4110 : @[Reg.scala 28:19]
_T_4111 <= buf_nxtstate[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_state[2] <= _T_4111 @[el2_lsu_bus_buffer.scala 550:18]
reg _T_4112 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 551:60]
_T_4112 <= buf_age_in_2 @[el2_lsu_bus_buffer.scala 551:60]
buf_ageQ[2] <= _T_4112 @[el2_lsu_bus_buffer.scala 551:17]
reg _T_4113 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 552:63]
_T_4113 <= buf_rspage_in[2] @[el2_lsu_bus_buffer.scala 552:63]
buf_rspageQ[2] <= _T_4113 @[el2_lsu_bus_buffer.scala 552:20]
node _T_4114 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 553:109]
2020-11-09 15:28:03 +08:00
reg _T_4115 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4114 : @[Reg.scala 28:19]
_T_4115 <= buf_dualtag_in[2] @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dualtag[2] <= _T_4115 @[el2_lsu_bus_buffer.scala 553:20]
node _T_4116 = bits(buf_dual_in, 2, 2) @[el2_lsu_bus_buffer.scala 554:74]
node _T_4117 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 554:107]
2020-11-09 15:28:03 +08:00
reg _T_4118 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-09 15:10:16 +08:00
when _T_4117 : @[Reg.scala 28:19]
2020-11-09 15:28:03 +08:00
_T_4118 <= _T_4116 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dual[2] <= _T_4118 @[el2_lsu_bus_buffer.scala 554:17]
node _T_4119 = bits(buf_samedw_in, 2, 2) @[el2_lsu_bus_buffer.scala 555:78]
node _T_4120 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 555:111]
2020-11-09 15:10:16 +08:00
reg _T_4121 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4120 : @[Reg.scala 28:19]
_T_4121 <= _T_4119 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_samedw[2] <= _T_4121 @[el2_lsu_bus_buffer.scala 555:19]
node _T_4122 = bits(buf_nomerge_in, 2, 2) @[el2_lsu_bus_buffer.scala 556:80]
node _T_4123 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 556:113]
2020-11-09 15:10:16 +08:00
reg _T_4124 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4123 : @[Reg.scala 28:19]
_T_4124 <= _T_4122 @[Reg.scala 28:23]
2020-11-07 21:08:25 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_nomerge[2] <= _T_4124 @[el2_lsu_bus_buffer.scala 556:20]
node _T_4125 = bits(buf_dualhi_in, 2, 2) @[el2_lsu_bus_buffer.scala 557:78]
node _T_4126 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 557:111]
2020-11-09 15:10:16 +08:00
reg _T_4127 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4126 : @[Reg.scala 28:19]
_T_4127 <= _T_4125 @[Reg.scala 28:23]
2020-11-07 21:15:04 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dualhi[2] <= _T_4127 @[el2_lsu_bus_buffer.scala 557:19]
2020-11-09 15:28:03 +08:00
node _T_4128 = eq(UInt<3>("h00"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4128 : @[Conditional.scala 40:58]
2020-11-09 17:22:33 +08:00
node _T_4129 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 494:56]
node _T_4130 = mux(_T_4129, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 494:31]
buf_nxtstate[3] <= _T_4130 @[el2_lsu_bus_buffer.scala 494:25]
node _T_4131 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 495:45]
node _T_4132 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 495:77]
node _T_4133 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 495:97]
node _T_4134 = and(_T_4132, _T_4133) @[el2_lsu_bus_buffer.scala 495:95]
node _T_4135 = eq(UInt<2>("h03"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 495:117]
node _T_4136 = and(_T_4134, _T_4135) @[el2_lsu_bus_buffer.scala 495:112]
node _T_4137 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 495:144]
node _T_4138 = eq(UInt<2>("h03"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 495:166]
node _T_4139 = and(_T_4137, _T_4138) @[el2_lsu_bus_buffer.scala 495:161]
node _T_4140 = or(_T_4136, _T_4139) @[el2_lsu_bus_buffer.scala 495:132]
node _T_4141 = and(_T_4131, _T_4140) @[el2_lsu_bus_buffer.scala 495:63]
node _T_4142 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 495:206]
node _T_4143 = and(ibuf_drain_vld, _T_4142) @[el2_lsu_bus_buffer.scala 495:201]
node _T_4144 = or(_T_4141, _T_4143) @[el2_lsu_bus_buffer.scala 495:183]
buf_state_en[3] <= _T_4144 @[el2_lsu_bus_buffer.scala 495:25]
buf_wr_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 496:22]
buf_data_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 497:24]
node _T_4145 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 498:52]
node _T_4146 = and(ibuf_drain_vld, _T_4145) @[el2_lsu_bus_buffer.scala 498:47]
node _T_4147 = bits(_T_4146, 0, 0) @[el2_lsu_bus_buffer.scala 498:73]
node _T_4148 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 498:90]
node _T_4149 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 498:114]
node _T_4150 = mux(_T_4147, _T_4148, _T_4149) @[el2_lsu_bus_buffer.scala 498:30]
buf_data_in[3] <= _T_4150 @[el2_lsu_bus_buffer.scala 498:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_4151 = eq(UInt<3>("h01"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4151 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_4152 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 501:60]
node _T_4153 = mux(_T_4152, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 501:31]
buf_nxtstate[3] <= _T_4153 @[el2_lsu_bus_buffer.scala 501:25]
node _T_4154 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 502:46]
buf_state_en[3] <= _T_4154 @[el2_lsu_bus_buffer.scala 502:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_4155 = eq(UInt<3>("h02"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4155 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_4156 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 505:60]
node _T_4157 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 505:89]
node _T_4158 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 505:124]
node _T_4159 = and(_T_4157, _T_4158) @[el2_lsu_bus_buffer.scala 505:104]
node _T_4160 = mux(_T_4159, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 505:75]
node _T_4161 = mux(_T_4156, UInt<3>("h00"), _T_4160) @[el2_lsu_bus_buffer.scala 505:31]
buf_nxtstate[3] <= _T_4161 @[el2_lsu_bus_buffer.scala 505:25]
node _T_4162 = eq(obuf_tag0, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 506:48]
node _T_4163 = eq(obuf_tag1, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 506:104]
node _T_4164 = and(obuf_merge, _T_4163) @[el2_lsu_bus_buffer.scala 506:91]
node _T_4165 = or(_T_4162, _T_4164) @[el2_lsu_bus_buffer.scala 506:77]
node _T_4166 = and(_T_4165, obuf_valid) @[el2_lsu_bus_buffer.scala 506:135]
node _T_4167 = and(_T_4166, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 506:148]
buf_cmd_state_bus_en[3] <= _T_4167 @[el2_lsu_bus_buffer.scala 506:33]
buf_state_bus_en[3] <= buf_cmd_state_bus_en[3] @[el2_lsu_bus_buffer.scala 507:29]
node _T_4168 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 508:49]
node _T_4169 = or(_T_4168, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 508:70]
buf_state_en[3] <= _T_4169 @[el2_lsu_bus_buffer.scala 508:25]
buf_ldfwd_in[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 509:25]
node _T_4170 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 510:56]
node _T_4171 = eq(_T_4170, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 510:46]
node _T_4172 = and(buf_state_en[3], _T_4171) @[el2_lsu_bus_buffer.scala 510:44]
node _T_4173 = and(_T_4172, obuf_nosend) @[el2_lsu_bus_buffer.scala 510:60]
node _T_4174 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 510:76]
node _T_4175 = and(_T_4173, _T_4174) @[el2_lsu_bus_buffer.scala 510:74]
buf_ldfwd_en[3] <= _T_4175 @[el2_lsu_bus_buffer.scala 510:25]
node _T_4176 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 511:46]
buf_ldfwdtag_in[3] <= _T_4176 @[el2_lsu_bus_buffer.scala 511:28]
node _T_4177 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 512:47]
node _T_4178 = and(_T_4177, obuf_nosend) @[el2_lsu_bus_buffer.scala 512:67]
node _T_4179 = and(_T_4178, bus_rsp_read) @[el2_lsu_bus_buffer.scala 512:81]
buf_data_en[3] <= _T_4179 @[el2_lsu_bus_buffer.scala 512:24]
node _T_4180 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 513:48]
node _T_4181 = and(_T_4180, obuf_nosend) @[el2_lsu_bus_buffer.scala 513:68]
node _T_4182 = and(_T_4181, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 513:82]
buf_error_en[3] <= _T_4182 @[el2_lsu_bus_buffer.scala 513:25]
node _T_4183 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 514:61]
node _T_4184 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 514:85]
node _T_4185 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 514:103]
node _T_4186 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 514:126]
node _T_4187 = mux(_T_4184, _T_4185, _T_4186) @[el2_lsu_bus_buffer.scala 514:73]
node _T_4188 = mux(buf_error_en[3], _T_4183, _T_4187) @[el2_lsu_bus_buffer.scala 514:30]
buf_data_in[3] <= _T_4188 @[el2_lsu_bus_buffer.scala 514:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_4189 = eq(UInt<3>("h03"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4189 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_4190 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 517:67]
node _T_4191 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 517:94]
node _T_4192 = eq(_T_4191, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 517:73]
node _T_4193 = and(_T_4190, _T_4192) @[el2_lsu_bus_buffer.scala 517:71]
node _T_4194 = or(io.dec_tlu_force_halt, _T_4193) @[el2_lsu_bus_buffer.scala 517:55]
node _T_4195 = bits(_T_4194, 0, 0) @[el2_lsu_bus_buffer.scala 517:125]
node _T_4196 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 518:30]
node _T_4197 = and(buf_dual[3], _T_4196) @[el2_lsu_bus_buffer.scala 518:28]
node _T_4198 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 518:57]
node _T_4199 = eq(_T_4198, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 518:47]
node _T_4200 = and(_T_4197, _T_4199) @[el2_lsu_bus_buffer.scala 518:45]
node _T_4201 = neq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 518:90]
node _T_4202 = and(_T_4200, _T_4201) @[el2_lsu_bus_buffer.scala 518:61]
node _T_4203 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 519:27]
node _T_4204 = or(_T_4203, any_done_wait_state) @[el2_lsu_bus_buffer.scala 519:31]
node _T_4205 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:70]
node _T_4206 = and(buf_dual[3], _T_4205) @[el2_lsu_bus_buffer.scala 519:68]
node _T_4207 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 519:97]
node _T_4208 = eq(_T_4207, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:87]
node _T_4209 = and(_T_4206, _T_4208) @[el2_lsu_bus_buffer.scala 519:85]
2020-11-09 15:28:03 +08:00
node _T_4210 = eq(buf_dualtag[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4211 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4212 = eq(buf_dualtag[3], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4213 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4214 = eq(buf_dualtag[3], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4215 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4216 = eq(buf_dualtag[3], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4217 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4218 = mux(_T_4210, _T_4211, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4219 = mux(_T_4212, _T_4213, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4220 = mux(_T_4214, _T_4215, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4221 = mux(_T_4216, _T_4217, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4222 = or(_T_4218, _T_4219) @[Mux.scala 27:72]
node _T_4223 = or(_T_4222, _T_4220) @[Mux.scala 27:72]
node _T_4224 = or(_T_4223, _T_4221) @[Mux.scala 27:72]
wire _T_4225 : UInt<1> @[Mux.scala 27:72]
_T_4225 <= _T_4224 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_4226 = and(_T_4209, _T_4225) @[el2_lsu_bus_buffer.scala 519:101]
node _T_4227 = eq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 519:167]
node _T_4228 = and(_T_4226, _T_4227) @[el2_lsu_bus_buffer.scala 519:138]
node _T_4229 = and(_T_4228, any_done_wait_state) @[el2_lsu_bus_buffer.scala 519:187]
node _T_4230 = or(_T_4204, _T_4229) @[el2_lsu_bus_buffer.scala 519:53]
node _T_4231 = mux(_T_4230, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 519:16]
node _T_4232 = mux(_T_4202, UInt<3>("h04"), _T_4231) @[el2_lsu_bus_buffer.scala 518:14]
node _T_4233 = mux(_T_4195, UInt<3>("h00"), _T_4232) @[el2_lsu_bus_buffer.scala 517:31]
buf_nxtstate[3] <= _T_4233 @[el2_lsu_bus_buffer.scala 517:25]
node _T_4234 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 520:73]
node _T_4235 = and(bus_rsp_write, _T_4234) @[el2_lsu_bus_buffer.scala 520:52]
node _T_4236 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 521:46]
node _T_4237 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 522:23]
node _T_4238 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 522:47]
node _T_4239 = and(_T_4237, _T_4238) @[el2_lsu_bus_buffer.scala 522:27]
node _T_4240 = or(_T_4236, _T_4239) @[el2_lsu_bus_buffer.scala 521:77]
node _T_4241 = and(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 523:26]
node _T_4242 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 523:54]
node _T_4243 = not(_T_4242) @[el2_lsu_bus_buffer.scala 523:44]
node _T_4244 = and(_T_4241, _T_4243) @[el2_lsu_bus_buffer.scala 523:42]
node _T_4245 = and(_T_4244, buf_samedw[3]) @[el2_lsu_bus_buffer.scala 523:58]
node _T_4246 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 523:94]
node _T_4247 = and(_T_4245, _T_4246) @[el2_lsu_bus_buffer.scala 523:74]
node _T_4248 = or(_T_4240, _T_4247) @[el2_lsu_bus_buffer.scala 522:71]
node _T_4249 = and(bus_rsp_read, _T_4248) @[el2_lsu_bus_buffer.scala 521:25]
node _T_4250 = or(_T_4235, _T_4249) @[el2_lsu_bus_buffer.scala 520:105]
buf_resp_state_bus_en[3] <= _T_4250 @[el2_lsu_bus_buffer.scala 520:34]
buf_state_bus_en[3] <= buf_resp_state_bus_en[3] @[el2_lsu_bus_buffer.scala 524:29]
node _T_4251 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 525:49]
node _T_4252 = or(_T_4251, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 525:70]
buf_state_en[3] <= _T_4252 @[el2_lsu_bus_buffer.scala 525:25]
node _T_4253 = and(buf_state_bus_en[3], bus_rsp_read) @[el2_lsu_bus_buffer.scala 526:47]
node _T_4254 = and(_T_4253, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 526:62]
buf_data_en[3] <= _T_4254 @[el2_lsu_bus_buffer.scala 526:24]
node _T_4255 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 527:48]
node _T_4256 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 527:111]
node _T_4257 = and(bus_rsp_read_error, _T_4256) @[el2_lsu_bus_buffer.scala 527:91]
node _T_4258 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 528:42]
node _T_4259 = and(bus_rsp_read_error, _T_4258) @[el2_lsu_bus_buffer.scala 528:31]
node _T_4260 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 528:66]
node _T_4261 = and(_T_4259, _T_4260) @[el2_lsu_bus_buffer.scala 528:46]
node _T_4262 = or(_T_4257, _T_4261) @[el2_lsu_bus_buffer.scala 527:143]
node _T_4263 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 529:32]
node _T_4264 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 529:74]
node _T_4265 = and(_T_4263, _T_4264) @[el2_lsu_bus_buffer.scala 529:53]
node _T_4266 = or(_T_4262, _T_4265) @[el2_lsu_bus_buffer.scala 528:88]
node _T_4267 = and(_T_4255, _T_4266) @[el2_lsu_bus_buffer.scala 527:68]
buf_error_en[3] <= _T_4267 @[el2_lsu_bus_buffer.scala 527:25]
node _T_4268 = eq(buf_error_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 530:50]
node _T_4269 = and(buf_state_en[3], _T_4268) @[el2_lsu_bus_buffer.scala 530:48]
node _T_4270 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 530:84]
node _T_4271 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 530:102]
node _T_4272 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 530:125]
node _T_4273 = mux(_T_4270, _T_4271, _T_4272) @[el2_lsu_bus_buffer.scala 530:72]
node _T_4274 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 530:148]
node _T_4275 = mux(_T_4269, _T_4273, _T_4274) @[el2_lsu_bus_buffer.scala 530:30]
buf_data_in[3] <= _T_4275 @[el2_lsu_bus_buffer.scala 530:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_4276 = eq(UInt<3>("h04"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4276 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_4277 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 533:60]
node _T_4278 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 533:86]
node _T_4279 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 533:101]
node _T_4280 = bits(_T_4279, 0, 0) @[el2_lsu_bus_buffer.scala 533:101]
node _T_4281 = or(_T_4278, _T_4280) @[el2_lsu_bus_buffer.scala 533:90]
node _T_4282 = or(_T_4281, any_done_wait_state) @[el2_lsu_bus_buffer.scala 533:118]
node _T_4283 = mux(_T_4282, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 533:75]
node _T_4284 = mux(_T_4277, UInt<3>("h00"), _T_4283) @[el2_lsu_bus_buffer.scala 533:31]
buf_nxtstate[3] <= _T_4284 @[el2_lsu_bus_buffer.scala 533:25]
node _T_4285 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 534:66]
node _T_4286 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 535:21]
node _T_4287 = bits(_T_4286, 0, 0) @[el2_lsu_bus_buffer.scala 535:21]
node _T_4288 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[3]]) @[el2_lsu_bus_buffer.scala 535:58]
node _T_4289 = and(_T_4287, _T_4288) @[el2_lsu_bus_buffer.scala 535:38]
node _T_4290 = or(_T_4285, _T_4289) @[el2_lsu_bus_buffer.scala 534:95]
node _T_4291 = and(bus_rsp_read, _T_4290) @[el2_lsu_bus_buffer.scala 534:45]
buf_state_bus_en[3] <= _T_4291 @[el2_lsu_bus_buffer.scala 534:29]
node _T_4292 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 536:49]
node _T_4293 = or(_T_4292, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 536:70]
buf_state_en[3] <= _T_4293 @[el2_lsu_bus_buffer.scala 536:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_4294 = eq(UInt<3>("h05"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4294 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_4295 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 539:60]
node _T_4296 = mux(_T_4295, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 539:31]
buf_nxtstate[3] <= _T_4296 @[el2_lsu_bus_buffer.scala 539:25]
node _T_4297 = eq(RspPtr, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 540:37]
node _T_4298 = eq(buf_dualtag[3], RspPtr) @[el2_lsu_bus_buffer.scala 540:98]
node _T_4299 = and(buf_dual[3], _T_4298) @[el2_lsu_bus_buffer.scala 540:80]
node _T_4300 = or(_T_4297, _T_4299) @[el2_lsu_bus_buffer.scala 540:65]
node _T_4301 = or(_T_4300, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 540:112]
buf_state_en[3] <= _T_4301 @[el2_lsu_bus_buffer.scala 540:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-09 15:28:03 +08:00
node _T_4302 = eq(UInt<3>("h06"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4302 : @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
buf_nxtstate[3] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 543:25]
buf_rst[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 544:20]
buf_state_en[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 545:25]
buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 546:25]
buf_ldfwd_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 547:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-09 17:22:33 +08:00
node _T_4303 = bits(buf_state_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 550:108]
2020-11-09 15:28:03 +08:00
reg _T_4304 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4303 : @[Reg.scala 28:19]
_T_4304 <= buf_nxtstate[3] @[Reg.scala 28:23]
2020-11-08 22:37:07 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_state[3] <= _T_4304 @[el2_lsu_bus_buffer.scala 550:18]
reg _T_4305 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 551:60]
_T_4305 <= buf_age_in_3 @[el2_lsu_bus_buffer.scala 551:60]
buf_ageQ[3] <= _T_4305 @[el2_lsu_bus_buffer.scala 551:17]
reg _T_4306 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 552:63]
_T_4306 <= buf_rspage_in[3] @[el2_lsu_bus_buffer.scala 552:63]
buf_rspageQ[3] <= _T_4306 @[el2_lsu_bus_buffer.scala 552:20]
node _T_4307 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 553:109]
2020-11-09 15:28:03 +08:00
reg _T_4308 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4307 : @[Reg.scala 28:19]
_T_4308 <= buf_dualtag_in[3] @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dualtag[3] <= _T_4308 @[el2_lsu_bus_buffer.scala 553:20]
node _T_4309 = bits(buf_dual_in, 3, 3) @[el2_lsu_bus_buffer.scala 554:74]
node _T_4310 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 554:107]
2020-11-09 15:28:03 +08:00
reg _T_4311 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-09 15:10:16 +08:00
when _T_4310 : @[Reg.scala 28:19]
2020-11-09 15:28:03 +08:00
_T_4311 <= _T_4309 @[Reg.scala 28:23]
2020-11-08 22:37:07 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dual[3] <= _T_4311 @[el2_lsu_bus_buffer.scala 554:17]
node _T_4312 = bits(buf_samedw_in, 3, 3) @[el2_lsu_bus_buffer.scala 555:78]
node _T_4313 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 555:111]
2020-11-09 15:10:16 +08:00
reg _T_4314 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4313 : @[Reg.scala 28:19]
_T_4314 <= _T_4312 @[Reg.scala 28:23]
2020-11-08 22:37:07 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_samedw[3] <= _T_4314 @[el2_lsu_bus_buffer.scala 555:19]
node _T_4315 = bits(buf_nomerge_in, 3, 3) @[el2_lsu_bus_buffer.scala 556:80]
node _T_4316 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 556:113]
2020-11-09 15:10:16 +08:00
reg _T_4317 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4316 : @[Reg.scala 28:19]
_T_4317 <= _T_4315 @[Reg.scala 28:23]
2020-11-08 22:37:07 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_nomerge[3] <= _T_4317 @[el2_lsu_bus_buffer.scala 556:20]
node _T_4318 = bits(buf_dualhi_in, 3, 3) @[el2_lsu_bus_buffer.scala 557:78]
node _T_4319 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 557:111]
2020-11-09 15:10:16 +08:00
reg _T_4320 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4319 : @[Reg.scala 28:19]
_T_4320 <= _T_4318 @[Reg.scala 28:23]
2020-11-08 22:37:07 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_dualhi[3] <= _T_4320 @[el2_lsu_bus_buffer.scala 557:19]
node _T_4321 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 560:133]
2020-11-09 15:28:03 +08:00
reg _T_4322 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4321 : @[Reg.scala 28:19]
_T_4322 <= buf_ldfwd_in[0] @[Reg.scala 28:23]
2020-11-08 22:37:07 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4323 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 560:133]
2020-11-09 15:28:03 +08:00
reg _T_4324 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4323 : @[Reg.scala 28:19]
_T_4324 <= buf_ldfwd_in[1] @[Reg.scala 28:23]
2020-11-08 22:37:07 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4325 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 560:133]
2020-11-09 15:28:03 +08:00
reg _T_4326 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4325 : @[Reg.scala 28:19]
_T_4326 <= buf_ldfwd_in[2] @[Reg.scala 28:23]
2020-11-08 22:37:07 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4327 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 560:133]
2020-11-09 15:28:03 +08:00
reg _T_4328 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4327 : @[Reg.scala 28:19]
_T_4328 <= buf_ldfwd_in[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 15:28:03 +08:00
node _T_4329 = cat(_T_4328, _T_4326) @[Cat.scala 29:58]
node _T_4330 = cat(_T_4329, _T_4324) @[Cat.scala 29:58]
node _T_4331 = cat(_T_4330, _T_4322) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_ldfwd <= _T_4331 @[el2_lsu_bus_buffer.scala 560:15]
node _T_4332 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 561:134]
2020-11-09 15:28:03 +08:00
reg _T_4333 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4332 : @[Reg.scala 28:19]
_T_4333 <= buf_ldfwdtag_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4334 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 561:134]
2020-11-09 15:28:03 +08:00
reg _T_4335 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4334 : @[Reg.scala 28:19]
_T_4335 <= buf_ldfwdtag_in[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4336 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 561:134]
2020-11-09 15:28:03 +08:00
reg _T_4337 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4336 : @[Reg.scala 28:19]
_T_4337 <= buf_ldfwdtag_in[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4338 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 561:134]
2020-11-09 15:28:03 +08:00
reg _T_4339 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4338 : @[Reg.scala 28:19]
_T_4339 <= buf_ldfwdtag_in[3] @[Reg.scala 28:23]
2020-11-08 16:40:12 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_ldfwdtag[0] <= _T_4333 @[el2_lsu_bus_buffer.scala 561:18]
buf_ldfwdtag[1] <= _T_4335 @[el2_lsu_bus_buffer.scala 561:18]
buf_ldfwdtag[2] <= _T_4337 @[el2_lsu_bus_buffer.scala 561:18]
buf_ldfwdtag[3] <= _T_4339 @[el2_lsu_bus_buffer.scala 561:18]
node _T_4340 = bits(buf_sideeffect_in, 0, 0) @[el2_lsu_bus_buffer.scala 562:107]
node _T_4341 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 562:140]
2020-11-09 15:28:03 +08:00
reg _T_4342 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-09 15:10:16 +08:00
when _T_4341 : @[Reg.scala 28:19]
2020-11-09 15:28:03 +08:00
_T_4342 <= _T_4340 @[Reg.scala 28:23]
2020-11-08 16:40:12 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4343 = bits(buf_sideeffect_in, 1, 1) @[el2_lsu_bus_buffer.scala 562:107]
node _T_4344 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 562:140]
2020-11-09 15:10:16 +08:00
reg _T_4345 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4344 : @[Reg.scala 28:19]
_T_4345 <= _T_4343 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4346 = bits(buf_sideeffect_in, 2, 2) @[el2_lsu_bus_buffer.scala 562:107]
node _T_4347 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 562:140]
2020-11-09 15:10:16 +08:00
reg _T_4348 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4347 : @[Reg.scala 28:19]
_T_4348 <= _T_4346 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4349 = bits(buf_sideeffect_in, 3, 3) @[el2_lsu_bus_buffer.scala 562:107]
node _T_4350 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 562:140]
2020-11-09 15:10:16 +08:00
reg _T_4351 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4350 : @[Reg.scala 28:19]
_T_4351 <= _T_4349 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 15:28:03 +08:00
node _T_4352 = cat(_T_4351, _T_4348) @[Cat.scala 29:58]
node _T_4353 = cat(_T_4352, _T_4345) @[Cat.scala 29:58]
node _T_4354 = cat(_T_4353, _T_4342) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_sideeffect <= _T_4354 @[el2_lsu_bus_buffer.scala 562:20]
node _T_4355 = bits(buf_unsign_in, 0, 0) @[el2_lsu_bus_buffer.scala 563:99]
node _T_4356 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 563:132]
2020-11-09 15:28:03 +08:00
reg _T_4357 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4356 : @[Reg.scala 28:19]
_T_4357 <= _T_4355 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4358 = bits(buf_unsign_in, 1, 1) @[el2_lsu_bus_buffer.scala 563:99]
node _T_4359 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 563:132]
2020-11-09 15:10:16 +08:00
reg _T_4360 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4359 : @[Reg.scala 28:19]
_T_4360 <= _T_4358 @[Reg.scala 28:23]
2020-11-08 17:19:41 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4361 = bits(buf_unsign_in, 2, 2) @[el2_lsu_bus_buffer.scala 563:99]
node _T_4362 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 563:132]
2020-11-09 15:10:16 +08:00
reg _T_4363 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4362 : @[Reg.scala 28:19]
_T_4363 <= _T_4361 @[Reg.scala 28:23]
2020-11-08 17:19:41 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4364 = bits(buf_unsign_in, 3, 3) @[el2_lsu_bus_buffer.scala 563:99]
node _T_4365 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 563:132]
2020-11-09 15:10:16 +08:00
reg _T_4366 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4365 : @[Reg.scala 28:19]
_T_4366 <= _T_4364 @[Reg.scala 28:23]
2020-11-08 17:19:41 +08:00
skip @[Reg.scala 28:19]
2020-11-09 15:28:03 +08:00
node _T_4367 = cat(_T_4366, _T_4363) @[Cat.scala 29:58]
node _T_4368 = cat(_T_4367, _T_4360) @[Cat.scala 29:58]
node _T_4369 = cat(_T_4368, _T_4357) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_unsign <= _T_4369 @[el2_lsu_bus_buffer.scala 563:16]
node _T_4370 = bits(buf_write_in, 0, 0) @[el2_lsu_bus_buffer.scala 564:97]
node _T_4371 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 564:130]
2020-11-09 15:28:03 +08:00
reg _T_4372 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4371 : @[Reg.scala 28:19]
_T_4372 <= _T_4370 @[Reg.scala 28:23]
2020-11-08 17:19:41 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4373 = bits(buf_write_in, 1, 1) @[el2_lsu_bus_buffer.scala 564:97]
node _T_4374 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 564:130]
2020-11-09 15:10:16 +08:00
reg _T_4375 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4374 : @[Reg.scala 28:19]
_T_4375 <= _T_4373 @[Reg.scala 28:23]
2020-11-08 18:50:12 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4376 = bits(buf_write_in, 2, 2) @[el2_lsu_bus_buffer.scala 564:97]
node _T_4377 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 564:130]
2020-11-09 15:10:16 +08:00
reg _T_4378 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4377 : @[Reg.scala 28:19]
_T_4378 <= _T_4376 @[Reg.scala 28:23]
2020-11-08 22:37:07 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4379 = bits(buf_write_in, 3, 3) @[el2_lsu_bus_buffer.scala 564:97]
node _T_4380 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 564:130]
2020-11-09 15:10:16 +08:00
reg _T_4381 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4380 : @[Reg.scala 28:19]
_T_4381 <= _T_4379 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 15:28:03 +08:00
node _T_4382 = cat(_T_4381, _T_4378) @[Cat.scala 29:58]
node _T_4383 = cat(_T_4382, _T_4375) @[Cat.scala 29:58]
node _T_4384 = cat(_T_4383, _T_4372) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_write <= _T_4384 @[el2_lsu_bus_buffer.scala 564:15]
node _T_4385 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 565:119]
2020-11-09 15:28:03 +08:00
reg _T_4386 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4385 : @[Reg.scala 28:19]
_T_4386 <= buf_sz_in[0] @[Reg.scala 28:23]
2020-11-08 21:53:45 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4387 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 565:119]
2020-11-09 15:28:03 +08:00
reg _T_4388 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4387 : @[Reg.scala 28:19]
_T_4388 <= buf_sz_in[1] @[Reg.scala 28:23]
2020-11-08 21:53:45 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4389 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 565:119]
2020-11-09 15:28:03 +08:00
reg _T_4390 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4389 : @[Reg.scala 28:19]
_T_4390 <= buf_sz_in[2] @[Reg.scala 28:23]
2020-11-08 22:51:28 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4391 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 565:119]
2020-11-09 15:28:03 +08:00
reg _T_4392 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4391 : @[Reg.scala 28:19]
_T_4392 <= buf_sz_in[3] @[Reg.scala 28:23]
2020-11-08 21:53:45 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_sz[0] <= _T_4386 @[el2_lsu_bus_buffer.scala 565:12]
buf_sz[1] <= _T_4388 @[el2_lsu_bus_buffer.scala 565:12]
buf_sz[2] <= _T_4390 @[el2_lsu_bus_buffer.scala 565:12]
buf_sz[3] <= _T_4392 @[el2_lsu_bus_buffer.scala 565:12]
node _T_4393 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 566:82]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_4 of rvclkhdr_4 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_4.clock <= clock
rvclkhdr_4.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_4.io.clk <= clock @[el2_lib.scala 487:18]
2020-11-09 15:28:03 +08:00
rvclkhdr_4.io.en <= _T_4393 @[el2_lib.scala 488:17]
2020-11-07 20:07:56 +08:00
rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-09 15:28:03 +08:00
reg _T_4394 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4394 <= buf_addr_in[0] @[el2_lib.scala 491:16]
2020-11-09 17:22:33 +08:00
node _T_4395 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 566:82]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_5 of rvclkhdr_5 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_5.clock <= clock
rvclkhdr_5.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_5.io.clk <= clock @[el2_lib.scala 487:18]
2020-11-09 15:28:03 +08:00
rvclkhdr_5.io.en <= _T_4395 @[el2_lib.scala 488:17]
2020-11-07 20:07:56 +08:00
rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-09 15:28:03 +08:00
reg _T_4396 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4396 <= buf_addr_in[1] @[el2_lib.scala 491:16]
2020-11-09 17:22:33 +08:00
node _T_4397 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 566:82]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_6 of rvclkhdr_6 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_6.clock <= clock
rvclkhdr_6.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_6.io.clk <= clock @[el2_lib.scala 487:18]
2020-11-09 15:28:03 +08:00
rvclkhdr_6.io.en <= _T_4397 @[el2_lib.scala 488:17]
2020-11-07 20:07:56 +08:00
rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-09 15:28:03 +08:00
reg _T_4398 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4398 <= buf_addr_in[2] @[el2_lib.scala 491:16]
2020-11-09 17:22:33 +08:00
node _T_4399 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 566:82]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_7 of rvclkhdr_7 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_7.clock <= clock
rvclkhdr_7.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_7.io.clk <= clock @[el2_lib.scala 487:18]
2020-11-09 15:28:03 +08:00
rvclkhdr_7.io.en <= _T_4399 @[el2_lib.scala 488:17]
2020-11-07 20:07:56 +08:00
rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-09 15:28:03 +08:00
reg _T_4400 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4400 <= buf_addr_in[3] @[el2_lib.scala 491:16]
2020-11-09 17:22:33 +08:00
buf_addr[0] <= _T_4394 @[el2_lsu_bus_buffer.scala 566:14]
buf_addr[1] <= _T_4396 @[el2_lsu_bus_buffer.scala 566:14]
buf_addr[2] <= _T_4398 @[el2_lsu_bus_buffer.scala 566:14]
buf_addr[3] <= _T_4400 @[el2_lsu_bus_buffer.scala 566:14]
node _T_4401 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 567:127]
2020-11-09 15:28:03 +08:00
reg _T_4402 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4401 : @[Reg.scala 28:19]
_T_4402 <= buf_byteen_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4403 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 567:127]
2020-11-09 15:28:03 +08:00
reg _T_4404 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4403 : @[Reg.scala 28:19]
_T_4404 <= buf_byteen_in[1] @[Reg.scala 28:23]
2020-11-07 20:07:56 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4405 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 567:127]
2020-11-09 15:28:03 +08:00
reg _T_4406 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4405 : @[Reg.scala 28:19]
_T_4406 <= buf_byteen_in[2] @[Reg.scala 28:23]
2020-11-08 22:51:28 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
node _T_4407 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 567:127]
2020-11-09 15:28:03 +08:00
reg _T_4408 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4407 : @[Reg.scala 28:19]
_T_4408 <= buf_byteen_in[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-09 17:22:33 +08:00
buf_byteen[0] <= _T_4402 @[el2_lsu_bus_buffer.scala 567:16]
buf_byteen[1] <= _T_4404 @[el2_lsu_bus_buffer.scala 567:16]
buf_byteen[2] <= _T_4406 @[el2_lsu_bus_buffer.scala 567:16]
buf_byteen[3] <= _T_4408 @[el2_lsu_bus_buffer.scala 567:16]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_8 of rvclkhdr_8 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_8.clock <= clock
rvclkhdr_8.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_8.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_8.io.en <= buf_data_en[0] @[el2_lib.scala 488:17]
rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-09 15:28:03 +08:00
reg _T_4409 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4409 <= buf_data_in[0] @[el2_lib.scala 491:16]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_9 of rvclkhdr_9 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_9.clock <= clock
rvclkhdr_9.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_9.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_9.io.en <= buf_data_en[1] @[el2_lib.scala 488:17]
rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-09 15:28:03 +08:00
reg _T_4410 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4410 <= buf_data_in[1] @[el2_lib.scala 491:16]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_10 of rvclkhdr_10 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_10.clock <= clock
rvclkhdr_10.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_10.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_10.io.en <= buf_data_en[2] @[el2_lib.scala 488:17]
rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-09 15:28:03 +08:00
reg _T_4411 : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4411 <= buf_data_in[2] @[el2_lib.scala 491:16]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_11 of rvclkhdr_11 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_11.clock <= clock
rvclkhdr_11.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_11.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_11.io.en <= buf_data_en[3] @[el2_lib.scala 488:17]
rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-09 15:28:03 +08:00
reg _T_4412 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4412 <= buf_data_in[3] @[el2_lib.scala 491:16]
2020-11-09 17:22:33 +08:00
buf_data[0] <= _T_4409 @[el2_lsu_bus_buffer.scala 568:14]
buf_data[1] <= _T_4410 @[el2_lsu_bus_buffer.scala 568:14]
buf_data[2] <= _T_4411 @[el2_lsu_bus_buffer.scala 568:14]
buf_data[3] <= _T_4412 @[el2_lsu_bus_buffer.scala 568:14]
node _T_4413 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 569:121]
node _T_4414 = mux(buf_error_en[0], UInt<1>("h01"), _T_4413) @[el2_lsu_bus_buffer.scala 569:86]
node _T_4415 = eq(buf_rst[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 569:128]
node _T_4416 = and(_T_4414, _T_4415) @[el2_lsu_bus_buffer.scala 569:126]
reg _T_4417 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 569:82]
_T_4417 <= _T_4416 @[el2_lsu_bus_buffer.scala 569:82]
node _T_4418 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 569:121]
node _T_4419 = mux(buf_error_en[1], UInt<1>("h01"), _T_4418) @[el2_lsu_bus_buffer.scala 569:86]
node _T_4420 = eq(buf_rst[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 569:128]
node _T_4421 = and(_T_4419, _T_4420) @[el2_lsu_bus_buffer.scala 569:126]
reg _T_4422 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 569:82]
_T_4422 <= _T_4421 @[el2_lsu_bus_buffer.scala 569:82]
node _T_4423 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 569:121]
node _T_4424 = mux(buf_error_en[2], UInt<1>("h01"), _T_4423) @[el2_lsu_bus_buffer.scala 569:86]
node _T_4425 = eq(buf_rst[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 569:128]
node _T_4426 = and(_T_4424, _T_4425) @[el2_lsu_bus_buffer.scala 569:126]
reg _T_4427 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 569:82]
_T_4427 <= _T_4426 @[el2_lsu_bus_buffer.scala 569:82]
node _T_4428 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 569:121]
node _T_4429 = mux(buf_error_en[3], UInt<1>("h01"), _T_4428) @[el2_lsu_bus_buffer.scala 569:86]
node _T_4430 = eq(buf_rst[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 569:128]
node _T_4431 = and(_T_4429, _T_4430) @[el2_lsu_bus_buffer.scala 569:126]
reg _T_4432 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 569:82]
_T_4432 <= _T_4431 @[el2_lsu_bus_buffer.scala 569:82]
2020-11-09 15:28:03 +08:00
node _T_4433 = cat(_T_4432, _T_4427) @[Cat.scala 29:58]
node _T_4434 = cat(_T_4433, _T_4422) @[Cat.scala 29:58]
node _T_4435 = cat(_T_4434, _T_4417) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
buf_error <= _T_4435 @[el2_lsu_bus_buffer.scala 569:15]
2020-11-09 15:28:03 +08:00
node _T_4436 = cat(io.lsu_busreq_m, UInt<1>("h00")) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4437 = mux(io.ldst_dual_m, _T_4436, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 572:28]
2020-11-09 15:28:03 +08:00
node _T_4438 = cat(io.lsu_busreq_r, UInt<1>("h00")) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4439 = mux(io.ldst_dual_r, _T_4438, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 572:94]
node _T_4440 = add(_T_4437, _T_4439) @[el2_lsu_bus_buffer.scala 572:88]
node _T_4441 = add(_T_4440, ibuf_valid) @[el2_lsu_bus_buffer.scala 572:154]
node _T_4442 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 572:190]
node _T_4443 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 572:190]
node _T_4444 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 572:190]
node _T_4445 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 572:190]
node _T_4446 = add(_T_4442, _T_4443) @[el2_lsu_bus_buffer.scala 572:217]
node _T_4447 = add(_T_4446, _T_4444) @[el2_lsu_bus_buffer.scala 572:217]
node _T_4448 = add(_T_4447, _T_4445) @[el2_lsu_bus_buffer.scala 572:217]
node _T_4449 = add(_T_4441, _T_4448) @[el2_lsu_bus_buffer.scala 572:169]
node buf_numvld_any = tail(_T_4449, 1) @[el2_lsu_bus_buffer.scala 572:169]
node _T_4450 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 573:60]
node _T_4451 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 573:79]
node _T_4452 = and(_T_4450, _T_4451) @[el2_lsu_bus_buffer.scala 573:64]
node _T_4453 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 573:91]
node _T_4454 = and(_T_4452, _T_4453) @[el2_lsu_bus_buffer.scala 573:89]
node _T_4455 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 573:60]
node _T_4456 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 573:79]
node _T_4457 = and(_T_4455, _T_4456) @[el2_lsu_bus_buffer.scala 573:64]
node _T_4458 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 573:91]
node _T_4459 = and(_T_4457, _T_4458) @[el2_lsu_bus_buffer.scala 573:89]
node _T_4460 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 573:60]
node _T_4461 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 573:79]
node _T_4462 = and(_T_4460, _T_4461) @[el2_lsu_bus_buffer.scala 573:64]
node _T_4463 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 573:91]
node _T_4464 = and(_T_4462, _T_4463) @[el2_lsu_bus_buffer.scala 573:89]
node _T_4465 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 573:60]
node _T_4466 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 573:79]
node _T_4467 = and(_T_4465, _T_4466) @[el2_lsu_bus_buffer.scala 573:64]
node _T_4468 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 573:91]
node _T_4469 = and(_T_4467, _T_4468) @[el2_lsu_bus_buffer.scala 573:89]
node _T_4470 = add(_T_4469, _T_4464) @[el2_lsu_bus_buffer.scala 573:142]
node _T_4471 = add(_T_4470, _T_4459) @[el2_lsu_bus_buffer.scala 573:142]
node _T_4472 = add(_T_4471, _T_4454) @[el2_lsu_bus_buffer.scala 573:142]
buf_numvld_wrcmd_any <= _T_4472 @[el2_lsu_bus_buffer.scala 573:24]
node _T_4473 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 574:63]
node _T_4474 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:75]
node _T_4475 = and(_T_4473, _T_4474) @[el2_lsu_bus_buffer.scala 574:73]
node _T_4476 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 574:63]
node _T_4477 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:75]
node _T_4478 = and(_T_4476, _T_4477) @[el2_lsu_bus_buffer.scala 574:73]
node _T_4479 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 574:63]
node _T_4480 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:75]
node _T_4481 = and(_T_4479, _T_4480) @[el2_lsu_bus_buffer.scala 574:73]
node _T_4482 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 574:63]
node _T_4483 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:75]
node _T_4484 = and(_T_4482, _T_4483) @[el2_lsu_bus_buffer.scala 574:73]
node _T_4485 = add(_T_4484, _T_4481) @[el2_lsu_bus_buffer.scala 574:126]
node _T_4486 = add(_T_4485, _T_4478) @[el2_lsu_bus_buffer.scala 574:126]
node _T_4487 = add(_T_4486, _T_4475) @[el2_lsu_bus_buffer.scala 574:126]
buf_numvld_cmd_any <= _T_4487 @[el2_lsu_bus_buffer.scala 574:22]
node _T_4488 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 575:63]
node _T_4489 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 575:90]
node _T_4490 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 575:102]
node _T_4491 = and(_T_4489, _T_4490) @[el2_lsu_bus_buffer.scala 575:100]
node _T_4492 = or(_T_4488, _T_4491) @[el2_lsu_bus_buffer.scala 575:74]
node _T_4493 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 575:63]
node _T_4494 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 575:90]
node _T_4495 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 575:102]
node _T_4496 = and(_T_4494, _T_4495) @[el2_lsu_bus_buffer.scala 575:100]
node _T_4497 = or(_T_4493, _T_4496) @[el2_lsu_bus_buffer.scala 575:74]
node _T_4498 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 575:63]
node _T_4499 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 575:90]
node _T_4500 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 575:102]
node _T_4501 = and(_T_4499, _T_4500) @[el2_lsu_bus_buffer.scala 575:100]
node _T_4502 = or(_T_4498, _T_4501) @[el2_lsu_bus_buffer.scala 575:74]
node _T_4503 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 575:63]
node _T_4504 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 575:90]
node _T_4505 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 575:102]
node _T_4506 = and(_T_4504, _T_4505) @[el2_lsu_bus_buffer.scala 575:100]
node _T_4507 = or(_T_4503, _T_4506) @[el2_lsu_bus_buffer.scala 575:74]
node _T_4508 = add(_T_4507, _T_4502) @[el2_lsu_bus_buffer.scala 575:154]
node _T_4509 = add(_T_4508, _T_4497) @[el2_lsu_bus_buffer.scala 575:154]
node _T_4510 = add(_T_4509, _T_4492) @[el2_lsu_bus_buffer.scala 575:154]
buf_numvld_pend_any <= _T_4510 @[el2_lsu_bus_buffer.scala 575:23]
node _T_4511 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 576:61]
node _T_4512 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 576:61]
node _T_4513 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 576:61]
node _T_4514 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 576:61]
node _T_4515 = or(_T_4514, _T_4513) @[el2_lsu_bus_buffer.scala 576:93]
node _T_4516 = or(_T_4515, _T_4512) @[el2_lsu_bus_buffer.scala 576:93]
node _T_4517 = or(_T_4516, _T_4511) @[el2_lsu_bus_buffer.scala 576:93]
any_done_wait_state <= _T_4517 @[el2_lsu_bus_buffer.scala 576:23]
node _T_4518 = orr(buf_numvld_pend_any) @[el2_lsu_bus_buffer.scala 577:53]
io.lsu_bus_buffer_pend_any <= _T_4518 @[el2_lsu_bus_buffer.scala 577:30]
node _T_4519 = and(io.ldst_dual_d, io.dec_lsu_valid_raw_d) @[el2_lsu_bus_buffer.scala 578:52]
node _T_4520 = geq(buf_numvld_any, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 578:92]
node _T_4521 = eq(buf_numvld_any, UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 578:121]
node _T_4522 = mux(_T_4519, _T_4520, _T_4521) @[el2_lsu_bus_buffer.scala 578:36]
io.lsu_bus_buffer_full_any <= _T_4522 @[el2_lsu_bus_buffer.scala 578:30]
node _T_4523 = orr(buf_state[0]) @[el2_lsu_bus_buffer.scala 579:52]
node _T_4524 = orr(buf_state[1]) @[el2_lsu_bus_buffer.scala 579:52]
node _T_4525 = orr(buf_state[2]) @[el2_lsu_bus_buffer.scala 579:52]
node _T_4526 = orr(buf_state[3]) @[el2_lsu_bus_buffer.scala 579:52]
node _T_4527 = or(_T_4523, _T_4524) @[el2_lsu_bus_buffer.scala 579:65]
node _T_4528 = or(_T_4527, _T_4525) @[el2_lsu_bus_buffer.scala 579:65]
node _T_4529 = or(_T_4528, _T_4526) @[el2_lsu_bus_buffer.scala 579:65]
node _T_4530 = eq(_T_4529, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 579:34]
node _T_4531 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 579:72]
node _T_4532 = and(_T_4530, _T_4531) @[el2_lsu_bus_buffer.scala 579:70]
node _T_4533 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 579:86]
node _T_4534 = and(_T_4532, _T_4533) @[el2_lsu_bus_buffer.scala 579:84]
io.lsu_bus_buffer_empty_any <= _T_4534 @[el2_lsu_bus_buffer.scala 579:31]
node _T_4535 = and(io.lsu_busreq_m, io.lsu_pkt_m.valid) @[el2_lsu_bus_buffer.scala 581:51]
node _T_4536 = and(_T_4535, io.lsu_pkt_m.load) @[el2_lsu_bus_buffer.scala 581:72]
node _T_4537 = eq(io.flush_m_up, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 581:94]
node _T_4538 = and(_T_4536, _T_4537) @[el2_lsu_bus_buffer.scala 581:92]
node _T_4539 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 581:111]
node _T_4540 = and(_T_4538, _T_4539) @[el2_lsu_bus_buffer.scala 581:109]
io.lsu_nonblock_load_valid_m <= _T_4540 @[el2_lsu_bus_buffer.scala 581:32]
io.lsu_nonblock_load_tag_m <= WrPtr0_m @[el2_lsu_bus_buffer.scala 582:30]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_valid_r : UInt<1>
lsu_nonblock_load_valid_r <= UInt<1>("h00")
2020-11-09 17:22:33 +08:00
node _T_4541 = eq(io.lsu_commit_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 584:61]
node _T_4542 = and(lsu_nonblock_load_valid_r, _T_4541) @[el2_lsu_bus_buffer.scala 584:59]
io.lsu_nonblock_load_inv_r <= _T_4542 @[el2_lsu_bus_buffer.scala 584:30]
io.lsu_nonblock_load_inv_tag_r <= WrPtr0_r @[el2_lsu_bus_buffer.scala 585:34]
node _T_4543 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 586:80]
node _T_4544 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 586:127]
node _T_4545 = and(UInt<1>("h01"), _T_4544) @[el2_lsu_bus_buffer.scala 586:116]
node _T_4546 = eq(_T_4545, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 586:95]
node _T_4547 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 586:80]
node _T_4548 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 586:127]
node _T_4549 = and(UInt<1>("h01"), _T_4548) @[el2_lsu_bus_buffer.scala 586:116]
node _T_4550 = eq(_T_4549, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 586:95]
node _T_4551 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 586:80]
node _T_4552 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 586:127]
node _T_4553 = and(UInt<1>("h01"), _T_4552) @[el2_lsu_bus_buffer.scala 586:116]
node _T_4554 = eq(_T_4553, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 586:95]
node _T_4555 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 586:80]
node _T_4556 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 586:127]
node _T_4557 = and(UInt<1>("h01"), _T_4556) @[el2_lsu_bus_buffer.scala 586:116]
node _T_4558 = eq(_T_4557, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 586:95]
2020-11-09 15:28:03 +08:00
node _T_4559 = mux(_T_4543, _T_4546, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4560 = mux(_T_4547, _T_4550, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4561 = mux(_T_4551, _T_4554, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4562 = mux(_T_4555, _T_4558, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4563 = or(_T_4559, _T_4560) @[Mux.scala 27:72]
node _T_4564 = or(_T_4563, _T_4561) @[Mux.scala 27:72]
node _T_4565 = or(_T_4564, _T_4562) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_data_ready : UInt<1> @[Mux.scala 27:72]
2020-11-09 15:28:03 +08:00
lsu_nonblock_load_data_ready <= _T_4565 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_4566 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 587:80]
node _T_4567 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 587:104]
node _T_4568 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 587:120]
node _T_4569 = eq(_T_4568, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 587:110]
node _T_4570 = and(_T_4567, _T_4569) @[el2_lsu_bus_buffer.scala 587:108]
node _T_4571 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 587:80]
node _T_4572 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 587:104]
node _T_4573 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 587:120]
node _T_4574 = eq(_T_4573, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 587:110]
node _T_4575 = and(_T_4572, _T_4574) @[el2_lsu_bus_buffer.scala 587:108]
node _T_4576 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 587:80]
node _T_4577 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 587:104]
node _T_4578 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 587:120]
node _T_4579 = eq(_T_4578, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 587:110]
node _T_4580 = and(_T_4577, _T_4579) @[el2_lsu_bus_buffer.scala 587:108]
node _T_4581 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 587:80]
node _T_4582 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 587:104]
node _T_4583 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 587:120]
node _T_4584 = eq(_T_4583, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 587:110]
node _T_4585 = and(_T_4582, _T_4584) @[el2_lsu_bus_buffer.scala 587:108]
2020-11-09 15:28:03 +08:00
node _T_4586 = mux(_T_4566, _T_4570, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4587 = mux(_T_4571, _T_4575, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4588 = mux(_T_4576, _T_4580, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4589 = mux(_T_4581, _T_4585, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4590 = or(_T_4586, _T_4587) @[Mux.scala 27:72]
node _T_4591 = or(_T_4590, _T_4588) @[Mux.scala 27:72]
node _T_4592 = or(_T_4591, _T_4589) @[Mux.scala 27:72]
wire _T_4593 : UInt<1> @[Mux.scala 27:72]
_T_4593 <= _T_4592 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
io.lsu_nonblock_load_data_error <= _T_4593 @[el2_lsu_bus_buffer.scala 587:35]
node _T_4594 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 588:79]
node _T_4595 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 588:102]
node _T_4596 = eq(_T_4595, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:92]
node _T_4597 = and(_T_4594, _T_4596) @[el2_lsu_bus_buffer.scala 588:90]
node _T_4598 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:109]
node _T_4599 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:124]
node _T_4600 = or(_T_4598, _T_4599) @[el2_lsu_bus_buffer.scala 588:122]
node _T_4601 = and(_T_4597, _T_4600) @[el2_lsu_bus_buffer.scala 588:106]
node _T_4602 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 588:79]
node _T_4603 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 588:102]
node _T_4604 = eq(_T_4603, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:92]
node _T_4605 = and(_T_4602, _T_4604) @[el2_lsu_bus_buffer.scala 588:90]
node _T_4606 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:109]
node _T_4607 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:124]
node _T_4608 = or(_T_4606, _T_4607) @[el2_lsu_bus_buffer.scala 588:122]
node _T_4609 = and(_T_4605, _T_4608) @[el2_lsu_bus_buffer.scala 588:106]
node _T_4610 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 588:79]
node _T_4611 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 588:102]
node _T_4612 = eq(_T_4611, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:92]
node _T_4613 = and(_T_4610, _T_4612) @[el2_lsu_bus_buffer.scala 588:90]
node _T_4614 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:109]
node _T_4615 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:124]
node _T_4616 = or(_T_4614, _T_4615) @[el2_lsu_bus_buffer.scala 588:122]
node _T_4617 = and(_T_4613, _T_4616) @[el2_lsu_bus_buffer.scala 588:106]
node _T_4618 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 588:79]
node _T_4619 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 588:102]
node _T_4620 = eq(_T_4619, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:92]
node _T_4621 = and(_T_4618, _T_4620) @[el2_lsu_bus_buffer.scala 588:90]
node _T_4622 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:109]
node _T_4623 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:124]
node _T_4624 = or(_T_4622, _T_4623) @[el2_lsu_bus_buffer.scala 588:122]
node _T_4625 = and(_T_4621, _T_4624) @[el2_lsu_bus_buffer.scala 588:106]
2020-11-09 15:28:03 +08:00
node _T_4626 = mux(_T_4601, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4627 = mux(_T_4609, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4628 = mux(_T_4617, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4629 = mux(_T_4625, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4630 = or(_T_4626, _T_4627) @[Mux.scala 27:72]
node _T_4631 = or(_T_4630, _T_4628) @[Mux.scala 27:72]
node _T_4632 = or(_T_4631, _T_4629) @[Mux.scala 27:72]
wire _T_4633 : UInt<2> @[Mux.scala 27:72]
_T_4633 <= _T_4632 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
io.lsu_nonblock_load_data_tag <= _T_4633 @[el2_lsu_bus_buffer.scala 588:33]
node _T_4634 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:78]
node _T_4635 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 589:101]
node _T_4636 = eq(_T_4635, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:91]
node _T_4637 = and(_T_4634, _T_4636) @[el2_lsu_bus_buffer.scala 589:89]
node _T_4638 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:108]
node _T_4639 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:123]
node _T_4640 = or(_T_4638, _T_4639) @[el2_lsu_bus_buffer.scala 589:121]
node _T_4641 = and(_T_4637, _T_4640) @[el2_lsu_bus_buffer.scala 589:105]
node _T_4642 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:78]
node _T_4643 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 589:101]
node _T_4644 = eq(_T_4643, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:91]
node _T_4645 = and(_T_4642, _T_4644) @[el2_lsu_bus_buffer.scala 589:89]
node _T_4646 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:108]
node _T_4647 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:123]
node _T_4648 = or(_T_4646, _T_4647) @[el2_lsu_bus_buffer.scala 589:121]
node _T_4649 = and(_T_4645, _T_4648) @[el2_lsu_bus_buffer.scala 589:105]
node _T_4650 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:78]
node _T_4651 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 589:101]
node _T_4652 = eq(_T_4651, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:91]
node _T_4653 = and(_T_4650, _T_4652) @[el2_lsu_bus_buffer.scala 589:89]
node _T_4654 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:108]
node _T_4655 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:123]
node _T_4656 = or(_T_4654, _T_4655) @[el2_lsu_bus_buffer.scala 589:121]
node _T_4657 = and(_T_4653, _T_4656) @[el2_lsu_bus_buffer.scala 589:105]
node _T_4658 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:78]
node _T_4659 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 589:101]
node _T_4660 = eq(_T_4659, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:91]
node _T_4661 = and(_T_4658, _T_4660) @[el2_lsu_bus_buffer.scala 589:89]
node _T_4662 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:108]
node _T_4663 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:123]
node _T_4664 = or(_T_4662, _T_4663) @[el2_lsu_bus_buffer.scala 589:121]
node _T_4665 = and(_T_4661, _T_4664) @[el2_lsu_bus_buffer.scala 589:105]
2020-11-09 15:28:03 +08:00
node _T_4666 = mux(_T_4641, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4667 = mux(_T_4649, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4668 = mux(_T_4657, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4669 = mux(_T_4665, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4670 = or(_T_4666, _T_4667) @[Mux.scala 27:72]
node _T_4671 = or(_T_4670, _T_4668) @[Mux.scala 27:72]
node _T_4672 = or(_T_4671, _T_4669) @[Mux.scala 27:72]
2020-11-08 21:53:45 +08:00
wire lsu_nonblock_load_data_lo : UInt<32> @[Mux.scala 27:72]
2020-11-09 15:28:03 +08:00
lsu_nonblock_load_data_lo <= _T_4672 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_4673 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:78]
node _T_4674 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 590:101]
node _T_4675 = eq(_T_4674, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:91]
node _T_4676 = and(_T_4673, _T_4675) @[el2_lsu_bus_buffer.scala 590:89]
node _T_4677 = or(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 590:120]
node _T_4678 = and(_T_4676, _T_4677) @[el2_lsu_bus_buffer.scala 590:105]
node _T_4679 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:78]
node _T_4680 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 590:101]
node _T_4681 = eq(_T_4680, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:91]
node _T_4682 = and(_T_4679, _T_4681) @[el2_lsu_bus_buffer.scala 590:89]
node _T_4683 = or(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 590:120]
node _T_4684 = and(_T_4682, _T_4683) @[el2_lsu_bus_buffer.scala 590:105]
node _T_4685 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:78]
node _T_4686 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 590:101]
node _T_4687 = eq(_T_4686, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:91]
node _T_4688 = and(_T_4685, _T_4687) @[el2_lsu_bus_buffer.scala 590:89]
node _T_4689 = or(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 590:120]
node _T_4690 = and(_T_4688, _T_4689) @[el2_lsu_bus_buffer.scala 590:105]
node _T_4691 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:78]
node _T_4692 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 590:101]
node _T_4693 = eq(_T_4692, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:91]
node _T_4694 = and(_T_4691, _T_4693) @[el2_lsu_bus_buffer.scala 590:89]
node _T_4695 = or(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 590:120]
node _T_4696 = and(_T_4694, _T_4695) @[el2_lsu_bus_buffer.scala 590:105]
2020-11-09 15:28:03 +08:00
node _T_4697 = mux(_T_4678, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4698 = mux(_T_4684, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4699 = mux(_T_4690, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4700 = mux(_T_4696, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4701 = or(_T_4697, _T_4698) @[Mux.scala 27:72]
node _T_4702 = or(_T_4701, _T_4699) @[Mux.scala 27:72]
node _T_4703 = or(_T_4702, _T_4700) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_data_hi : UInt<32> @[Mux.scala 27:72]
2020-11-09 15:28:03 +08:00
lsu_nonblock_load_data_hi <= _T_4703 @[Mux.scala 27:72]
node _T_4704 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4705 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4706 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4707 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4708 = mux(_T_4704, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4709 = mux(_T_4705, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4710 = mux(_T_4706, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4711 = mux(_T_4707, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4712 = or(_T_4708, _T_4709) @[Mux.scala 27:72]
node _T_4713 = or(_T_4712, _T_4710) @[Mux.scala 27:72]
node _T_4714 = or(_T_4713, _T_4711) @[Mux.scala 27:72]
wire _T_4715 : UInt<32> @[Mux.scala 27:72]
_T_4715 <= _T_4714 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node lsu_nonblock_addr_offset = bits(_T_4715, 1, 0) @[el2_lsu_bus_buffer.scala 591:83]
2020-11-09 15:28:03 +08:00
node _T_4716 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4717 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4718 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4719 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4720 = mux(_T_4716, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4721 = mux(_T_4717, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4722 = mux(_T_4718, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4723 = mux(_T_4719, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4724 = or(_T_4720, _T_4721) @[Mux.scala 27:72]
node _T_4725 = or(_T_4724, _T_4722) @[Mux.scala 27:72]
node _T_4726 = or(_T_4725, _T_4723) @[Mux.scala 27:72]
2020-11-08 17:19:41 +08:00
wire lsu_nonblock_sz : UInt<2> @[Mux.scala 27:72]
2020-11-09 15:28:03 +08:00
lsu_nonblock_sz <= _T_4726 @[Mux.scala 27:72]
node _T_4727 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4728 = bits(buf_unsign, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4729 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4730 = bits(buf_unsign, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4731 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4732 = bits(buf_unsign, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4733 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4734 = bits(buf_unsign, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4735 = mux(_T_4727, _T_4728, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4736 = mux(_T_4729, _T_4730, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4737 = mux(_T_4731, _T_4732, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4738 = mux(_T_4733, _T_4734, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4739 = or(_T_4735, _T_4736) @[Mux.scala 27:72]
node _T_4740 = or(_T_4739, _T_4737) @[Mux.scala 27:72]
node _T_4741 = or(_T_4740, _T_4738) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_unsign : UInt<1> @[Mux.scala 27:72]
2020-11-09 15:28:03 +08:00
lsu_nonblock_unsign <= _T_4741 @[Mux.scala 27:72]
node _T_4742 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58]
node _T_4743 = cat(_T_4742, buf_dual[1]) @[Cat.scala 29:58]
node _T_4744 = cat(_T_4743, buf_dual[0]) @[Cat.scala 29:58]
node _T_4745 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4746 = bits(_T_4744, 0, 0) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4747 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4748 = bits(_T_4744, 1, 1) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4749 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4750 = bits(_T_4744, 2, 2) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4751 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 109:118]
node _T_4752 = bits(_T_4744, 3, 3) @[el2_lsu_bus_buffer.scala 109:129]
node _T_4753 = mux(_T_4745, _T_4746, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4754 = mux(_T_4747, _T_4748, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4755 = mux(_T_4749, _T_4750, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4756 = mux(_T_4751, _T_4752, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4757 = or(_T_4753, _T_4754) @[Mux.scala 27:72]
node _T_4758 = or(_T_4757, _T_4755) @[Mux.scala 27:72]
node _T_4759 = or(_T_4758, _T_4756) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_dual : UInt<1> @[Mux.scala 27:72]
2020-11-09 15:28:03 +08:00
lsu_nonblock_dual <= _T_4759 @[Mux.scala 27:72]
node _T_4760 = cat(lsu_nonblock_load_data_hi, lsu_nonblock_load_data_lo) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4761 = mul(lsu_nonblock_addr_offset, UInt<4>("h08")) @[el2_lsu_bus_buffer.scala 595:121]
node lsu_nonblock_data_unalgn = dshr(_T_4760, _T_4761) @[el2_lsu_bus_buffer.scala 595:92]
node _T_4762 = eq(io.lsu_nonblock_load_data_error, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 597:69]
node _T_4763 = and(lsu_nonblock_load_data_ready, _T_4762) @[el2_lsu_bus_buffer.scala 597:67]
io.lsu_nonblock_load_data_valid <= _T_4763 @[el2_lsu_bus_buffer.scala 597:35]
node _T_4764 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 598:81]
node _T_4765 = and(lsu_nonblock_unsign, _T_4764) @[el2_lsu_bus_buffer.scala 598:63]
node _T_4766 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 598:131]
2020-11-09 15:28:03 +08:00
node _T_4767 = cat(UInt<24>("h00"), _T_4766) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4768 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 599:45]
node _T_4769 = and(lsu_nonblock_unsign, _T_4768) @[el2_lsu_bus_buffer.scala 599:26]
node _T_4770 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 599:95]
2020-11-09 15:28:03 +08:00
node _T_4771 = cat(UInt<16>("h00"), _T_4770) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4772 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 600:6]
node _T_4773 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 600:45]
node _T_4774 = and(_T_4772, _T_4773) @[el2_lsu_bus_buffer.scala 600:27]
node _T_4775 = bits(lsu_nonblock_data_unalgn, 7, 7) @[el2_lsu_bus_buffer.scala 600:93]
2020-11-09 15:28:03 +08:00
node _T_4776 = bits(_T_4775, 0, 0) @[Bitwise.scala 72:15]
node _T_4777 = mux(_T_4776, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_4778 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 600:123]
2020-11-09 15:28:03 +08:00
node _T_4779 = cat(_T_4777, _T_4778) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4780 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 601:6]
node _T_4781 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 601:45]
node _T_4782 = and(_T_4780, _T_4781) @[el2_lsu_bus_buffer.scala 601:27]
node _T_4783 = bits(lsu_nonblock_data_unalgn, 15, 15) @[el2_lsu_bus_buffer.scala 601:93]
2020-11-09 15:28:03 +08:00
node _T_4784 = bits(_T_4783, 0, 0) @[Bitwise.scala 72:15]
node _T_4785 = mux(_T_4784, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_4786 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 601:124]
2020-11-09 15:28:03 +08:00
node _T_4787 = cat(_T_4785, _T_4786) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4788 = eq(lsu_nonblock_sz, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 602:21]
2020-11-09 15:28:03 +08:00
node _T_4789 = mux(_T_4765, _T_4767, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4790 = mux(_T_4769, _T_4771, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4791 = mux(_T_4774, _T_4779, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4792 = mux(_T_4782, _T_4787, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4793 = mux(_T_4788, lsu_nonblock_data_unalgn, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4794 = or(_T_4789, _T_4790) @[Mux.scala 27:72]
node _T_4795 = or(_T_4794, _T_4791) @[Mux.scala 27:72]
node _T_4796 = or(_T_4795, _T_4792) @[Mux.scala 27:72]
node _T_4797 = or(_T_4796, _T_4793) @[Mux.scala 27:72]
wire _T_4798 : UInt<64> @[Mux.scala 27:72]
_T_4798 <= _T_4797 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
io.lsu_nonblock_load_data <= _T_4798 @[el2_lsu_bus_buffer.scala 598:29]
node _T_4799 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 603:62]
node _T_4800 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 603:89]
node _T_4801 = and(_T_4799, _T_4800) @[el2_lsu_bus_buffer.scala 603:73]
node _T_4802 = and(_T_4801, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 603:93]
node _T_4803 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 603:62]
node _T_4804 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 603:89]
node _T_4805 = and(_T_4803, _T_4804) @[el2_lsu_bus_buffer.scala 603:73]
node _T_4806 = and(_T_4805, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 603:93]
node _T_4807 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 603:62]
node _T_4808 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 603:89]
node _T_4809 = and(_T_4807, _T_4808) @[el2_lsu_bus_buffer.scala 603:73]
node _T_4810 = and(_T_4809, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 603:93]
node _T_4811 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 603:62]
node _T_4812 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 603:89]
node _T_4813 = and(_T_4811, _T_4812) @[el2_lsu_bus_buffer.scala 603:73]
node _T_4814 = and(_T_4813, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 603:93]
node _T_4815 = or(_T_4802, _T_4806) @[el2_lsu_bus_buffer.scala 603:141]
node _T_4816 = or(_T_4815, _T_4810) @[el2_lsu_bus_buffer.scala 603:141]
node _T_4817 = or(_T_4816, _T_4814) @[el2_lsu_bus_buffer.scala 603:141]
bus_sideeffect_pend <= _T_4817 @[el2_lsu_bus_buffer.scala 603:23]
node _T_4818 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 604:71]
node _T_4819 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 605:25]
node _T_4820 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 605:50]
node _T_4821 = bits(buf_addr[0], 31, 3) @[el2_lsu_bus_buffer.scala 605:70]
node _T_4822 = eq(_T_4820, _T_4821) @[el2_lsu_bus_buffer.scala 605:56]
node _T_4823 = and(_T_4819, _T_4822) @[el2_lsu_bus_buffer.scala 605:38]
node _T_4824 = eq(obuf_tag0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 605:92]
node _T_4825 = eq(obuf_tag1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 605:126]
node _T_4826 = and(obuf_merge, _T_4825) @[el2_lsu_bus_buffer.scala 605:114]
node _T_4827 = or(_T_4824, _T_4826) @[el2_lsu_bus_buffer.scala 605:100]
node _T_4828 = eq(_T_4827, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 605:80]
node _T_4829 = and(_T_4823, _T_4828) @[el2_lsu_bus_buffer.scala 605:78]
node _T_4830 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 604:71]
node _T_4831 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 605:25]
node _T_4832 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 605:50]
node _T_4833 = bits(buf_addr[1], 31, 3) @[el2_lsu_bus_buffer.scala 605:70]
node _T_4834 = eq(_T_4832, _T_4833) @[el2_lsu_bus_buffer.scala 605:56]
node _T_4835 = and(_T_4831, _T_4834) @[el2_lsu_bus_buffer.scala 605:38]
node _T_4836 = eq(obuf_tag0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 605:92]
node _T_4837 = eq(obuf_tag1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 605:126]
node _T_4838 = and(obuf_merge, _T_4837) @[el2_lsu_bus_buffer.scala 605:114]
node _T_4839 = or(_T_4836, _T_4838) @[el2_lsu_bus_buffer.scala 605:100]
node _T_4840 = eq(_T_4839, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 605:80]
node _T_4841 = and(_T_4835, _T_4840) @[el2_lsu_bus_buffer.scala 605:78]
node _T_4842 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 604:71]
node _T_4843 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 605:25]
node _T_4844 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 605:50]
node _T_4845 = bits(buf_addr[2], 31, 3) @[el2_lsu_bus_buffer.scala 605:70]
node _T_4846 = eq(_T_4844, _T_4845) @[el2_lsu_bus_buffer.scala 605:56]
node _T_4847 = and(_T_4843, _T_4846) @[el2_lsu_bus_buffer.scala 605:38]
node _T_4848 = eq(obuf_tag0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 605:92]
node _T_4849 = eq(obuf_tag1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 605:126]
node _T_4850 = and(obuf_merge, _T_4849) @[el2_lsu_bus_buffer.scala 605:114]
node _T_4851 = or(_T_4848, _T_4850) @[el2_lsu_bus_buffer.scala 605:100]
node _T_4852 = eq(_T_4851, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 605:80]
node _T_4853 = and(_T_4847, _T_4852) @[el2_lsu_bus_buffer.scala 605:78]
node _T_4854 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 604:71]
node _T_4855 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 605:25]
node _T_4856 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 605:50]
node _T_4857 = bits(buf_addr[3], 31, 3) @[el2_lsu_bus_buffer.scala 605:70]
node _T_4858 = eq(_T_4856, _T_4857) @[el2_lsu_bus_buffer.scala 605:56]
node _T_4859 = and(_T_4855, _T_4858) @[el2_lsu_bus_buffer.scala 605:38]
node _T_4860 = eq(obuf_tag0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 605:92]
node _T_4861 = eq(obuf_tag1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 605:126]
node _T_4862 = and(obuf_merge, _T_4861) @[el2_lsu_bus_buffer.scala 605:114]
node _T_4863 = or(_T_4860, _T_4862) @[el2_lsu_bus_buffer.scala 605:100]
node _T_4864 = eq(_T_4863, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 605:80]
node _T_4865 = and(_T_4859, _T_4864) @[el2_lsu_bus_buffer.scala 605:78]
2020-11-09 15:28:03 +08:00
node _T_4866 = mux(_T_4818, _T_4829, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4867 = mux(_T_4830, _T_4841, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4868 = mux(_T_4842, _T_4853, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4869 = mux(_T_4854, _T_4865, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4870 = or(_T_4866, _T_4867) @[Mux.scala 27:72]
node _T_4871 = or(_T_4870, _T_4868) @[Mux.scala 27:72]
node _T_4872 = or(_T_4871, _T_4869) @[Mux.scala 27:72]
wire _T_4873 : UInt<1> @[Mux.scala 27:72]
_T_4873 <= _T_4872 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
bus_addr_match_pending <= _T_4873 @[el2_lsu_bus_buffer.scala 604:26]
node _T_4874 = or(obuf_cmd_done, obuf_data_done) @[el2_lsu_bus_buffer.scala 607:54]
node _T_4875 = mux(obuf_cmd_done, io.lsu_axi_wready, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 607:75]
node _T_4876 = and(io.lsu_axi_awready, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 607:150]
node _T_4877 = mux(_T_4874, _T_4875, _T_4876) @[el2_lsu_bus_buffer.scala 607:39]
node _T_4878 = mux(obuf_write, _T_4877, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 607:23]
bus_cmd_ready <= _T_4878 @[el2_lsu_bus_buffer.scala 607:17]
node _T_4879 = and(io.lsu_axi_awvalid, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 608:39]
bus_wcmd_sent <= _T_4879 @[el2_lsu_bus_buffer.scala 608:17]
node _T_4880 = and(io.lsu_axi_wvalid, io.lsu_axi_wready) @[el2_lsu_bus_buffer.scala 609:39]
bus_wdata_sent <= _T_4880 @[el2_lsu_bus_buffer.scala 609:18]
node _T_4881 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 610:35]
node _T_4882 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 610:70]
node _T_4883 = and(_T_4881, _T_4882) @[el2_lsu_bus_buffer.scala 610:52]
node _T_4884 = and(io.lsu_axi_arvalid, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 610:111]
node _T_4885 = or(_T_4883, _T_4884) @[el2_lsu_bus_buffer.scala 610:89]
bus_cmd_sent <= _T_4885 @[el2_lsu_bus_buffer.scala 610:16]
node _T_4886 = and(io.lsu_axi_rvalid, io.lsu_axi_rready) @[el2_lsu_bus_buffer.scala 611:37]
bus_rsp_read <= _T_4886 @[el2_lsu_bus_buffer.scala 611:16]
node _T_4887 = and(io.lsu_axi_bvalid, io.lsu_axi_bready) @[el2_lsu_bus_buffer.scala 612:38]
bus_rsp_write <= _T_4887 @[el2_lsu_bus_buffer.scala 612:17]
bus_rsp_read_tag <= io.lsu_axi_rid @[el2_lsu_bus_buffer.scala 613:20]
bus_rsp_write_tag <= io.lsu_axi_bid @[el2_lsu_bus_buffer.scala 614:21]
node _T_4888 = neq(io.lsu_axi_bresp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 615:60]
node _T_4889 = and(bus_rsp_write, _T_4888) @[el2_lsu_bus_buffer.scala 615:40]
bus_rsp_write_error <= _T_4889 @[el2_lsu_bus_buffer.scala 615:23]
node _T_4890 = neq(io.lsu_axi_bresp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 616:58]
node _T_4891 = and(bus_rsp_read, _T_4890) @[el2_lsu_bus_buffer.scala 616:38]
bus_rsp_read_error <= _T_4891 @[el2_lsu_bus_buffer.scala 616:22]
bus_rsp_rdata <= io.lsu_axi_rdata @[el2_lsu_bus_buffer.scala 617:17]
node _T_4892 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 620:36]
node _T_4893 = eq(obuf_cmd_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 620:51]
node _T_4894 = and(_T_4892, _T_4893) @[el2_lsu_bus_buffer.scala 620:49]
node _T_4895 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 620:68]
node _T_4896 = and(_T_4894, _T_4895) @[el2_lsu_bus_buffer.scala 620:66]
io.lsu_axi_awvalid <= _T_4896 @[el2_lsu_bus_buffer.scala 620:22]
io.lsu_axi_awid <= obuf_tag0 @[el2_lsu_bus_buffer.scala 621:19]
node _T_4897 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 622:69]
2020-11-09 15:28:03 +08:00
node _T_4898 = cat(_T_4897, UInt<3>("h00")) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4899 = mux(obuf_sideeffect, obuf_addr, _T_4898) @[el2_lsu_bus_buffer.scala 622:27]
io.lsu_axi_awaddr <= _T_4899 @[el2_lsu_bus_buffer.scala 622:21]
2020-11-09 15:28:03 +08:00
node _T_4900 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4901 = mux(obuf_sideeffect, _T_4900, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 623:27]
io.lsu_axi_awsize <= _T_4901 @[el2_lsu_bus_buffer.scala 623:21]
io.lsu_axi_awprot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 624:21]
node _T_4902 = mux(obuf_sideeffect, UInt<1>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 625:28]
io.lsu_axi_awcache <= _T_4902 @[el2_lsu_bus_buffer.scala 625:22]
node _T_4903 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 626:35]
io.lsu_axi_awregion <= _T_4903 @[el2_lsu_bus_buffer.scala 626:23]
io.lsu_axi_awlen <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 627:20]
io.lsu_axi_awburst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 628:22]
io.lsu_axi_awqos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 629:20]
io.lsu_axi_awlock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 630:21]
node _T_4904 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 632:35]
node _T_4905 = eq(obuf_data_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 632:50]
node _T_4906 = and(_T_4904, _T_4905) @[el2_lsu_bus_buffer.scala 632:48]
node _T_4907 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 632:68]
node _T_4908 = and(_T_4906, _T_4907) @[el2_lsu_bus_buffer.scala 632:66]
io.lsu_axi_wvalid <= _T_4908 @[el2_lsu_bus_buffer.scala 632:21]
2020-11-09 15:28:03 +08:00
node _T_4909 = bits(obuf_write, 0, 0) @[Bitwise.scala 72:15]
node _T_4910 = mux(_T_4909, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-09 17:22:33 +08:00
node _T_4911 = and(obuf_byteen, _T_4910) @[el2_lsu_bus_buffer.scala 633:35]
io.lsu_axi_wstrb <= _T_4911 @[el2_lsu_bus_buffer.scala 633:20]
io.lsu_axi_wdata <= obuf_data @[el2_lsu_bus_buffer.scala 634:20]
io.lsu_axi_wlast <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 635:20]
node _T_4912 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 637:38]
node _T_4913 = and(obuf_valid, _T_4912) @[el2_lsu_bus_buffer.scala 637:36]
node _T_4914 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 637:52]
node _T_4915 = and(_T_4913, _T_4914) @[el2_lsu_bus_buffer.scala 637:50]
node _T_4916 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 637:67]
node _T_4917 = and(_T_4915, _T_4916) @[el2_lsu_bus_buffer.scala 637:65]
io.lsu_axi_arvalid <= _T_4917 @[el2_lsu_bus_buffer.scala 637:22]
io.lsu_axi_arid <= obuf_tag0 @[el2_lsu_bus_buffer.scala 638:19]
node _T_4918 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 639:69]
2020-11-09 15:28:03 +08:00
node _T_4919 = cat(_T_4918, UInt<3>("h00")) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4920 = mux(obuf_sideeffect, obuf_addr, _T_4919) @[el2_lsu_bus_buffer.scala 639:27]
io.lsu_axi_araddr <= _T_4920 @[el2_lsu_bus_buffer.scala 639:21]
2020-11-09 15:28:03 +08:00
node _T_4921 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58]
2020-11-09 17:22:33 +08:00
node _T_4922 = mux(obuf_sideeffect, _T_4921, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 640:27]
io.lsu_axi_arsize <= _T_4922 @[el2_lsu_bus_buffer.scala 640:21]
io.lsu_axi_arprot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 641:21]
node _T_4923 = mux(obuf_sideeffect, UInt<4>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 642:28]
io.lsu_axi_arcache <= _T_4923 @[el2_lsu_bus_buffer.scala 642:22]
node _T_4924 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 643:35]
io.lsu_axi_arregion <= _T_4924 @[el2_lsu_bus_buffer.scala 643:23]
io.lsu_axi_arlen <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 644:20]
io.lsu_axi_arburst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 645:22]
io.lsu_axi_arqos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 646:20]
io.lsu_axi_arlock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 647:21]
io.lsu_axi_bready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 648:21]
io.lsu_axi_rready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 649:21]
node _T_4925 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 650:81]
node _T_4926 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 650:125]
node _T_4927 = and(io.lsu_bus_clk_en_q, _T_4926) @[el2_lsu_bus_buffer.scala 650:114]
node _T_4928 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 650:140]
node _T_4929 = and(_T_4927, _T_4928) @[el2_lsu_bus_buffer.scala 650:129]
node _T_4930 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 650:81]
node _T_4931 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 650:125]
node _T_4932 = and(io.lsu_bus_clk_en_q, _T_4931) @[el2_lsu_bus_buffer.scala 650:114]
node _T_4933 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 650:140]
node _T_4934 = and(_T_4932, _T_4933) @[el2_lsu_bus_buffer.scala 650:129]
node _T_4935 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 650:81]
node _T_4936 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 650:125]
node _T_4937 = and(io.lsu_bus_clk_en_q, _T_4936) @[el2_lsu_bus_buffer.scala 650:114]
node _T_4938 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 650:140]
node _T_4939 = and(_T_4937, _T_4938) @[el2_lsu_bus_buffer.scala 650:129]
node _T_4940 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 650:81]
node _T_4941 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 650:125]
node _T_4942 = and(io.lsu_bus_clk_en_q, _T_4941) @[el2_lsu_bus_buffer.scala 650:114]
node _T_4943 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 650:140]
node _T_4944 = and(_T_4942, _T_4943) @[el2_lsu_bus_buffer.scala 650:129]
2020-11-09 15:28:03 +08:00
node _T_4945 = mux(_T_4925, _T_4929, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4946 = mux(_T_4930, _T_4934, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4947 = mux(_T_4935, _T_4939, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4948 = mux(_T_4940, _T_4944, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4949 = or(_T_4945, _T_4946) @[Mux.scala 27:72]
node _T_4950 = or(_T_4949, _T_4947) @[Mux.scala 27:72]
node _T_4951 = or(_T_4950, _T_4948) @[Mux.scala 27:72]
wire _T_4952 : UInt<1> @[Mux.scala 27:72]
_T_4952 <= _T_4951 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
io.lsu_imprecise_error_store_any <= _T_4952 @[el2_lsu_bus_buffer.scala 650:36]
node _T_4953 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 651:87]
node _T_4954 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 651:109]
node _T_4955 = and(_T_4953, _T_4954) @[el2_lsu_bus_buffer.scala 651:98]
node _T_4956 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 651:124]
node _T_4957 = and(_T_4955, _T_4956) @[el2_lsu_bus_buffer.scala 651:113]
node _T_4958 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 651:87]
node _T_4959 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 651:109]
node _T_4960 = and(_T_4958, _T_4959) @[el2_lsu_bus_buffer.scala 651:98]
node _T_4961 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 651:124]
node _T_4962 = and(_T_4960, _T_4961) @[el2_lsu_bus_buffer.scala 651:113]
2020-11-09 15:28:03 +08:00
node _T_4963 = mux(_T_4957, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4964 = mux(_T_4962, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4965 = or(_T_4963, _T_4964) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_imprecise_error_store_tag : UInt<1> @[Mux.scala 27:72]
2020-11-09 15:28:03 +08:00
lsu_imprecise_error_store_tag <= _T_4965 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_4966 = eq(io.lsu_imprecise_error_store_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 653:72]
node _T_4967 = and(io.lsu_nonblock_load_data_error, _T_4966) @[el2_lsu_bus_buffer.scala 653:70]
io.lsu_imprecise_error_load_any <= _T_4967 @[el2_lsu_bus_buffer.scala 653:35]
2020-11-09 15:28:03 +08:00
node _T_4968 = eq(lsu_imprecise_error_store_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4969 = eq(lsu_imprecise_error_store_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4970 = mux(_T_4968, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4971 = mux(_T_4969, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4972 = or(_T_4970, _T_4971) @[Mux.scala 27:72]
wire _T_4973 : UInt<32> @[Mux.scala 27:72]
_T_4973 <= _T_4972 @[Mux.scala 27:72]
node _T_4974 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4975 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4976 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4977 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:123]
node _T_4978 = mux(_T_4974, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4979 = mux(_T_4975, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4980 = mux(_T_4976, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4981 = mux(_T_4977, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4982 = or(_T_4978, _T_4979) @[Mux.scala 27:72]
node _T_4983 = or(_T_4982, _T_4980) @[Mux.scala 27:72]
node _T_4984 = or(_T_4983, _T_4981) @[Mux.scala 27:72]
wire _T_4985 : UInt<32> @[Mux.scala 27:72]
_T_4985 <= _T_4984 @[Mux.scala 27:72]
2020-11-09 17:22:33 +08:00
node _T_4986 = mux(io.lsu_imprecise_error_store_any, _T_4973, _T_4985) @[el2_lsu_bus_buffer.scala 654:41]
io.lsu_imprecise_error_addr_any <= _T_4986 @[el2_lsu_bus_buffer.scala 654:35]
lsu_bus_cntr_overflow <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 655:25]
io.lsu_bus_idle_any <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 657:23]
node _T_4987 = and(io.lsu_axi_awvalid, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 660:46]
node _T_4988 = and(io.lsu_axi_wvalid, io.lsu_axi_wready) @[el2_lsu_bus_buffer.scala 660:89]
node _T_4989 = or(_T_4987, _T_4988) @[el2_lsu_bus_buffer.scala 660:68]
node _T_4990 = and(io.lsu_axi_arvalid, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 660:132]
node _T_4991 = or(_T_4989, _T_4990) @[el2_lsu_bus_buffer.scala 660:110]
io.lsu_pmu_bus_trxn <= _T_4991 @[el2_lsu_bus_buffer.scala 660:23]
node _T_4992 = and(io.lsu_busreq_r, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 661:48]
node _T_4993 = and(_T_4992, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 661:65]
io.lsu_pmu_bus_misaligned <= _T_4993 @[el2_lsu_bus_buffer.scala 661:29]
node _T_4994 = or(io.lsu_imprecise_error_load_any, io.lsu_imprecise_error_store_any) @[el2_lsu_bus_buffer.scala 662:59]
io.lsu_pmu_bus_error <= _T_4994 @[el2_lsu_bus_buffer.scala 662:24]
node _T_4995 = eq(io.lsu_axi_awready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 664:48]
node _T_4996 = and(io.lsu_axi_awvalid, _T_4995) @[el2_lsu_bus_buffer.scala 664:46]
node _T_4997 = eq(io.lsu_axi_wready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 664:92]
node _T_4998 = and(io.lsu_axi_wvalid, _T_4997) @[el2_lsu_bus_buffer.scala 664:90]
node _T_4999 = or(_T_4996, _T_4998) @[el2_lsu_bus_buffer.scala 664:69]
node _T_5000 = eq(io.lsu_axi_arready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 664:136]
node _T_5001 = and(io.lsu_axi_arvalid, _T_5000) @[el2_lsu_bus_buffer.scala 664:134]
node _T_5002 = or(_T_4999, _T_5001) @[el2_lsu_bus_buffer.scala 664:112]
io.lsu_pmu_bus_busy <= _T_5002 @[el2_lsu_bus_buffer.scala 664:23]
reg _T_5003 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 666:49]
_T_5003 <= WrPtr0_m @[el2_lsu_bus_buffer.scala 666:49]
WrPtr0_r <= _T_5003 @[el2_lsu_bus_buffer.scala 666:12]
reg _T_5004 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 667:49]
_T_5004 <= WrPtr1_m @[el2_lsu_bus_buffer.scala 667:49]
WrPtr1_r <= _T_5004 @[el2_lsu_bus_buffer.scala 667:12]
node _T_5005 = eq(io.flush_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 668:75]
node _T_5006 = and(io.lsu_busreq_m, _T_5005) @[el2_lsu_bus_buffer.scala 668:73]
node _T_5007 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 668:89]
node _T_5008 = and(_T_5006, _T_5007) @[el2_lsu_bus_buffer.scala 668:87]
reg _T_5009 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 668:56]
_T_5009 <= _T_5008 @[el2_lsu_bus_buffer.scala 668:56]
io.lsu_busreq_r <= _T_5009 @[el2_lsu_bus_buffer.scala 668:19]
reg _T_5010 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 669:66]
_T_5010 <= io.lsu_nonblock_load_valid_m @[el2_lsu_bus_buffer.scala 669:66]
lsu_nonblock_load_valid_r <= _T_5010 @[el2_lsu_bus_buffer.scala 669:29]
2020-11-06 21:58:23 +08:00