colin
/
quasar
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
226 Commits 3 Branches 2 Tags 171 MiB
Scala 41.2%
SystemVerilog 28.2%
Perl 17.2%
C 10.3%
Verilog 1.7%
Other 1.4%
Go to file
waleed-lm 18632374ab IMC DONE 2020-10-28 00:31:27 +05:00
.idea Expanded fixed 2020-10-07 12:52:38 +05:00
project Daily update 2020-09-08 19:00:03 +05:00
src IMC DONE 2020-10-28 00:31:27 +05:00
target IMC DONE 2020-10-28 00:31:27 +05:00
test_run_dir Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
EL2_IC_DATA.anno.json Bug introduced 2020-10-01 18:09:57 +05:00
EL2_IC_DATA.fir Bug introduced 2020-10-01 18:09:57 +05:00
EL2_IC_DATA.v Bug introduced 2020-10-01 18:09:57 +05:00
EL2_IC_TAG.anno.json Predictor hash check 2020-10-06 15:25:33 +05:00
EL2_IC_TAG.fir Predictor hash check 2020-10-06 15:25:33 +05:00
EL2_IC_TAG.v Predictor hash check 2020-10-06 15:25:33 +05:00
InoutPort.v Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
MakeInout.anno.json Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
MakeInout.fir Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
MakeInout.v Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
README.md READ ME Updated 2020-09-07 14:44:14 +05:00
RVCExpander.anno.json Aligner done 2020-09-23 15:27:02 +05:00
RVCExpander.fir Aligner done 2020-09-23 15:27:02 +05:00
RVCExpander.v Aligner done 2020-09-23 15:27:02 +05:00
TEC_RV_ICG.sv IMC 80% 2020-10-19 10:10:40 +05:00
TEC_RV_ICG.v Expanded fixed 2020-10-07 12:52:38 +05:00
build.sbt Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
caller.anno.json Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
caller.fir Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
caller.v Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
el2_dec_dec_ctl.anno.json Traits added 2020-09-07 13:27:29 +05:00
el2_dec_dec_ctl.fir bla 2020-09-04 12:29:39 +05:00
el2_dec_dec_ctl.v bla 2020-09-04 12:29:39 +05:00
el2_dec_decode_ctl.v IMC 80% 2020-10-19 10:10:40 +05:00
el2_ifu.anno.json IMC DONE 2020-10-28 00:31:27 +05:00
el2_ifu.fir IMC DONE 2020-10-28 00:31:27 +05:00
el2_ifu.v IMC DONE 2020-10-28 00:31:27 +05:00
el2_ifu_aln_ctl.anno.json Aligner done 2020-09-23 15:27:02 +05:00
el2_ifu_aln_ctl.fir Alingner Done 2020-10-14 19:32:17 +05:00
el2_ifu_aln_ctl.v Alingner Done 2020-10-14 19:32:17 +05:00
el2_ifu_bp_ctl.anno.json BP updated 2020-10-09 10:49:03 +05:00
el2_ifu_bp_ctl.fir IMC miss-state update 2020-10-23 10:54:41 +05:00
el2_ifu_bp_ctl.v IMC miss-state update 2020-10-23 10:54:41 +05:00
el2_ifu_compress.anno.json Compressed with obj 2020-09-24 10:58:56 +05:00
el2_ifu_compress.fir IFC 2020-09-25 12:15:14 +05:00
el2_ifu_compress.v IFC 2020-09-25 12:15:14 +05:00
el2_ifu_compress_ctl.anno.json IFC 2020-09-29 09:58:15 +05:00
el2_ifu_compress_ctl.fir Predictor hash check 2020-10-06 09:20:49 +05:00
el2_ifu_compress_ctl.v Predictor hash check 2020-10-06 09:20:49 +05:00
el2_ifu_ic_mem.anno.json I$ started 2020-10-14 16:30:48 +05:00
el2_ifu_ic_mem.fir I$ started 2020-10-14 16:30:48 +05:00
el2_ifu_ic_mem.v I$ started 2020-10-14 16:30:48 +05:00
el2_ifu_iccm_mem.anno.json RegEnable added 2020-10-08 18:53:20 +05:00
el2_ifu_iccm_mem.fir Hard-coded values 2020-10-09 18:59:34 +05:00
el2_ifu_iccm_mem.v Hard-coded values 2020-10-09 18:59:34 +05:00
el2_ifu_ifc_ctl.anno.json IFC bits rectified 2020-10-01 11:41:24 +05:00
el2_ifu_ifc_ctl.fir Expanded fixed 2020-10-07 12:52:38 +05:00
el2_ifu_ifc_ctl.v Aligner 2020-10-07 17:01:55 +05:00
el2_ifu_ifc_ctrl.anno.json Branch predictor done 2020-09-30 11:57:37 +05:00
el2_ifu_ifc_ctrl.fir Async reset done in IFC 2020-09-30 15:23:48 +05:00
el2_ifu_ifc_ctrl.v Async reset done in IFC 2020-09-30 15:23:48 +05:00
el2_ifu_mem_ctl.anno.json IMC DONE 2020-10-27 16:03:07 +05:00
el2_ifu_mem_ctl.fir IMC DONE 2020-10-27 16:23:21 +05:00
el2_ifu_mem_ctl.v IMC DONE 2020-10-27 16:23:21 +05:00
encoder_generator.anno.json IFC 2020-09-25 12:15:14 +05:00
encoder_generator.fir IFC 2020-09-25 12:15:14 +05:00
encoder_generator.v IFC 2020-09-25 12:15:14 +05:00
firrtl_black_box_resource_files.f Expanded fixed 2020-10-07 12:52:38 +05:00
rvdff.anno.json Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
rvdff.fir Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
rvdff.v Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
rvdffs.anno.json Daily update 2020-09-08 19:43:38 +05:00
rvdffs.fir Daily update 2020-09-08 19:43:38 +05:00
rvdffs.v Daily update 2020-09-08 19:43:38 +05:00
scalastyle-config.xml Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
scalastyle-test-config.xml Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
test.anno.json IFC 2020-09-25 12:15:14 +05:00
test.fir IFC 2020-09-25 12:15:14 +05:00
test.v IFC 2020-09-25 12:15:14 +05:00
top.anno.json Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
top.fir Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00
top.v Wrote dec_dec_ctl 2020-09-04 11:17:16 +05:00

README.md

EL2 SweRV RISC-V Core Chiselified Version from <> LAMPRO MELLON

This repository contains the SweRV EL2 Core design in CHISEL

Back ground

The project is being made for learning purpose. Copy rights to the SweRV-EL2 belongs to Wrestern Digital

Directory Structure

├── configs                 # Configurations Dir
│   └── snapshots           # Where generated configuration files are created
├── design                  # Design root dir
│   ├── dbg                 #   Debugger
│   ├── dec                 #   Decode, Registers and Exceptions
│   ├── dmi                 #   DMI block
│   ├── exu                 #   EXU (ALU/MUL/DIV)
│   ├── ifu                 #   Fetch & Branch Prediction
│   ├── include             
│   ├── lib
│   └── lsu                 #   Load/Store
├── docs
├── tools                   # Scripts/Makefiles
└── testbench               # (Very) simple testbench
    ├── asm                 #   Example assembly files
    └── hex                 #   Canned demo hex files