61d6b6f058
|
||
|---|---|---|
| .idea | ||
| project | ||
| src | ||
| target | ||
| test_run_dir | ||
| EL2_IC_DATA.anno.json | ||
| EL2_IC_DATA.fir | ||
| EL2_IC_DATA.v | ||
| EL2_IC_TAG.anno.json | ||
| EL2_IC_TAG.fir | ||
| EL2_IC_TAG.v | ||
| InoutPort.v | ||
| MakeInout.anno.json | ||
| MakeInout.fir | ||
| MakeInout.v | ||
| README.md | ||
| RVCExpander.anno.json | ||
| RVCExpander.fir | ||
| RVCExpander.v | ||
| TEC_RV_ICG.sv | ||
| TEC_RV_ICG.v | ||
| build.sbt | ||
| caller.anno.json | ||
| caller.fir | ||
| caller.v | ||
| el2_dbg.anno.json | ||
| el2_dbg.fir | ||
| el2_dbg.v | ||
| el2_dec_dec_ctl.anno.json | ||
| el2_dec_dec_ctl.fir | ||
| el2_dec_dec_ctl.v | ||
| el2_dec_decode_ctl.v | ||
| el2_ifu.anno.json | ||
| el2_ifu.fir | ||
| el2_ifu.v | ||
| el2_ifu_aln_ctl.anno.json | ||
| el2_ifu_aln_ctl.fir | ||
| el2_ifu_aln_ctl.sv | ||
| el2_ifu_bp_ctl.anno.json | ||
| el2_ifu_bp_ctl.fir | ||
| el2_ifu_bp_ctl.v | ||
| el2_ifu_compress.anno.json | ||
| el2_ifu_compress.fir | ||
| el2_ifu_compress.v | ||
| el2_ifu_compress_ctl.anno.json | ||
| el2_ifu_compress_ctl.fir | ||
| el2_ifu_compress_ctl.v | ||
| el2_ifu_ic_mem.anno.json | ||
| el2_ifu_ic_mem.fir | ||
| el2_ifu_ic_mem.v | ||
| el2_ifu_iccm_mem.anno.json | ||
| el2_ifu_iccm_mem.fir | ||
| el2_ifu_iccm_mem.v | ||
| el2_ifu_ifc_ctl.anno.json | ||
| el2_ifu_ifc_ctl.fir | ||
| el2_ifu_ifc_ctl.v | ||
| el2_ifu_ifc_ctrl.anno.json | ||
| el2_ifu_ifc_ctrl.fir | ||
| el2_ifu_ifc_ctrl.v | ||
| el2_ifu_mem_ctl.anno.json | ||
| el2_ifu_mem_ctl.fir | ||
| el2_ifu_mem_ctl.v | ||
| el2_lsu_addrcheck.anno.json | ||
| el2_lsu_addrcheck.fir | ||
| el2_lsu_addrcheck.v | ||
| el2_lsu_bus_buffer.anno.json | ||
| el2_lsu_bus_buffer.fir | ||
| el2_lsu_bus_buffer.v | ||
| el2_pic_ctrl.anno.json | ||
| el2_pic_ctrl.fir | ||
| el2_pic_ctrl.v | ||
| encoder_generator.anno.json | ||
| encoder_generator.fir | ||
| encoder_generator.v | ||
| firrtl_black_box_resource_files.f | ||
| rvdff.anno.json | ||
| rvdff.fir | ||
| rvdff.v | ||
| rvdffs.anno.json | ||
| rvdffs.fir | ||
| rvdffs.v | ||
| scalastyle-config.xml | ||
| scalastyle-test-config.xml | ||
| test.anno.json | ||
| test.fir | ||
| test.v | ||
| top.anno.json | ||
| top.fir | ||
| top.v | ||
README.md
EL2 SweRV RISC-V Core Chiselified Version from <> LAMPRO MELLON
This repository contains the SweRV EL2 Core design in CHISEL
Back ground
The project is being made for learning purpose. Copy rights to the SweRV-EL2 belongs to Wrestern Digital
Directory Structure
├── configs # Configurations Dir
│ └── snapshots # Where generated configuration files are created
├── design # Design root dir
│ ├── dbg # Debugger
│ ├── dec # Decode, Registers and Exceptions
│ ├── dmi # DMI block
│ ├── exu # EXU (ALU/MUL/DIV)
│ ├── ifu # Fetch & Branch Prediction
│ ├── include
│ ├── lib
│ └── lsu # Load/Store
├── docs
├── tools # Scripts/Makefiles
└── testbench # (Very) simple testbench
├── asm # Example assembly files
└── hex # Canned demo hex files