a2a9c95546
Added A Extensions
...
Added SFENCE instruction
2018-12-12 18:14:35 +01:00
1b93e7f569
added time management and cycle counters
2018-11-25 12:07:08 +01:00
c832b2f80f
all tests passed!
2018-11-22 16:42:06 +01:00
b9e26e4dea
first implementation supporting exceptions
2018-11-22 14:38:31 +01:00
ed7be704f9
implementation of all remaining C extension
2018-11-19 15:56:08 +01:00
3f7ecfa9df
bug fixes
2018-11-14 23:50:01 +01:00
a8bdc37c12
all tests passed!
2018-11-14 19:14:57 +01:00
d449ea5502
adding M extensions to simulator
2018-11-12 17:41:17 +01:00
bdf261cbc6
default value to variable to remove a warning
2018-11-12 17:08:26 +01:00
1fcbcf500b
typos 6 minor changes
2018-11-11 11:12:12 +01:00
97b15ca7a3
better (?) Log output
2018-10-15 17:34:42 +02:00
aa526943b9
Added instructions to pass riscv-tests
2018-10-15 13:51:41 +02:00
08044ac626
* Instruction: changed name to accessors
...
* CPU: moved huge switch case to a new function
* Execute: changed to use instruction new accessors
2018-10-10 12:08:53 +02:00
a5773202e1
renamed RISC_V_execute to Execute
2018-09-21 13:05:42 +02:00
406d498209
added PC control
2018-09-21 09:24:25 +02:00
8dcbf09589
Lot of changes:
...
* memory module parses 03 field and sets Program Counter (PC) to right value
* almost all RV32I instructions implemented
* added Trace module to mimic ARM ITM module
* added BusCtrl module as bus controler (very simple) to allow CPU & RISC_V_execute to access memory & peripherals
* lot of minor changes
2018-09-19 23:44:38 +02:00
1c9bfe8c60
Added Data Memory bus. Implemented LW & SW instructions.
2018-09-17 12:21:26 +02:00
35e688837a
initial import
2018-09-10 18:44:54 +02:00
mariusmonton