This website requires JavaScript.
Explore
Help
Sign In
colin
0 Followers
·
0 Following
Joined on
2023-12-30
Repositories
26
Projects
Packages
Public Activity
Starred Repositories
colin
pushed to
stable
at
colin/Hazard3
2025-04-06 17:41:51 +08:00
7d927cbe73
delete unused file in example_soc/fpga
colin
pushed to
stable
at
colin/Hazard3
2025-04-02 10:42:08 +08:00
3255e9e952
Pass ECP5 fpga and jlink debug core.
b188194887
Add led output, refine io plan.
Compare 2 commits »
colin
pushed to
master
at
colin/abstractaccelerator
2025-04-01 19:03:56 +08:00
cb27ddb1cf
Refine cmsis openocd program.
colin
pushed to
master
at
colin/abstractaccelerator
2025-04-01 19:01:23 +08:00
7f321ae7a9
Add cmsis driver install.
colin
pushed to
master
at
colin/abstractaccelerator
2025-04-01 15:13:00 +08:00
975a3320a3
Update openocd build config.
colin
pushed to
master
at
colin/abstractaccelerator
2025-04-01 10:33:40 +08:00
4bdaedee09
Update jlink readme.
colin
pushed to
master
at
colin/abstractaccelerator
2025-04-01 10:32:49 +08:00
0fbe2ff871
Add Colorlight-FPGA-Projects
colin
pushed to
stable
at
colin/Hazard3
2025-03-31 19:23:42 +08:00
bf0e102e90
Add synth support.
colin
pushed to
master
at
colin/abstractaccelerator
2025-03-31 14:07:26 +08:00
afe4932c12
Fix synth.sh path error.
colin
pushed to
master
at
colin/abstractaccelerator
2025-03-30 23:49:06 +08:00
61937a2c69
Update blink demo of ecp5 fpga.
colin
pushed to
stable
at
colin/Hazard3
2025-03-30 18:37:03 +08:00
2e649e2c86
Add softuart to soc_cxxrtl test.
464bd40440
Add softuart.
d2942fe094
Add uart software lib.
Compare 3 commits »
colin
pushed to
stable
at
colin/Hazard3
2025-03-29 16:22:23 +08:00
393499537d
Refine tb main.
colin
pushed to
master
at
colin/abstractaccelerator
2025-03-29 00:13:05 +08:00
0d7f1f8511
更新 Readme.md
colin
pushed to
stable
at
colin/Hazard3
2025-03-27 23:48:46 +08:00
aaad0d85a5
Enable aph port off soc, and print prints.
colin
created branch
stable
in
colin/Hazard3
2025-03-27 16:03:04 +08:00
colin
pushed to
stable
at
colin/Hazard3
2025-03-27 16:03:04 +08:00
5ec810907e
Refine soc_cxxrtl and pass demo.
616da81d63
Add soc_cxxrtl simulation.
787da131a1
Merge pull request #28 from Wren6991/fix-21
c57e9f4c9b
Coding style change for Verilator compatibility (fixes #21)
8272910121
Merge pull request #23 from Wren6991/fix-dm-abstractauto-regno
Compare 10 commits »
colin
created repository
colin/Hazard3
2025-03-27 16:02:42 +08:00
colin
pushed to
master
at
colin/abstractaccelerator
2025-03-26 10:50:10 +08:00
8d862ff126
更新 Readme.md
colin
pushed to
master
at
colin/abstractaccelerator
2025-03-25 11:11:43 +08:00
973950cc1b
add VexRiscv remote-bitbang support, but fail current.
3ca3f614fe
Add jtag dpi in murax.
202042c913
Add Vexriscv demo and murax.
Compare 3 commits »
colin
pushed to
master
at
colin/abstractaccelerator
2025-03-24 20:35:09 +08:00
f03117dfd7
更新 Readme.md
First
Previous
...
5
6
7
8
9
...
Next
Last