Luke Wren
|
c41fe0609b
|
Add a second mtimecmp comparator to TB IO, for dual-core InterruptTest from RISC-V debug tests.
Fix a couple of minor test script issues.
|
2023-03-26 23:00:18 +01:00 |
|
Luke Wren
|
94bd965e4e
|
Add script for running SMP debug tests
|
2023-03-24 18:45:11 +00:00 |
|
Luke Wren
|
cbb490da6a
|
Bump riscv-tests for hazard3 SMP debug test config changes
|
2023-03-24 18:11:08 +00:00 |
|
Luke Wren
|
0dd6be181d
|
Fix up HwbpManual test in riscv-tests fork, and update debug test list
|
2023-03-24 00:28:02 +00:00 |
|
Luke Wren
|
532e27dbc9
|
Bump riscv-tests for new debug and ISA tests. (Rebase of Hazard3 patches)
|
2023-03-23 23:32:28 +00:00 |
|
Luke Wren
|
a247c5cfc1
|
Bump riscv-tests fork: fix breakpoint test not setting tcontrol.mte when it is implemented.
|
2023-03-16 17:50:52 +00:00 |
|
Luke Wren
|
a79c857d82
|
Bump riscv-tests: enable hardware instruction breakpoints in hardware tests
|
2022-08-27 17:05:02 +01:00 |
|
Luke Wren
|
04f138ae0e
|
Fix mcontrol.execute not being writable. Enable hardware breakpoint debug tests: Hwpb1/2, JumpHBreak, TriggerExecuteInstant
|
2022-08-23 00:05:30 +01:00 |
|
Luke Wren
|
91be98f2da
|
Make rvpy IO output look exactly like tb_cxxrtl (bringing up embench)
|
2022-07-06 23:53:11 +01:00 |
|
Luke Wren
|
27793b25a1
|
Rebase riscv-tests against upstream, and pick up new semihosting file io test
|
2022-07-04 00:45:20 +01:00 |
|
Luke Wren
|
e44d2e6f9e
|
Add memory sampling to run-debug-tests. Add run-smp-debug-tests. Bump riscv-tests to get new SMP target, and a test fix for MemorySampleMixed
|
2022-07-03 23:34:12 +01:00 |
|
Luke Wren
|
460fa0bb4a
|
Fix run-isa-tests.sh to fail on first failed test. Fix bad environment trap routing causing ecall ISA test to hang. Make breakpoint test instant-pass when triggers aren't implemented.
|
2022-05-28 17:22:28 +01:00 |
|
Luke Wren
|
4090f4eb24
|
Initial bringup of riscv-tests. Pass 63 out of 66 applicable tests.gstat
|
2022-05-28 15:01:27 +01:00 |
|
Luke Wren
|
632c61daba
|
Rebase debug tests, pick up two new tests (both pass)
|
2022-05-28 11:34:41 +01:00 |
|
Luke Wren
|
b655148148
|
Bump riscv-tests for better PMP disable fix
|
2022-05-27 21:36:54 +01:00 |
|
Luke Wren
|
d7787942e9
|
Add two new tests to debug test list. Remainder are still non-applicable
|
2022-05-26 00:47:08 +01:00 |
|
Luke Wren
|
a17b941e38
|
Add U bit to misa, and fix some broken debug tests (no hazard3 bugs)
|
2022-05-25 23:46:23 +01:00 |
|
Luke Wren
|
37f7588bad
|
Fix hazard3 reset vector check value in debug tests
|
2022-05-25 21:45:36 +01:00 |
|
Luke Wren
|
6d55cd2d55
|
Consolidate openocd and bin-load testbenches
|
2021-12-11 09:46:38 +00:00 |
|
Luke Wren
|
5db6c68c56
|
Update riscv-tests for correct misa.x value
|
2021-12-04 11:19:43 +00:00 |
|
Luke Wren
|
4d14203586
|
Update riscv-tests fork for crash loop debug test
|
2021-11-23 21:58:39 +00:00 |
|
Luke Wren
|
b0d11c0ab7
|
Add RISC-V debug tests
|
2021-07-22 17:50:04 +01:00 |