remove gen file in fpga
This commit is contained in:
parent
1d1237c223
commit
94c99367ba
|
@ -0,0 +1 @@
|
||||||
|
gen
|
132958
VexRiscv/fpga/gen/soc.json
132958
VexRiscv/fpga/gen/soc.json
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
@ -1,5 +0,0 @@
|
||||||
read_verilog ../Murax.v
|
|
||||||
hierarchy -check -top Murax
|
|
||||||
synth -run coarse; opt -fine
|
|
||||||
write_verilog -noexpr -noattr gen/synth.v
|
|
||||||
synth_ecp5 -top Murax -json gen/soc.json
|
|
Loading…
Reference in New Issue