remove gen file in fpga

This commit is contained in:
colin 2022-02-27 04:49:27 +00:00
parent 1d1237c223
commit 94c99367ba
5 changed files with 1 additions and 156319 deletions

1
VexRiscv/fpga/.gitignore vendored Normal file
View File

@ -0,0 +1 @@
gen

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@ -1,5 +0,0 @@
read_verilog ../Murax.v
hierarchy -check -top Murax
synth -run coarse; opt -fine
write_verilog -noexpr -noattr gen/synth.v
synth_ecp5 -top Murax -json gen/soc.json