Clifford Wolf
|
a2107ed4ff
|
Rename RVFI ports
|
2017-01-27 16:12:02 +01:00 |
|
Clifford Wolf
|
f975ce1e45
|
Fix picorv32_axi STACKADDR default value
|
2017-01-15 20:34:19 +01:00 |
Oguz Meteer
|
510d4de1b1
|
Add STACKADDR parameter to picorv32_axi module
Signed-off-by: Oguz Meteer <info@guztech.nl>
|
2017-01-15 14:49:01 +01:00 |
|
Clifford Wolf
|
f5d146c2f1
|
Added rvfi_mem interface
|
2016-12-20 11:49:09 +01:00 |
|
Clifford Wolf
|
ef86b30b25
|
Fixed some linter warnings in picorv32.v
|
2016-12-15 14:03:27 +01:00 |
|
Clifford Wolf
|
72d6f6f72d
|
Added rvfi_post_trap
|
2016-12-13 17:13:53 +01:00 |
|
Clifford Wolf
|
54a8e4b311
|
Fixed catching jumps to misaligned insn
|
2016-11-29 18:36:05 +01:00 |
|
Clifford Wolf
|
17c7da49f4
|
Renamed rvfi_opcode to rvfi_insn
|
2016-11-28 14:56:29 +01:00 |
|
Clifford Wolf
|
7fc2cbd72a
|
More RVFI bugfixes
|
2016-11-27 13:46:43 +01:00 |
|
Clifford Wolf
|
fd38f876e1
|
Minor RVFI bugfix
|
2016-11-24 15:23:33 +01:00 |
|
Clifford Wolf
|
117586ff19
|
Added RISC-V Formal Interfcae (RVFI)
|
2016-11-23 03:02:02 +01:00 |
|
Clifford Wolf
|
f82af97595
|
Another bugfix regarding compressed ISA and unaligned insns
|
2016-11-18 15:36:59 +01:00 |
|
Clifford Wolf
|
4101cfe810
|
Fixed the nontrivial compressed ISA bug found by tracecmp2
|
2016-09-16 13:15:21 +02:00 |
|
Clifford Wolf
|
c209c016b3
|
More fixes related to assertpmux checks
|
2016-09-13 23:21:31 +02:00 |
|
Clifford Wolf
|
5bea3f9917
|
Added more asserts for the memory interface
|
2016-09-13 19:34:14 +02:00 |
|
Clifford Wolf
|
2f3e3a6910
|
Merge pull request #21 from wallclimber21/mem_wdata
Only clock mem_wdata when necesssary
|
2016-09-08 09:42:51 +02:00 |
Tom Verbeure
|
38a760daf8
|
Fix tabs
|
2016-09-07 20:34:28 -07:00 |
|
Tom Verbeure
|
80aa70ec2e
|
Only clock mem_wdata when necessary
|
2016-09-07 20:32:32 -07:00 |
|
Clifford Wolf
|
44d6feba2a
|
Using assertpmux in "make check"
|
2016-09-07 12:40:19 +02:00 |
|
Clifford Wolf
|
da37498191
|
Two minor bugfixes
|
2016-09-06 19:58:03 +02:00 |
|
Clifford Wolf
|
7f946d0f84
|
Added misisng MUL_CLKGATE stage
|
2016-09-06 01:02:12 +02:00 |
|
Clifford Wolf
|
5fdee952c9
|
Added picorv32_pcpi_fast_mul MUL_CLKGATE
|
2016-09-05 22:37:52 +02:00 |
|
Clifford Wolf
|
e45cc362a7
|
More picorv32_pcpi_mul timing improvements
|
2016-09-04 18:34:11 +02:00 |
|
Clifford Wolf
|
e91c1422a2
|
Added optional FFs to picorv32_pcpi_fast_mul
|
2016-09-04 12:44:12 +02:00 |
|
Clifford Wolf
|
d5b7e9e175
|
Minor bugfix/cleanup (mostly for formal verification)
|
2016-09-03 14:40:13 +02:00 |
|
Clifford Wolf
|
c9519df01b
|
Moved cpuregs read/write to extra always blocks
|
2016-08-31 11:50:07 +02:00 |
|
Clifford Wolf
|
82d837bf96
|
Be more explicit about single register file write port
|
2016-08-31 00:08:33 +02:00 |
|
Clifford Wolf
|
bfba9b3eb3
|
Bugfix in picorv32_pcpi_fast_mul
|
2016-08-30 11:14:46 +02:00 |
|
Clifford Wolf
|
b9ed4364d4
|
Merge branch 'fast_mul_opt' of https://github.com/wallclimber21/picorv32
|
2016-08-30 11:12:42 +02:00 |
|
Clifford Wolf
|
cefe09b8d4
|
Minor fixes/cleanups in mul reset logic
|
2016-08-30 11:12:16 +02:00 |
|
Tom Verbeure
|
9201bff2ef
|
Reduce rs1, rs2 from 64 to 33 bits to make life for synthesis tools easier.
|
2016-08-29 18:00:49 -07:00 |
|
Clifford Wolf
|
a6210c06d4
|
Added picorv32_pcpi_fast_mul core
|
2016-08-29 23:38:05 +02:00 |
|
Clifford Wolf
|
90070736d6
|
More asserts
|
2016-08-29 22:44:15 +02:00 |
|
Clifford Wolf
|
28fe45ffe9
|
Added more asserts to picorv32, more smtbmc examples
|
2016-08-29 17:23:00 +02:00 |
|
Clifford Wolf
|
72158ba4a5
|
Some minor cleanups
|
2016-08-26 23:56:04 +02:00 |
|
Clifford Wolf
|
d1d3c3c5e1
|
Added next gen yosys-smtbmc verification scripts
|
2016-08-26 23:39:39 +02:00 |
|
Clifford Wolf
|
98d248d2c2
|
Finalized tracer support
|
2016-08-26 14:54:27 +02:00 |
|
Clifford Wolf
|
7094e61af7
|
Added tracer support (under construction)
|
2016-08-25 14:15:42 +02:00 |
|
Clifford Wolf
|
8043c90a04
|
Added REGS_INIT_ZERO parameter
|
2016-08-24 15:20:23 +02:00 |
|
Clifford Wolf
|
288a043aca
|
Fixed use-before-declaration problem with VCS
|
2016-06-09 11:57:23 +02:00 |
|
Clifford Wolf
|
bf062e39ac
|
Added STACKADDR parameter
|
2016-06-07 17:05:02 +02:00 |
|
Clifford Wolf
|
f4bb91b060
|
RISC-V ISA 2.1 now calls "sbreak" officially "ebreak"
|
2016-06-06 10:46:52 +02:00 |
|
Clifford Wolf
|
490a734519
|
Encode in q0 LSB if interrupted instruction is compressed
|
2016-06-01 12:39:00 +02:00 |
|
Clifford Wolf
|
fd18475e23
|
Do not wait for PCPI core when handling SCALL and SBREAK
|
2016-06-01 11:57:04 +02:00 |
Steve Kerrison
|
38d51a3383
|
Deassert pcpi_valid upon asserting sbreak IRQ
This fixes #8
|
2016-05-31 19:54:16 +01:00 |
|
Clifford Wolf
|
63c28e4389
|
Update dbg_ signals synchronous to the actual launch of the new insn
|
2016-04-14 00:50:18 +02:00 |
|
Clifford Wolf
|
fb3178c4b7
|
Fixed dbg_ signals: no latches (formal verification doesn't like latches)
|
2016-04-13 17:29:33 +02:00 |
|
Clifford Wolf
|
436f162951
|
Minor change in DEBUGASM output
|
2016-04-13 15:30:02 +02:00 |
|
Clifford Wolf
|
faa1c1a159
|
Added SBREAK handling for CATCH_ILLINSN=0
|
2016-04-13 15:09:49 +02:00 |
|
Clifford Wolf
|
262a9085bb
|
Streamlined debug signals
|
2016-04-13 13:49:40 +02:00 |