Commit Graph

73 Commits

Author SHA1 Message Date
Olof Kindgren 9591ae9f7d Split out verilator-incompatible code to top-level testbench
Verilator doesn't handle verilog code that deals with time, such
as delayed signals or the repeat task. Clock and reset generation
are therefore moved to a separate file that can be replaced by
a verilator module. VCD generation is also affected by this.
2016-02-18 22:47:15 +01:00
Olof Kindgren 8343315aa7 Break out AXI4 memory to a separate module
This commit also adds support for setting the AXI_TEST and VERBOSE
defines as plusargs or parameters
2016-02-18 21:26:18 +01:00
Clifford Wolf c4c477180e Merged various testbench changes from compressed ISA branch 2016-02-03 16:33:01 +01:00
Clifford Wolf 8d9f048785 Using riscv32-unknown-elf- toolchain 2015-11-03 18:59:12 +01:00
Clifford Wolf 8eaeebf486 Progress in "make check" 2015-10-15 15:45:19 +02:00
Clifford Wolf 07f28068f6 Added "make check" 2015-10-14 23:26:04 +02:00
Clifford Wolf d8c3157bf8 Improved firmware for vivado "system" example 2015-07-16 11:11:45 +02:00
Clifford Wolf 4601fa23e9 Added -Werror 2015-07-04 16:31:26 +02:00
Clifford Wolf 91f75bdf1f Turned gcc warnings up to eleven
Patch by Larry Doolittle
2015-07-04 11:47:19 +02:00
Clifford Wolf 2df7aadc7a Fixed typo in Makefile 2015-07-03 18:43:37 +02:00
Clifford Wolf 476046c177 Minor Makefile changes 2015-07-02 11:01:21 +02:00
Clifford Wolf a7f9b7fbf3 Some testbench-related improvements
Patch by Larry Doolittle
2015-07-02 10:45:35 +02:00
Clifford Wolf 9d809eb0d9 Added TOC to README 2015-06-30 12:25:05 +02:00
Clifford Wolf 997c5ce341 Added "make test_synth" 2015-06-30 01:46:25 +02:00
Clifford Wolf 818faffe25 Improved IRQ documentation, added assembler macros 2015-06-28 02:10:45 +02:00
Clifford Wolf 7b17773bfc Added mul tests from riscv-tests 2015-06-27 22:18:24 +02:00
Clifford Wolf 44571601c1 Added "make test_sp" 2015-06-26 23:54:12 +02:00
Clifford Wolf 0be990bd04 Added Pico Co-Processor Interface (PCPI) 2015-06-26 23:15:35 +02:00
Clifford Wolf d4331491a8 Test firmware refactoring 2015-06-26 23:15:30 +02:00
Clifford Wolf 23b700cf73 Added basic IRQ support 2015-06-25 14:08:39 +02:00
Clifford Wolf 9df9d7ff90 Improved Xilinx example 2015-06-06 20:14:58 +02:00
Clifford Wolf c55d537401 Improved AXI tests 2015-06-06 19:22:28 +02:00
Clifford Wolf 77ba5a1897 Initial import 2015-06-06 14:14:32 +02:00