Clifford Wolf
|
f4bb91b060
|
RISC-V ISA 2.1 now calls "sbreak" officially "ebreak"
|
2016-06-06 10:46:52 +02:00 |
|
Clifford Wolf
|
490a734519
|
Encode in q0 LSB if interrupted instruction is compressed
|
2016-06-01 12:39:00 +02:00 |
|
Clifford Wolf
|
fd18475e23
|
Do not wait for PCPI core when handling SCALL and SBREAK
|
2016-06-01 11:57:04 +02:00 |
Steve Kerrison
|
38d51a3383
|
Deassert pcpi_valid upon asserting sbreak IRQ
This fixes #8
|
2016-05-31 19:54:16 +01:00 |
|
Clifford Wolf
|
63c28e4389
|
Update dbg_ signals synchronous to the actual launch of the new insn
|
2016-04-14 00:50:18 +02:00 |
|
Clifford Wolf
|
fb3178c4b7
|
Fixed dbg_ signals: no latches (formal verification doesn't like latches)
|
2016-04-13 17:29:33 +02:00 |
|
Clifford Wolf
|
436f162951
|
Minor change in DEBUGASM output
|
2016-04-13 15:30:02 +02:00 |
|
Clifford Wolf
|
faa1c1a159
|
Added SBREAK handling for CATCH_ILLINSN=0
|
2016-04-13 15:09:49 +02:00 |
|
Clifford Wolf
|
262a9085bb
|
Streamlined debug signals
|
2016-04-13 13:49:40 +02:00 |
|
Clifford Wolf
|
49aef71641
|
Some area improvements
|
2016-04-13 12:27:00 +02:00 |
|
Clifford Wolf
|
435232eb85
|
Use ifdef instead of generate if so we don't confuse Vivado
|
2016-04-13 12:21:47 +02:00 |
|
Clifford Wolf
|
2c76f7d61b
|
Added (by default disabled) register file access wires for debugging
|
2016-04-12 20:55:46 +02:00 |
|
Clifford Wolf
|
789a411ead
|
Bugfix for CATCH_ILLINSN <-> WITH_PCPI interaction
|
2016-04-12 20:55:06 +02:00 |
|
Clifford Wolf
|
e9c7ea6b5d
|
Added ENABLE_COUNTERS64 config parameter
|
2016-04-12 18:04:16 +02:00 |
|
Clifford Wolf
|
2fdafb9c16
|
Added BARREL_SHIFTER config parameter
|
2016-04-12 17:30:31 +02:00 |
|
Clifford Wolf
|
b41c0e723c
|
Do not re-load a word to read the 16 bit opcode in the upper half
|
2016-04-11 16:48:57 +02:00 |
|
Clifford Wolf
|
b08d9400bd
|
Do not load next word when loading a 16 bit opcode from the upper half of a 32bit word
|
2016-04-11 14:32:25 +02:00 |
|
Clifford Wolf
|
2cab981862
|
Fixed signed division by zero handling
|
2016-04-10 17:15:17 +02:00 |
|
Clifford Wolf
|
00dd6ac38e
|
Added ENABLE_DIV and picorv32_pcpi_div
|
2016-04-10 16:54:35 +02:00 |
|
Clifford Wolf
|
fce9656604
|
Bugfix in memory interface (related to compressed ISA)
|
2016-04-10 13:25:28 +02:00 |
|
Clifford Wolf
|
aa17d58784
|
Bugfix in C.SRAI implementation
|
2016-04-09 14:27:28 +02:00 |
|
Clifford Wolf
|
ef8014eebd
|
Bugfix in C.ADDI4SPN implementation
|
2016-04-09 14:09:43 +02:00 |
|
Clifford Wolf
|
d7894ca41a
|
Merge branch 'master' into compressed
Conflicts:
picorv32.v
|
2016-02-03 16:21:53 +01:00 |
|
Clifford Wolf
|
d2e20edaab
|
Cleanup regarding pcpi_timeout
|
2015-12-22 11:17:24 +01:00 |
|
Clifford Wolf
|
649144ba5d
|
Keep mem_wstrb low even when mem_valid is low anyways
|
2015-12-22 11:17:11 +01:00 |
|
Clifford Wolf
|
5953e57899
|
Towards compressed ISA support
|
2015-11-20 16:45:09 +01:00 |
|
Clifford Wolf
|
f8eed23a68
|
Towards compressed ISA support
|
2015-11-19 14:01:33 +01:00 |
|
Clifford Wolf
|
9d5f8ad8e6
|
Towards compressed ISA support
|
2015-11-19 04:02:00 +01:00 |
|
Clifford Wolf
|
c4e711209c
|
Towards compressed ISA support
|
2015-11-18 19:23:11 +01:00 |
|
Clifford Wolf
|
3aed9f7c65
|
Towards compressed ISA support
|
2015-11-18 15:55:29 +01:00 |
|
Clifford Wolf
|
8174d8fb7e
|
Towards compressed ISA support
|
2015-11-15 23:24:38 +01:00 |
|
Clifford Wolf
|
bfd2a4e0fa
|
Towards compressed ISA support
|
2015-11-15 16:04:04 +01:00 |
|
Clifford Wolf
|
bf4b0f3a63
|
Towards compressed ISA support
|
2015-11-14 19:22:00 +01:00 |
|
Clifford Wolf
|
60b9216856
|
Towards compressed ISA support
|
2015-11-14 14:11:21 +01:00 |
|
Clifford Wolf
|
db26b51afe
|
Towards compressed ISA support
|
2015-11-13 14:16:32 +01:00 |
|
Clifford Wolf
|
8eaeebf486
|
Progress in "make check"
|
2015-10-15 15:45:19 +02:00 |
|
Clifford Wolf
|
07f28068f6
|
Added "make check"
|
2015-10-14 23:26:04 +02:00 |
|
Clifford Wolf
|
16f97a86a1
|
Reset bugfix (bug found via scripts/smt2-bmc/mem_equiv.*)
|
2015-08-13 13:30:21 +02:00 |
|
Clifford Wolf
|
bf7f984d42
|
Refactoring of TWO_CYCLE_ALU
|
2015-07-08 23:15:14 +02:00 |
|
Clifford Wolf
|
dd30b57ea6
|
Added TWO_CYCLE_ALU parameter
|
2015-07-08 20:17:03 +02:00 |
|
Clifford Wolf
|
b6c4c2eeb9
|
Added TWO_CYCLE_COMPARE
|
2015-07-07 22:51:52 +02:00 |
|
Clifford Wolf
|
9c028fc965
|
Added missing LD_RS1 debug statements
|
2015-07-02 14:51:28 +02:00 |
|
Clifford Wolf
|
ab503d5756
|
Being more aggressive with parallel cases
|
2015-07-02 12:55:05 +02:00 |
|
Clifford Wolf
|
c10125eb5c
|
Added TWO_STAGE_SHIFT parameter
|
2015-07-02 12:29:06 +02:00 |
|
Clifford Wolf
|
853ce91300
|
Added `debug macro
|
2015-07-02 12:17:45 +02:00 |
|
Clifford Wolf
|
c48a3b2434
|
Removed trailing whitespaces
|
2015-07-02 10:49:35 +02:00 |
|
Clifford Wolf
|
34193bf9df
|
Added CATCH_MISALIGN and CATCH_ILLINSN
|
2015-07-01 21:20:51 +02:00 |
|
Clifford Wolf
|
f6fe27ecbf
|
After some profiling: one-hot FSM encoding
|
2015-07-01 21:20:31 +02:00 |
|
Clifford Wolf
|
4a9fda0737
|
Improvements in PCPI MUL core
|
2015-06-30 16:51:26 +02:00 |
|
Clifford Wolf
|
7417a3e249
|
Added LATCHED_IRQ parameter
|
2015-06-29 07:54:47 +02:00 |