| .. |
|
EL2_IC_DATA$$anon$3.class
|
I$ started
|
2020-10-14 16:30:48 +05:00 |
|
EL2_IC_DATA.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
EL2_IC_TAG$$anon$2.class
|
I$ started
|
2020-10-14 16:30:48 +05:00 |
|
EL2_IC_TAG.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
el2_ifu$$anon$1.class
|
IMC DONE
|
2020-10-28 00:31:27 +05:00 |
|
el2_ifu.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
el2_ifu_aln_ctl$$anon$1.class
|
Aligner Updated
|
2020-10-13 15:48:32 +05:00 |
|
el2_ifu_aln_ctl.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
el2_ifu_bp_ctl$$anon$1.class
|
IFU complete
|
2020-11-02 10:14:16 +05:00 |
|
el2_ifu_bp_ctl.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
el2_ifu_compress_ctl$$anon$1.class
|
IFC
|
2020-09-29 09:58:15 +05:00 |
|
el2_ifu_compress_ctl.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
el2_ifu_ic_mem$$anon$1.class
|
Aligner Updated
|
2020-10-14 12:19:22 +05:00 |
|
el2_ifu_ic_mem.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
el2_ifu_iccm_mem$$anon$1.class
|
RegEnable added
|
2020-10-08 18:53:20 +05:00 |
|
el2_ifu_iccm_mem.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
el2_ifu_ifc_ctl$$anon$1.class
|
Expanded fixed
|
2020-10-07 12:52:38 +05:00 |
|
el2_ifu_ifc_ctl.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
el2_ifu_mem_ctl.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
|
ifu_aln$.class
|
Aligner Updated
|
2020-10-13 10:51:37 +05:00 |
|
ifu_aln$delayedInit$body.class
|
Aligner Updated
|
2020-10-13 10:51:37 +05:00 |
|
ifu_aln.class
|
Aligner done
|
2020-09-23 15:27:02 +05:00 |
|
ifu_bp$.class
|
IFU complete
|
2020-11-02 10:14:16 +05:00 |
|
ifu_bp$delayedInit$body.class
|
IFU complete
|
2020-11-02 10:14:16 +05:00 |
|
ifu_bp.class
|
Compressed
|
2020-09-28 10:28:50 +05:00 |
|
ifu_comp$.class
|
IMC DONE
|
2020-10-28 00:31:27 +05:00 |
|
ifu_comp$delayedInit$body.class
|
IMC DONE
|
2020-10-28 00:31:27 +05:00 |
|
ifu_comp.class
|
IMC DONE
|
2020-10-28 00:31:27 +05:00 |
|
ifu_compress$.class
|
Predictor hash check
|
2020-10-06 09:20:49 +05:00 |
|
ifu_compress$delayedInit$body.class
|
Predictor hash check
|
2020-10-06 09:20:49 +05:00 |
|
ifu_compress.class
|
IFC
|
2020-09-25 16:25:33 +05:00 |
|
ifu_ic$.class
|
I$ started
|
2020-10-14 16:30:48 +05:00 |
|
ifu_ic$delayedInit$body.class
|
I$ started
|
2020-10-14 16:30:48 +05:00 |
|
ifu_ic.class
|
IFC
|
2020-09-29 09:15:27 +05:00 |
|
ifu_iccm$.class
|
Hard-coded values
|
2020-10-09 18:51:04 +05:00 |
|
ifu_iccm$delayedInit$body.class
|
Hard-coded values
|
2020-10-09 18:51:04 +05:00 |
|
ifu_iccm.class
|
ICCM Done
|
2020-10-06 19:30:06 +05:00 |
|
ifu_ifc$.class
|
Expanded fixed
|
2020-10-07 12:52:38 +05:00 |
|
ifu_ifc$delayedInit$body.class
|
Expanded fixed
|
2020-10-07 12:52:38 +05:00 |
|
ifu_ifc.class
|
Async reset done in IFC
|
2020-09-30 15:23:48 +05:00 |
|
ifu_mem$.class
|
IMC clock gating
|
2020-11-04 12:12:15 +05:00 |
|
ifu_mem$delayedInit$body.class
|
IMC clock gating
|
2020-11-04 12:12:15 +05:00 |
|
ifu_mem.class
|
icm done
|
2020-10-20 18:11:03 +05:00 |
|
mem_ctl_bundle.class
|
Bus-buffer testing start
|
2020-11-07 16:44:47 +05:00 |
4ef43fb4bb