colin
/
TIM-VX
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Commit Graph

  • c2755b90ea
         Fixed l2normalization layout infer bug (#570) chxin66 2023-03-27 15:00:25 +0800
  • e49f67b840
         Remove tensor GetDataRef api (#569) Zhouheng Zheng 2023-03-23 21:35:30 +0800
  • 6424ef104e
         Fixed the IOtensor order difference between src_graph and infer_graph chxin66 2023-03-21 09:21:15 +0800
  • 958b26e499 Fix mirror pad param mismatch zhouheng.zheng 2023-03-20 16:18:33 +0800
  • f0a0f1728a Added case for hardswish Chen Xin 2023-02-24 11:02:37 +0800
  • e71d537042 Fixed deconv2d layout infer bug Chen Xin 2023-02-17 14:17:23 +0800
  • 1c6041c394 Introduce CMAKE option TIM_VX_DBG_DISABLE_TENSOR_HNDL=OFF ZhangXiang 2023-01-20 15:55:48 +0800
  • ea4ba66b94 Refine Depth2Space op Feiyue Chen 2023-02-09 09:59:01 +0800
  • a21214f76a complete custom op readme zhouheng.zheng 2023-02-06 17:23:49 +0800
  • 5e7f5cecea Fixed grouped_conv2d layout infer & Added cases Chen Xin 2023-01-11 11:41:37 +0800
  • d778dfb82d update copyright information Tang 2023-01-20 11:38:21 +0800
  • 20f759e58a fix depth2space mode enum meseraph 2023-01-12 18:50:12 +0800
  • 9ab00a57a6 Fixed Invalid read of size 8 reported by Valgrind Huanyu.Cai 2023-01-09 21:58:21 +0800
  • 58d36ab943 Added reduce_all layoutinfer & reduce cases Chen Xin 2023-01-05 17:33:06 +0800
  • 789d4458ff Added 4d quantized LUT unittest for embedding_lookup Feiyue Chen 2022-12-14 10:12:01 +0800
  • 06d4747b31 Fixed wrong type of hashtable_lookup unit test Feiyue Chen 2022-12-28 15:12:54 +0800
  • cc34b5f0ea mapped pool1d meseraph 2022-12-18 17:56:21 +0800
  • aa0b474c19 Added a case for fc Chen Xin 2022-12-27 16:59:57 +0800
  • c1f8a959af Fixed bug for pad_v2 Chen Xin 2022-12-27 16:57:26 +0800
  • 0e211c8efd Fixed (groupd)conv2d layout infer bug Chen Xin 2022-12-01 16:24:55 +0800
  • ac4517b5c1 Added EmbeddingLookup 4d support internal Feiyue Chen 2022-12-16 10:29:26 +0800
  • 06b88e7940 Fixed nn_params in groupconv2d Feiyue Chen 2022-12-14 09:58:32 +0800
  • c6919248e1 fixed groupconv2d params in internal Feiyue Chen 2022-12-16 13:32:24 +0800
  • 7582b57edc Added pad_v2 & pad_v2 layout infer Chen Xin 2022-12-12 18:55:04 +0800
  • 8d8f4b6e68 Added EmbeddingLookup & deprecate LshProjection Feiyue Chen 2022-11-29 18:01:13 +0800
  • 13da73bbe3 Fix maxpoolgrad, hide unused pool value output Qin.Chen 2022-12-01 05:43:27 +0000
  • b7478f7872 Added invalidate handle marco Feiyue Chen 2022-12-01 09:37:40 +0800
  • f7b49ae4e2 Modified README.md about rnn&lstm Feiyue Chen 2022-11-29 17:39:45 +0800
  • dd7cd2504c Added HashtableLookup Op Feiyue Chen 2022-11-30 14:42:29 +0800
  • c231c54a66 Fixed BidirectionalSequenceRnn bugs Feiyue Chen 2022-11-22 14:20:21 +0800
  • 05a1c561af Added layout_inference for UnidirectionalRnn Feiyue Chen 2022-11-23 15:13:21 +0800
  • 8cd5bd93ce Add BUILD_WITH_BAZEL option, marco of VSI_FEAT_OP_XXX should behind headers now. Qin.Chen 2022-11-22 09:57:37 +0000
  • d723ffaf51 fix typo for graph_test.cc Tang 2022-11-22 14:27:17 +0800
  • 545d677160 diabled a failed case Chen Xin 2022-11-22 14:55:35 +0800
  • 9fe7b955e5 Fixed average pool layout infer Chen Xin 2022-11-08 10:41:10 +0800
  • 883334e1bb add rnn meseraph 2022-11-10 17:00:32 +0800
  • 11fd278d7a Fixed BidirectionalSequenceLSTM bug Feiyue Chen 2022-11-16 10:50:03 +0800
  • 4db479ece4 Set RNN internal dtype Kee 2022-11-11 11:16:24 +0000
  • b53fd14375 Update x86_64_linux/include for 22Q3 Feiyue Chen 2022-11-02 14:03:44 +0800
  • 6816a0188a Added minimum unit test Chen Xin 2022-11-08 17:05:51 +0800
  • 8867c8de35 Fixed roi_align golden mismatch error Chen Xin 2022-11-08 16:56:35 +0800
  • 25c38d45e1 add custom op in lenet test zhouheng.zheng 2022-10-27 18:48:27 +0800
  • fde6d799ae Fixed multi_device compiling error in gcc 12 Feiyue Chen 2022-10-24 11:19:40 +0800
  • 922d10696d Update prebuilt-sdk for 22Q3 release Feiyue Chen 2022-10-19 17:13:55 +0800
  • ed162d0176 Update internal for 22Q3 release Feiyue Chen 2022-10-18 16:55:15 +0800
  • 7baf8c307f Fixed tensorflow version in CI Feiyue Chen 2022-10-18 18:10:50 +0800
  • 3fed6d6757 fixed bug when broadcast dimensions is negative Chen Xin 2022-10-08 14:50:14 +0800
  • a038df2a84 added transpose_test from https://github.com/VeriSilicon/TIM-VX/issues/429 Feiyue Chen 2022-10-08 09:35:07 +0800
  • 20db77ee61 Added two cases in strided_slice Chen Xin 2022-09-29 14:25:08 +0800
  • 535c9da867 Fixed bug when input's index is not 0 Chen Xin 2022-09-28 14:53:05 +0800
  • 4c6299e7fd Added two reduce layout infer unittest Chen Xin 2022-09-26 14:40:17 +0800
  • 72f2c5b69e Supported composed layout infer & added unit test Fixed fc layout infer in rnncell layout infer Chen Xin 2022-09-14 18:07:08 +0800
  • 1802e558ad modified cumsum header && resolve conflict in README.md Feiyue Chen 2022-09-22 12:45:52 +0800
  • 264e491d2a added cumsum op & added handle api after BindInput Feiyue Chen 2022-09-22 10:21:09 +0800
  • 9cb37b920f added MaxPool3d op Feiyue Chen 2022-09-23 12:31:39 +0800
  • 8b8d09aea3 added Rcp op & modified test_utils Feiyue Chen 2022-09-20 18:23:48 +0800
  • 1b07b022e2 added sign & softsign Feiyue Chen 2022-09-20 10:30:04 +0800
  • f4d5e170de added & modified copyright of some files Feiyue Chen 2022-09-20 09:55:42 +0800
  • 84b464ee8b Update README.md Feiyue Chen 2022-09-19 11:17:23 +0800
  • 6099022f00 added Mod op & Mod unit test Feiyue Chen 2022-09-16 10:22:59 +0800
  • 9b13b6f677 Replace name direct_map_op with builtin_op Chen Xin 2022-09-14 15:20:57 +0800
  • 113c3722cb supported int16 dfp quantization & added conv2d unit test Feiyue Chen 2022-09-09 13:31:37 +0800
  • 95401036ab fixed some errs on gcc12 Feiyue Chen 2022-09-14 17:36:05 +0800
  • 6d9ed7b25b Disabled a conv3d case because of some branches are not fully supported Chen Xin 2022-09-13 15:26:38 +0800
  • a6e04b2116
         Update cmake_x86_vsim.yml Kainan Cha 2022-09-09 17:24:23 +0800
  • a7a7e15793
         Update OpenCV usage link (#477) Sven 2022-09-07 13:14:45 +0800
  • 0bb547b8e4 disabled two Div cases int32 type not supported in branch 234062 Signed-off-by: Chen Xin <jack.chen@verisilicon.com> Chen Xin 2022-09-06 17:12:20 +0800
  • e62b62015d Added conv3d unit test Chen Xin 2022-08-08 11:26:12 +0800
  • e9771746ba Fix error in feature compatiable guard xiang.zhang 2022-09-02 11:07:17 +0800
  • f348c8e36c disabled two not supported cases Chen Xin 2022-09-05 11:11:04 +0800
  • 9de8df404c
         Feat: disable maxpoolwithargmax2 feature if no low-level feature avaiable (#471) Sven 2022-09-01 18:56:49 +0800
  • f6121140b0 Mapped unidirectional gru & unit test Chen Xin 2022-08-30 18:43:53 +0800
  • 58395cf7a7 Modified bidirectional_sequence_lstm golden accuracy Chen Xin 2022-08-30 15:29:40 +0800
  • 80fed36ea3 Modified Div_int unit test golden root 2022-08-22 17:00:34 +0800
  • 562d0d43b0
         Update Version to 1.1.50 (#462) Sven 2022-08-22 17:41:43 +0800
  • 1c640c6f10 Mapped bidirectional lstm & unit test Chen Xin 2022-08-15 16:30:40 +0800
  • d4f9d7475f
         Update version number to 1.1.42 Kainan Cha 2022-08-16 11:29:47 +0800
  • 96d186c8d2 Set graph attributes when compile graph to binary Kee 2022-08-11 17:37:52 +0800
  • 5482760ba2 include Topk op's header file qin.chen 2022-08-11 17:19:52 +0800
  • 944fdfad8f Mapped GRUCell & unit test Chen Xin 2022-08-08 19:07:06 +0800
  • 03b5ec2d17 Added div int32 unit test Chen Xin 2022-08-08 16:17:25 +0800
  • a5ba633fe4 add readme for ovxlib_bin_build.sh Tang 2022-08-03 15:30:38 +0800
  • 9a28ff5758 Fix the build error for clang when export TIM_VX_ENABLE_PLATFORM=ON yuenan.li 2022-08-05 10:56:15 +0800
  • 3663a99e0f Fixed param compute bug for lrn Chen Xin 2022-08-03 19:00:33 +0800
  • f728e1b42d Update overview diagram ZhangXiang 2022-08-02 17:11:31 +0800
  • 6d47ee3ac1 Expose hw feature : isClOnly() ZhangXiang 2022-08-02 13:22:10 +0800
  • 090f3f21d6 Add ut configuration for cl only device ZhangXiang 2022-08-02 10:28:34 +0800
  • 128d19b448 update Operators.md Tang 2022-08-01 15:06:42 +0800
  • ecfc8735d9 update nbg format version zhouheng.zheng 2022-07-25 15:58:37 +0800
  • 27b4298b29 Fixed quantize param in reduce_sum Chen Xin 2022-07-27 15:04:05 +0800
  • 9ebddb5452 add op: maxpoolwithargmax2 and maxpoolgrad qin.chen 2022-07-27 14:35:54 +0800
  • 84d76e5251 fixed: maxpoolwithargmax's output1 have wrong shape, internal id: I7d5aeab58038bacb73373a4ff4f48a12bb6441db qin.chen 2022-07-27 14:21:59 +0800
  • 32241dc4ad
         Rename RoiAlign & RoiPool (#446) Antkillerfarm 2022-07-29 11:10:25 +0800
  • 96c9d5df01
         Added cases for reduce sum (#441) chxin66 2022-07-27 12:53:56 +0800
  • cfe8c808bd
         Added broadcast layout infernece (#438) chxin66 2022-07-27 12:52:48 +0800
  • 7d88a668e3
         Update internal for 22Q2 release (#432) liyuenan 2022-07-25 09:29:22 +0800
  • 9f331ed5ec
         Added batch dims in gather (#435) chxin66 2022-07-19 12:33:09 +0800
  • f52cb852d6
         Fixed transpose layout inference bug (#430) chxin66 2022-07-11 09:55:48 +0800
  • 6344379469
         Disabled 3 failed case (#428) chxin66 2022-07-11 09:54:42 +0800
  • 24fa582a56
         Enable SetRoundingPolicy (#426) liyuenan 2022-07-06 17:03:54 +0800