Luke Wren
|
b1be56fe94
|
Clean up rvcpp file structure
|
2024-03-21 23:27:01 +00:00 |
|
Luke Wren
|
b473575b7e
|
rvcpp: correctly model memory access faults. relevant sw_testcases now pass.
Also, grab the special-case core RAM change from the Sv32 fork, for better performance
|
2024-03-21 00:33:54 +00:00 |
|
Luke Wren
|
fd584ea24b
|
Add Xh3bextm instructions to rvcpp, and rename xh3b test to xh3bextm
|
2024-03-20 23:45:30 +00:00 |
|
Luke Wren
|
8cbf5fceee
|
rvcpp: fix busted RMW CSR logic, fix ordering of CSR write vs update, csr_mcycle testcase now passes
|
2024-03-20 01:37:04 +00:00 |
|
Luke Wren
|
55504fa8f3
|
Add support for Zba, Zbb, Zbc, Zbs, Zbkb to rvcpp. Passes tests
|
2024-03-20 01:06:13 +00:00 |
|
Luke Wren
|
e1bb341876
|
Add support for testcase return code propagation to rvcpp.
Hook up mtvec in bitmanip testcases to exit sim when exception taken.
|
2024-03-20 01:05:24 +00:00 |
|
Luke Wren
|
32f65fb142
|
Expand rvcpp counter CSR implementation
|
2024-03-19 08:44:24 +00:00 |
|
Luke Wren
|
a536e3baa7
|
rvcpp sim: add A extension and M-mode traps
(now passes a lot of the Hazard3 tests)
|
2023-04-01 08:21:43 +01:00 |
|
Luke Wren
|
26d699e18c
|
rvcpp simulator: fix bad regnum decode for c.slli outside of x8..x15
|
2023-04-01 06:02:45 +01:00 |
|
Luke Wren
|
8f461b63b4
|
Fix mvsa01/mva01s in rvcpp
|
2023-03-21 21:54:04 +00:00 |
|
Luke Wren
|
410d002372
|
First pass at adding Zcmp to rvcpp
|
2023-03-21 21:28:49 +00:00 |
|
Luke Wren
|
8e7e8f4008
|
Extend rvcpp ISA sim to cover RVC. Passes RV32IC compliance.
|
2023-03-21 19:38:46 +00:00 |
|
Luke Wren
|
90acfdcbe8
|
Organise test directory into formal and sim
|
2021-05-23 07:42:35 +01:00 |